system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c4f4e_00000000-6_transpose.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL69__device_stub__ZN8mmdeploy9operation4cuda9transposeIhEEvPKT_iiiiPS3_iPKhiiiiPhi, @function
_ZL69__device_stub__ZN8mmdeploy9operation4cuda9transposeIhEEvPKT_iiiiPS3_iPKhiiiiPhi:
.LFB2054:
.cfi_startproc
subq $168, %rsp
.cfi_def_cfa_of... | .text
.file "transpose.hip"
.section .text._ZN8mmdeploy9operation4cuda9TransposeIhEEvPKT_iiiPS3_P12ihipStream_t,"axG",@progbits,_ZN8mmdeploy9operation4cuda9TransposeIhEEvPKT_iiiPS3_P12ihipStream_t,comdat
.weak _ZN8mmdeploy9operation4cuda9TransposeIhEEvPKT_iiiPS3_P12ihipStream_t # -- Begin function _ZN8mmdeploy9operatio... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | ///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int Nx, int Ny, int pitch)
{
int ... | code for sm_80
Function : _Z11testkernel1Pfiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IABS R9, c[0x0][0x170] ; /* 0x00005c0000097a13 */
/* 0x00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | ///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int Nx, int Ny, int pitch)
{
int ... | .file "tmpxft_00034357_00000000-6_Example_Kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | ///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int Nx, int Ny, int pitch)
{
int ... | #include <hip/hip_runtime.h>
///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11testkernel1Pfiii
.globl _Z11testkernel1Pfiii
.p2align 8
.type _Z11testkernel1Pfiii,@function
_Z11testkernel1Pfiii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x10
s_load_b32 s2, s[0:1], 0x24
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
///////////////////////////////// DEVICE FUNCTIONS /////////////////////////////////
//__device__ int sgn(float val) {
// return ((0.0 < val) ? 1 : -1 );
//}
///////////////////////////////// GLOBAL GPU FUNCTIONS /////////////////////////////////
__global__ void testkernel1(float* phi, int ... | .text
.file "Example_Kernel.hip"
.globl _Z26__device_stub__testkernel1Pfiii # -- Begin function _Z26__device_stub__testkernel1Pfiii
.p2align 4, 0x90
.type _Z26__device_stub__testkernel1Pfiii,@function
_Z26__device_stub__testkernel1Pfiii: # @_Z26__device_stub__testkernel1Pfiii
.cfi_startproc
# %bb.0:
subq $120, %rsp
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11testkernel1Pfiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IABS R9, c[0x0][0x170] ; /* 0x00005c0000097a13 */
/* 0x00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11testkernel1Pfiii
.globl _Z11testkernel1Pfiii
.p2align 8
.type _Z11testkernel1Pfiii,@function
_Z11testkernel1Pfiii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x10
s_load_b32 s2, s[0:1], 0x24
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00034357_00000000-6_Example_Kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "Example_Kernel.hip"
.globl _Z26__device_stub__testkernel1Pfiii # -- Begin function _Z26__device_stub__testkernel1Pfiii
.p2align 4, 0x90
.type _Z26__device_stub__testkernel1Pfiii,@function
_Z26__device_stub__testkernel1Pfiii: # @_Z26__device_stub__testkernel1Pfiii
.cfi_startproc
# %bb.0:
subq $120, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... | code for sm_80
Function : _Z12square_arrayPfm
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e22000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... | .file "tmpxft_00024d20_00000000-6_square_array.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12square_arrayPfm
.globl _Z12square_arrayPfm
.p2align 8
.type _Z12square_arrayPfm,@function
_Z12square_arrayPfm:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b64 s[2:3], s[0:1], 0x8
v_mov_b32_e32 v1, 0
s_waitcnt lgkmcnt(0)
s_and_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // ###
// ###
// ### Practical Course: GPU Programming in Computer Vision
// ###
// ###
// ### Technical University Munich, Computer Vision Group
// ### Winter Semester 2013/2014, March 3 - April 4
// ###
// ###
// ### Evgeny Strekalovskiy, Maria Klodt, Jan Stuehmer, Mohamed Souiai
// ###
// ###
// ###
// ### Shiv, pai... | .text
.file "square_array.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi # -- Begin function _Z10cu... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12square_arrayPfm
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e22000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12square_arrayPfm
.globl _Z12square_arrayPfm
.p2align 8
.type _Z12square_arrayPfm,@function
_Z12square_arrayPfm:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b64 s[2:3], s[0:1], 0x8
v_mov_b32_e32 v1, 0
s_waitcnt lgkmcnt(0)
s_and_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00024d20_00000000-6_square_array.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __c... | .text
.file "square_array.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi # -- Begin function _Z10cu... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cuda.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to occupy
flo... | code for sm_80
Function : _Z6kernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ BRA 0x10 ; /* 0xfffffff000007947 */
/* 0x000fea000383ffff */
/*0020*/ BRA 0x20; /* 0... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to occupy
flo... | .file "tmpxft_000b0163_00000000-6_occupy.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2311:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to occupy
flo... | #include <hip/hip_runtime.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6kernelv
.globl _Z6kernelv
.p2align 8
.type _Z6kernelv,@function
_Z6kernelv:
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z6kernelv
.amdhsa_group_segment_fixed_size 0
.amdhsa_private_segment_fix... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <algorithm>
__device__ int get_global_index(void) {
return blockIdx.x * blockDim.x + threadIdx.x;
}
__global__ void kernel(void) {
while(1);
}
int main(int argc, char **argv) {
int block_size = 128;
int grid_size = 1;
int gpu_num;
unsigned long int bytes = 8e9; // size of memory to... | .text
.file "occupy.hip"
.globl _Z21__device_stub__kernelv # -- Begin function _Z21__device_stub__kernelv
.p2align 4, 0x90
.type _Z21__device_stub__kernelv,@function
_Z21__device_stub__kernelv: # @_Z21__device_stub__kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %r... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6kernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ BRA 0x10 ; /* 0xfffffff000007947 */
/* 0x000fea000383ffff */
/*0020*/ BRA 0x20; /* 0... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6kernelv
.globl _Z6kernelv
.p2align 8
.type _Z6kernelv,@function
_Z6kernelv:
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z6kernelv
.amdhsa_group_segment_fixed_size 0
.amdhsa_private_segment_fix... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000b0163_00000000-6_occupy.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2311:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "occupy.hip"
.globl _Z21__device_stub__kernelv # -- Begin function _Z21__device_stub__kernelv
.p2align 4, 0x90
.type _Z21__device_stub__kernelv,@function
_Z21__device_stub__kernelv: # @_Z21__device_stub__kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#define LEN_F 3073
#define TILE_WIDTH 32
// 3073/32 = 97.
__global__ void sgd(float *x, float* y, float* weights,
float *loss,
float reg_strength,
float learning_rate,
int total_examples,
int max_epoch)
{
/* blockDim.x = 200 */
int tx = threadIdx.x; //200
int tid_x = blockIdx.x *... | .file "tmpxft_000d84a7_00000000-6_sgd_cifar_lock_free_2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#define LEN_F 3073
#define TILE_WIDTH 32
// 3073/32 = 97.
__global__ void sgd(float *x, float* y, float* weights,
float *loss,
float reg_strength,
float learning_rate,
int total_examples,
int max_epoch)
{
/* blockDim.x = 200 */
int tx = threadIdx.x; //200
int tid_x = blockIdx.x *... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define LEN_F 3073
#define TILE_WIDTH 32
// 3073/32 = 97.
__global__ void sgd(float *x, float* y, float* weights,
float *loss,
float reg_strength,
float learning_rate,
int total_examples,
int max_epoch)
{
/* blockDim.x = 200 */
int tx = threadIdx.x; /... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define LEN_F 3073
#define TILE_WIDTH 32
// 3073/32 = 97.
__global__ void sgd(float *x, float* y, float* weights,
float *loss,
float reg_strength,
float learning_rate,
int total_examples,
int max_epoch)
{
/* blockDim.x = 200 */
int tx = threadIdx.x; /... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3sgdPfS_S_S_ffii
.globl _Z3sgdPfS_S_S_ffii
.p2align 8
.type _Z3sgdPfS_S_S_ffii,@function
_Z3sgdPfS_S_S_ffii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s3, s[0:1], 0x28
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_dela... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define LEN_F 3073
#define TILE_WIDTH 32
// 3073/32 = 97.
__global__ void sgd(float *x, float* y, float* weights,
float *loss,
float reg_strength,
float learning_rate,
int total_examples,
int max_epoch)
{
/* blockDim.x = 200 */
int tx = threadIdx.x; /... | .text
.file "sgd_cifar_lock_free_2.hip"
.globl _Z18__device_stub__sgdPfS_S_S_ffii # -- Begin function _Z18__device_stub__sgdPfS_S_S_ffii
.p2align 4, 0x90
.type _Z18__device_stub__sgdPfS_S_S_ffii,@function
_Z18__device_stub__sgdPfS_S_S_ffii: # @_Z18__device_stub__sgdPfS_S_S_ffii
.cfi_startproc
# %bb.0:
subq $168, %r... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d84a7_00000000-6_sgd_cifar_lock_free_2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... | .text
.file "sgd_cifar_lock_free_2.hip"
.globl _Z18__device_stub__sgdPfS_S_S_ffii # -- Begin function _Z18__device_stub__sgdPfS_S_S_ffii
.p2align 4, 0x90
.type _Z18__device_stub__sgdPfS_S_S_ffii,@function
_Z18__device_stub__sgdPfS_S_S_ffii: # @_Z18__device_stub__sgdPfS_S_S_ffii
.cfi_startproc
# %bb.0:
subq $168, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#define NUM_BLOCKS 16
#define BLOCK_WIDTH 1
__global__ void hello()
{
printf("Hello world! I'm a thread in block %d\n", blockIdx.x);
}
int main()
{
hello<<<NUM_BLOCKS, BLOCK_WIDTH>>>();
cudaDeviceSynchronize();
return 0;
} | code for sm_80
Function : _Z5hellov
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */
/* 0x000e220000002500 ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#define NUM_BLOCKS 16
#define BLOCK_WIDTH 1
__global__ void hello()
{
printf("Hello world! I'm a thread in block %d\n", blockIdx.x);
}
int main()
{
hello<<<NUM_BLOCKS, BLOCK_WIDTH>>>();
cudaDeviceSynchronize();
return 0;
} | .file "tmpxft_000ff823_00000000-6_blocks.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#define NUM_BLOCKS 16
#define BLOCK_WIDTH 1
__global__ void hello()
{
printf("Hello world! I'm a thread in block %d\n", blockIdx.x);
}
int main()
{
hello<<<NUM_BLOCKS, BLOCK_WIDTH>>>();
cudaDeviceSynchronize();
return 0;
} | #include <hip/hip_runtime.h>
#include<stdio.h>
#define NUM_BLOCKS 16
#define BLOCK_WIDTH 1
__global__ void hello()
{
printf("Hello world! I'm a thread in block %d\n", blockIdx.x);
}
int main()
{
hello<<<NUM_BLOCKS, BLOCK_WIDTH>>>();
hipDeviceSynchronize();
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#define NUM_BLOCKS 16
#define BLOCK_WIDTH 1
__global__ void hello()
{
printf("Hello world! I'm a thread in block %d\n", blockIdx.x);
}
int main()
{
hello<<<NUM_BLOCKS, BLOCK_WIDTH>>>();
hipDeviceSynchronize();
return 0;
} | .text
.file "blocks.hip"
.globl _Z20__device_stub__hellov # -- Begin function _Z20__device_stub__hellov
.p2align 4, 0x90
.type _Z20__device_stub__hellov,@function
_Z20__device_stub__hellov: # @_Z20__device_stub__hellov
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %rdi
... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000ff823_00000000-6_blocks.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "blocks.hip"
.globl _Z20__device_stub__hellov # -- Begin function _Z20__device_stub__hellov
.p2align 4, 0x90
.type _Z20__device_stub__hellov,@function
_Z20__device_stub__hellov: # @_Z20__device_stub__hellov
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %rdi
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile_size + tx;
int temp_sum = 0;... | code for sm_80
Function : _Z9matrixMulPiS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IABS R5, c[0x0][0x17c] ; /* 0x00005f0000057a13 */
/* 0x000fe20000000000 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile_size + tx;
int temp_sum = 0;... | .file "tmpxft_00148d4c_00000000-6_matrixMul.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile_size + tx;
int temp_sum = 0;... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9matrixMulPiS_S_ii
.globl _Z9matrixMulPiS_S_ii
.p2align 8
.type _Z9matrixMulPiS_S_ii,@function
_Z9matrixMulPiS_S_ii:
s_load_b64 s[8:9], s[0:1], 0x18
v_bfe_u32 v3, v0, 10, 10
v_and_b32_e32 v6, 0x3ff, v0
s_mov_b32 s10, 0
s_waitcnt lgkmc... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMul(int *a, int *b, int *c, int n, int tile_size){
__shared__ int A[SHMEM_SIZE];
__shared__ int B[SHMEM_SIZE];
int tx = threadIdx.x;
int ty = threadIdx.y;
int bx = blockIdx.x;
int by = blockIdx.y;
int row = by * tile_size + ty;
int col = bx * tile... | .text
.file "matrixMul.hip"
.globl _Z24__device_stub__matrixMulPiS_S_ii # -- Begin function _Z24__device_stub__matrixMulPiS_S_ii
.p2align 4, 0x90
.type _Z24__device_stub__matrixMulPiS_S_ii,@function
_Z24__device_stub__matrixMulPiS_S_ii: # @_Z24__device_stub__matrixMulPiS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9matrixMulPiS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IABS R5, c[0x0][0x17c] ; /* 0x00005f0000057a13 */
/* 0x000fe20000000000 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9matrixMulPiS_S_ii
.globl _Z9matrixMulPiS_S_ii
.p2align 8
.type _Z9matrixMulPiS_S_ii,@function
_Z9matrixMulPiS_S_ii:
s_load_b64 s[8:9], s[0:1], 0x18
v_bfe_u32 v3, v0, 10, 10
v_and_b32_e32 v6, 0x3ff, v0
s_mov_b32 s10, 0
s_waitcnt lgkmc... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00148d4c_00000000-6_matrixMul.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "matrixMul.hip"
.globl _Z24__device_stub__matrixMulPiS_S_ii # -- Begin function _Z24__device_stub__matrixMulPiS_S_ii
.p2align 4, 0x90
.type _Z24__device_stub__matrixMulPiS_S_ii,@function
_Z24__device_stub__matrixMulPiS_S_ii: # @_Z24__device_stub__matrixMulPiS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //Inner product (dot product) of two vectors in a parallel fashion
#include <stdio.h>
#include <iostream>
#include <cuda.h>
#define N 1024
#define THREADS_PER_BLOCK 512
#define NUMBER_OF_BLOCKS (N/THREADS_PER_BLOCK)
__global__ void innerProd(float *aa, float *bb, float *cc)
{
__shared__ float temp[THREADS_PER_BLOCK];
i... | .file "tmpxft_00014d14_00000000-6_innerproduct.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //Inner product (dot product) of two vectors in a parallel fashion
#include <stdio.h>
#include <iostream>
#include <cuda.h>
#define N 1024
#define THREADS_PER_BLOCK 512
#define NUMBER_OF_BLOCKS (N/THREADS_PER_BLOCK)
__global__ void innerProd(float *aa, float *bb, float *cc)
{
__shared__ float temp[THREADS_PER_BLOCK];
i... | //Inner product (dot product) of two vectors in a parallel fashion
#include <stdio.h>
#include <iostream>
#include <hip/hip_runtime.h>
#define N 1024
#define THREADS_PER_BLOCK 512
#define NUMBER_OF_BLOCKS (N/THREADS_PER_BLOCK)
__global__ void innerProd(float *aa, float *bb, float *cc)
{
__shared__ float temp[THREADS_PE... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //Inner product (dot product) of two vectors in a parallel fashion
#include <stdio.h>
#include <iostream>
#include <hip/hip_runtime.h>
#define N 1024
#define THREADS_PER_BLOCK 512
#define NUMBER_OF_BLOCKS (N/THREADS_PER_BLOCK)
__global__ void innerProd(float *aa, float *bb, float *cc)
{
__shared__ float temp[THREADS_PE... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9innerProdPfS_S_
.globl _Z9innerProdPfS_S_
.p2align 8
.type _Z9innerProdPfS_S_,@function
_Z9innerProdPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_waitcnt lgkmcn... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | //Inner product (dot product) of two vectors in a parallel fashion
#include <stdio.h>
#include <iostream>
#include <hip/hip_runtime.h>
#define N 1024
#define THREADS_PER_BLOCK 512
#define NUMBER_OF_BLOCKS (N/THREADS_PER_BLOCK)
__global__ void innerProd(float *aa, float *bb, float *cc)
{
__shared__ float temp[THREADS_PE... | .text
.file "innerproduct.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__innerProdPfS_S_ # -- Begin function _Z24__device_stub__innerProdPfS_S_
.p2a... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00014d14_00000000-6_innerproduct.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __c... | .text
.file "innerproduct.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__innerProdPfS_S_ # -- Begin function _Z24__device_stub__innerProdPfS_S_
.p2a... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <cuda.h>
#include <time.h>
#define TILE_SIZE 16
// buffers for gpu processing
unsigned char *d_input;
unsigned char *d_output_blur;
unsigned char *d_output_sobel;
unsigned char *d_output_nms;
unsigned char *d_output_thresh;
unsigned char *d_output;
double *d_edge_directio... | .file "tmpxft_0010c47e_00000000-6_edge_detector.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <cuda.h>
#include <time.h>
#define TILE_SIZE 16
// buffers for gpu processing
unsigned char *d_input;
unsigned char *d_output_blur;
unsigned char *d_output_sobel;
unsigned char *d_output_nms;
unsigned char *d_output_thresh;
unsigned char *d_output;
double *d_edge_directio... | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <time.h>
#define TILE_SIZE 16
// buffers for gpu processing
unsigned char *d_input;
unsigned char *d_output_blur;
unsigned char *d_output_sobel;
unsigned char *d_output_nms;
unsigned char *d_output_thresh;
unsigned char *d_output;
double *d_ed... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <time.h>
#define TILE_SIZE 16
// buffers for gpu processing
unsigned char *d_input;
unsigned char *d_output_blur;
unsigned char *d_output_sobel;
unsigned char *d_output_nms;
unsigned char *d_output_thresh;
unsigned char *d_output;
double *d_ed... | .text
.file "edge_detector.hip"
.globl _Z27__device_stub__gaussianBlurPhS_jjPfi # -- Begin function _Z27__device_stub__gaussianBlurPhS_jjPfi
.p2align 4, 0x90
.type _Z27__device_stub__gaussianBlurPhS_jjPfi,@function
_Z27__device_stub__gaussianBlurPhS_jjPfi: # @_Z27__device_stub__gaussianBlurPhS_jjPfi
.cfi_startproc
# %b... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda.h>
#include <time.h>
#define EXPO 7
//the right way to add in cuda driver if you have an gpu
//http://askubuntu.com/questions/451221/ubuntu-14-04-install-nvidia-driver
__global__ void BackwardKernel(int k,int blockRow, int blockColumn,float* deviceA, float* deviceB, float* deviceC, fl... | .file "tmpxft_000a238b_00000000-6_cyclicRedu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda.h>
#include <time.h>
#define EXPO 7
//the right way to add in cuda driver if you have an gpu
//http://askubuntu.com/questions/451221/ubuntu-14-04-install-nvidia-driver
__global__ void BackwardKernel(int k,int blockRow, int blockColumn,float* deviceA, float* deviceB, float* deviceC, fl... | #include <stdio.h>
#include <hip/hip_runtime.h>
#include <time.h>
#define EXPO 7
//the right way to add in cuda driver if you have an gpu
//http://askubuntu.com/questions/451221/ubuntu-14-04-install-nvidia-driver
__global__ void BackwardKernel(int k,int blockRow, int blockColumn,float* deviceA, float* deviceB, float* ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
#include <time.h>
#define EXPO 7
//the right way to add in cuda driver if you have an gpu
//http://askubuntu.com/questions/451221/ubuntu-14-04-install-nvidia-driver
__global__ void BackwardKernel(int k,int blockRow, int blockColumn,float* deviceA, float* deviceB, float* ... | .text
.file "cyclicRedu.hip"
.globl _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f # -- Begin function _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f
.p2align 4, 0x90
.type _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f,@function
_Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f: # @_Z29__device_stub__BackwardKernelii... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000a238b_00000000-6_cyclicRedu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "cyclicRedu.hip"
.globl _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f # -- Begin function _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f
.p2align 4, 0x90
.type _Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f,@function
_Z29__device_stub__BackwardKerneliiiPfS_S_S_S_f: # @_Z29__device_stub__BackwardKernelii... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
// Return true if chunk x,z is a slime chunk, false otherwise. Use s as seed.
// https://minecraft.gamepedia.com/Slime
// https://docs.oracle.com/javase/7/docs/api/java/util/Random.html
// http://developer.classpath.org/doc/java/util/Random-source.html
__device__ bool isSlimeChunk(long long s, long l... | .file "tmpxft_0000e8af_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2066:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
// Return true if chunk x,z is a slime chunk, false otherwise. Use s as seed.
// https://minecraft.gamepedia.com/Slime
// https://docs.oracle.com/javase/7/docs/api/java/util/Random.html
// http://developer.classpath.org/doc/java/util/Random-source.html
__device__ bool isSlimeChunk(long long s, long l... | #include <hip/hip_runtime.h>
#include <stdio.h>
// Return true if chunk x,z is a slime chunk, false otherwise. Use s as seed.
// https://minecraft.gamepedia.com/Slime
// https://docs.oracle.com/javase/7/docs/api/java/util/Random.html
// http://developer.classpath.org/doc/java/util/Random-source.html
__device__ bool isS... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
// Return true if chunk x,z is a slime chunk, false otherwise. Use s as seed.
// https://minecraft.gamepedia.com/Slime
// https://docs.oracle.com/javase/7/docs/api/java/util/Random.html
// http://developer.classpath.org/doc/java/util/Random-source.html
__device__ bool isS... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11setInitialXxiPi
.globl _Z11setInitialXxiPi
.p2align 8
.type _Z11setInitialXxiPi,@function
_Z11setInitialXxiPi:
s_load_b32 s2, s[0:1], 0x24
v_bfe_u32 v2, v0, 10, 10
s_load_b64 s[4:5], s[0:1], 0x0
s_mov_b32 s3, 0
s_waitcnt lgkmcnt(0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
// Return true if chunk x,z is a slime chunk, false otherwise. Use s as seed.
// https://minecraft.gamepedia.com/Slime
// https://docs.oracle.com/javase/7/docs/api/java/util/Random.html
// http://developer.classpath.org/doc/java/util/Random-source.html
__device__ bool isS... | .text
.file "main.hip"
.globl _Z4sqrti # -- Begin function _Z4sqrti
.p2align 4, 0x90
.type _Z4sqrti,@function
_Z4sqrti: # @_Z4sqrti
.cfi_startproc
# %bb.0:
cmpl $2, %edi
jae .LBB0_2
# %bb.1:
movl %edi, %eax
# kill: def $eax kill... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++){
sum+= a[y*ac+k] * b[k*bc+x... | code for sm_80
Function : _Z14matrixMultiplyPdS_S_iiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++){
sum+= a[y*ac+k] * b[k*bc+x... | .file "tmpxft_000eabef_00000000-6_matrixMultiply.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++){
sum+= a[y*ac+k] * b[k*bc+x... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14matrixMultiplyPdS_S_iiii
.globl _Z14matrixMultiplyPdS_S_iiii
.p2align 8
.type _Z14matrixMultiplyPdS_S_iiii,@function
_Z14matrixMultiplyPdS_S_iiii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x34
s_load_b64 s[2:3], s[0:1], 0x18
v_and_b32_e32 v2, 0x3ff... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void matrixMultiply(double *a, double *b, double *c, int cr, int cc, int ac, int bc){
long x = blockIdx.x * blockDim.x + threadIdx.x; // col
long y = blockIdx.y * blockDim.y + threadIdx.y; // row
double sum = 0;
if(x < cc && y < cr){
for(int k = 0; k<ac; k++... | .text
.file "matrixMultiply.hip"
.globl _Z29__device_stub__matrixMultiplyPdS_S_iiii # -- Begin function _Z29__device_stub__matrixMultiplyPdS_S_iiii
.p2align 4, 0x90
.type _Z29__device_stub__matrixMultiplyPdS_S_iiii,@function
_Z29__device_stub__matrixMultiplyPdS_S_iiii: # @_Z29__device_stub__matrixMultiplyPdS_S_iiii
.cf... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z14matrixMultiplyPdS_S_iiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14matrixMultiplyPdS_S_iiii
.globl _Z14matrixMultiplyPdS_S_iiii
.p2align 8
.type _Z14matrixMultiplyPdS_S_iiii,@function
_Z14matrixMultiplyPdS_S_iiii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x34
s_load_b64 s[2:3], s[0:1], 0x18
v_and_b32_e32 v2, 0x3ff... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000eabef_00000000-6_matrixMultiply.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "matrixMultiply.hip"
.globl _Z29__device_stub__matrixMultiplyPdS_S_iiii # -- Begin function _Z29__device_stub__matrixMultiplyPdS_S_iiii
.p2align 4, 0x90
.type _Z29__device_stub__matrixMultiplyPdS_S_iiii,@function
_Z29__device_stub__matrixMultiplyPdS_S_iiii: # @_Z29__device_stub__matrixMultiplyPdS_S_iiii
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdlib.h>
#include <stdio.h>
#define L 100
__global__ void kernelcount_nonz(int size, double *A, int *nonz, int *rowptr)
{
int tid = threadIdx.x, count = 0;
for(int i = 0; i < size; i++)
{
if(A[tid*size + i] != 0.0)
{
count ++;
}
}
nonz[tid] = count;
__syncthreads();
count = 0;
for(int i = 0; i <= tid; i++)
{... | .file "tmpxft_00086c2a_00000000-6_ex4_gpu_v2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <stdio.h>
#define L 100
__global__ void kernelcount_nonz(int size, double *A, int *nonz, int *rowptr)
{
int tid = threadIdx.x, count = 0;
for(int i = 0; i < size; i++)
{
if(A[tid*size + i] != 0.0)
{
count ++;
}
}
nonz[tid] = count;
__syncthreads();
count = 0;
for(int i = 0; i <= tid; i++)
{... | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define L 100
__global__ void kernelcount_nonz(int size, double *A, int *nonz, int *rowptr)
{
int tid = threadIdx.x, count = 0;
for(int i = 0; i < size; i++)
{
if(A[tid*size + i] != 0.0)
{
count ++;
}
}
nonz[tid] = count;
__syncthreads();
count = 0;
fo... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define L 100
__global__ void kernelcount_nonz(int size, double *A, int *nonz, int *rowptr)
{
int tid = threadIdx.x, count = 0;
for(int i = 0; i < size; i++)
{
if(A[tid*size + i] != 0.0)
{
count ++;
}
}
nonz[tid] = count;
__syncthreads();
count = 0;
fo... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z16kernelcount_nonziPdPiS0_
.globl _Z16kernelcount_nonziPdPiS0_
.p2align 8
.type _Z16kernelcount_nonziPdPiS0_,@function
_Z16kernelcount_nonziPdPiS0_:
s_load_b32 s2, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s2, 1
s_cbranch_scc1 .LBB0_3
s_load... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define L 100
__global__ void kernelcount_nonz(int size, double *A, int *nonz, int *rowptr)
{
int tid = threadIdx.x, count = 0;
for(int i = 0; i < size; i++)
{
if(A[tid*size + i] != 0.0)
{
count ++;
}
}
nonz[tid] = count;
__syncthreads();
count = 0;
fo... | .text
.file "ex4_gpu_v2.hip"
.globl _Z31__device_stub__kernelcount_nonziPdPiS0_ # -- Begin function _Z31__device_stub__kernelcount_nonziPdPiS0_
.p2align 4, 0x90
.type _Z31__device_stub__kernelcount_nonziPdPiS0_,@function
_Z31__device_stub__kernelcount_nonziPdPiS0_: # @_Z31__device_stub__kernelcount_nonziPdPiS0_
.cfi_st... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00086c2a_00000000-6_ex4_gpu_v2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "ex4_gpu_v2.hip"
.globl _Z31__device_stub__kernelcount_nonziPdPiS0_ # -- Begin function _Z31__device_stub__kernelcount_nonziPdPiS0_
.p2align 4, 0x90
.type _Z31__device_stub__kernelcount_nonziPdPiS0_,@function
_Z31__device_stub__kernelcount_nonziPdPiS0_: # @_Z31__device_stub__kernelcount_nonziPdPiS0_
.cfi_st... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + col]+= Md[row * WIDTH + k ] * ... | code for sm_80
Function : _Z9MatrixMulPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff007624 */
/* 0x000f... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + col]+= Md[row * WIDTH + k ] * ... | .file "tmpxft_000c1d68_00000000-6_MatrixMul.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + col]+= Md[row * WIDTH + k ] * ... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + c... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + c... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9MatrixMulPfS_S_i
.globl _Z9MatrixMulPfS_S_i
.p2align 8
.type _Z9MatrixMulPfS_S_i,@function
_Z9MatrixMulPfS_S_i:
s_load_b32 s4, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s4, 1
s_cbranch_scc1 .LBB0_3
v_bfe_u32 v1, v0, 10, 10
v_d... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void MatrixMul( float *Md , float *Nd , float *Pd , const int WIDTH )
{
// calculate thread id
unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x;
unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y;
for (int k = 0 ; k<WIDTH ; k++ )
{
Pd[row*WIDTH + c... | .text
.file "MatrixMul.hip"
.globl _Z24__device_stub__MatrixMulPfS_S_i # -- Begin function _Z24__device_stub__MatrixMulPfS_S_i
.p2align 4, 0x90
.type _Z24__device_stub__MatrixMulPfS_S_i,@function
_Z24__device_stub__MatrixMulPfS_S_i: # @_Z24__device_stub__MatrixMulPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9MatrixMulPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff007624 */
/* 0x000f... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9MatrixMulPfS_S_i
.globl _Z9MatrixMulPfS_S_i
.p2align 8
.type _Z9MatrixMulPfS_S_i,@function
_Z9MatrixMulPfS_S_i:
s_load_b32 s4, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s4, 1
s_cbranch_scc1 .LBB0_3
v_bfe_u32 v1, v0, 10, 10
v_d... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c1d68_00000000-6_MatrixMul.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "MatrixMul.hip"
.globl _Z24__device_stub__MatrixMulPfS_S_i # -- Begin function _Z24__device_stub__MatrixMulPfS_S_i
.p2align 4, 0x90
.type _Z24__device_stub__MatrixMulPfS_S_i,@function
_Z24__device_stub__MatrixMulPfS_S_i: # @_Z24__device_stub__MatrixMulPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#define BLOCK_DIM 16
#define UPDIV(n, d) (((n)+(d)-1)/(d))
/*
* horizontal_exclusive_scan: exclusive scans a 2d array horizontally
* REQUIRES: threads per block == width/2
* REQUIRES: num blocks == height
* REQUIRES: input, output have siz... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#define BLOCK_DIM 16
#define UPDIV(n, d) (((n)+(d)-1)/(d))
/*
* horizontal_exclusive_scan: exclusive scans a 2d array horizontally
* REQUIRES: threads per block == width/2
* REQUIRES: num blocks == height
* REQUIRES: input, output have siz... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#define BLOCK_DIM 16
#define UPDIV(n, d) (((n)+(d)-1)/(d))
/*
* horizontal_exclusive_scan: exclusive scans a 2d array horizontally
* REQUIRES: threads per block == width/2
* REQUIRES: num blocks == height
* REQ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#define BLOCK_DIM 16
#define UPDIV(n, d) (((n)+(d)-1)/(d))
/*
* horizontal_exclusive_scan: exclusive scans a 2d array horizontally
* REQUIRES: threads per block == width/2
* REQUIRES: num blocks == height
* REQ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z25horizontal_exclusive_scanPfS_ii
.globl _Z25horizontal_exclusive_scanPfS_ii
.p2align 8
.type _Z25horizontal_exclusive_scanPfS_ii,@function
_Z25horizontal_exclusive_scanPfS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[4:5], s[0:1], 0x0
v_l... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#define BLOCK_DIM 16
#define UPDIV(n, d) (((n)+(d)-1)/(d))
/*
* horizontal_exclusive_scan: exclusive scans a 2d array horizontally
* REQUIRES: threads per block == width/2
* REQUIRES: num blocks == height
* REQ... | .text
.file "integral_image.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z40__device_stub__horizontal_exclusive_scanPfS_ii # -- Begin function _Z40__device_stub__ho... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z25horizontal_exclusive_scanPfS_ii
.globl _Z25horizontal_exclusive_scanPfS_ii
.p2align 8
.type _Z25horizontal_exclusive_scanPfS_ii,@function
_Z25horizontal_exclusive_scanPfS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[4:5], s[0:1], 0x0
v_l... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <fstream>
#include <iterator>
#include <vector>
#include <iostream>
#include <cstdlib>
#include <string>
#include <sstream>
#include <iomanip>
#include <math.h>
#include <stdio.h>
#define energySize 64000000
#define blockSize 256
//define macro for error checking
#define cudaCheckError(){ \
cudaError_t err = c... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <fstream>
#include <iterator>
#include <vector>
#include <iostream>
#include <cstdlib>
#include <string>
#include <sstream>
#include <iomanip>
#include <math.h>
#include <stdio.h>
#define energySize 64000000
#define blockSize 256
//define macro for error checking
#define cudaCheckError(){ \
cudaError_t err = c... | #include <hip/hip_runtime.h>
#include <fstream>
#include <iterator>
#include <vector>
#include <iostream>
#include <cstdlib>
#include <string>
#include <sstream>
#include <iomanip>
#include <math.h>
#include <stdio.h>
#define energySize 64000000
#define blockSize 256
//define macro for error checking
#define cudaCheckE... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <fstream>
#include <iterator>
#include <vector>
#include <iostream>
#include <cstdlib>
#include <string>
#include <sstream>
#include <iomanip>
#include <math.h>
#include <stdio.h>
#define energySize 64000000
#define blockSize 256
//define macro for error checking
#define cudaCheckE... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<cuda_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+block.... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<cuda_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+block.... | .file "tmpxft_0007d044_00000000-6_ch02_defineGridBlock.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
a... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<cuda_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+block.... | #include<hip/hip_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+blo... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include<hip/hip_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+blo... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<hip/hip_runtime.h>
#include<stdio.h>
int main(int argc, char **arg) {
//f[^vfÌvðè`
int nElem = 1024;
//ObhÆubNÌ\¢ðè`
dim3 block(1024);
dim3 grid((nElem+block.x-1)/block.x);
printf("grid.x %d block.x %d \n", grid.x, block.x);
//ubNðZbg
block.x = 512;
grid.x = (nElem+blo... | .text
.file "ch02_defineGridBlock.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rax
.cfi_def_cfa_offset 16
movl $.L.str, %edi
movl $1, %esi
movl $1024, %edx # i... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0007d044_00000000-6_ch02_defineGridBlock.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
a... | .text
.file "ch02_defineGridBlock.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rax
.cfi_def_cfa_offset 16
movl $.L.str, %edi
movl $1, %esi
movl $1024, %edx # i... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /** Thrust Library **/
#include <thrust/random.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
/** Std library **/
#include <iostream>
#include <stdio.h>
#include <stdlib.h>
#include <math... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_800_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIdEEdEEEEvT0_T1_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUD... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /** Thrust Library **/
#include <thrust/random.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
/** Std library **/
#include <iostream>
#include <stdio.h>
#include <stdlib.h>
#include <math... | /** Thrust Library **/
#include <hip/hip_runtime.h>
#include <thrust/random.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
/** Std library **/
#include <iostream>
#include <stdio.h>
#incl... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /** Thrust Library **/
#include <hip/hip_runtime.h>
#include <thrust/random.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
/** Std library **/
#include <iostream>
#include <stdio.h>
#incl... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12performMultsPdS_ii
.globl _Z12performMultsPdS_ii
.p2align 8
.type _Z12performMultsPdS_ii,@function
_Z12performMultsPdS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x14
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xfff... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_800_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIdEEdEEEEvT0_T1_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUD... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12performMultsPdS_ii
.globl _Z12performMultsPdS_ii
.p2align 8
.type _Z12performMultsPdS_ii,@function
_Z12performMultsPdS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x14
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xfff... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} | code for sm_80
Function : _Z11copy_kernelPdS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002500 */
/*00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} | .file "tmpxft_000fa5b7_00000000-6_copy_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11copy_kernelPdS_
.globl _Z11copy_kernelPdS_
.p2align 8
.type _Z11copy_kernelPdS_,@function
_Z11copy_kernelPdS_:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xffff
... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_kernel(double *save, double *y) {
const int threadID = (blockIdx.x * blockDim.x + threadIdx.x) << 1;
save[threadID] = y[threadID];
save[threadID + 1] = y[threadID + 1];
} | .text
.file "copy_kernel.hip"
.globl _Z26__device_stub__copy_kernelPdS_ # -- Begin function _Z26__device_stub__copy_kernelPdS_
.p2align 4, 0x90
.type _Z26__device_stub__copy_kernelPdS_,@function
_Z26__device_stub__copy_kernelPdS_: # @_Z26__device_stub__copy_kernelPdS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11copy_kernelPdS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002500 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11copy_kernelPdS_
.globl _Z11copy_kernelPdS_
.p2align 8
.type _Z11copy_kernelPdS_,@function
_Z11copy_kernelPdS_:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xffff
... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.