system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000fa5b7_00000000-6_copy_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "copy_kernel.hip"
.globl _Z26__device_stub__copy_kernelPdS_ # -- Begin function _Z26__device_stub__copy_kernelPdS_
.p2align 4, 0x90
.type _Z26__device_stub__copy_kernelPdS_,@function
_Z26__device_stub__copy_kernelPdS_: # @_Z26__device_stub__copy_kernelPdS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cuda_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (tid... | code for sm_80
Function : _Z30histogram_shared_memory_atomicPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */
/* 0x000e220... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (tid... | .file "tmpxft_00050153_00000000-6_histogram.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (tid... | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30histogram_shared_memory_atomicPiS_
.globl _Z30histogram_shared_memory_atomicPiS_
.p2align 8
.type _Z30histogram_shared_memory_atomicPiS_,@function
_Z30histogram_shared_memory_atomicPiS_:
s_load_b32 s4, s[0:1], 0x1c
s_add_u32 s2, s0, 16
s_addc_u32 s3, s1... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1000
#define NUM_BIN 256
__global__ void histogram_shared_memory_atomic(int *d_b, int *d_a) {
int tid = threadIdx.x + blockDim.x * blockIdx.x;
int offset = blockDim.x * gridDim.x;
__shared__ int cache[NUM_BIN];
cache[threadIdx.x] = 0;
__syncthreads();
while (... | .text
.file "histogram.hip"
.globl _Z45__device_stub__histogram_shared_memory_atomicPiS_ # -- Begin function _Z45__device_stub__histogram_shared_memory_atomicPiS_
.p2align 4, 0x90
.type _Z45__device_stub__histogram_shared_memory_atomicPiS_,@function
_Z45__device_stub__histogram_shared_memory_atomicPiS_: # @_Z45__device... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z30histogram_shared_memory_atomicPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */
/* 0x000e220... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30histogram_shared_memory_atomicPiS_
.globl _Z30histogram_shared_memory_atomicPiS_
.p2align 8
.type _Z30histogram_shared_memory_atomicPiS_,@function
_Z30histogram_shared_memory_atomicPiS_:
s_load_b32 s4, s[0:1], 0x1c
s_add_u32 s2, s0, 16
s_addc_u32 s3, s1... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00050153_00000000-6_histogram.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "histogram.hip"
.globl _Z45__device_stub__histogram_shared_memory_atomicPiS_ # -- Begin function _Z45__device_stub__histogram_shared_memory_atomicPiS_
.p2align 4, 0x90
.type _Z45__device_stub__histogram_shared_memory_atomicPiS_,@function
_Z45__device_stub__histogram_shared_memory_atomicPiS_: # @_Z45__device... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif | .file "tmpxft_0011236c_00000000-6_reconstruct_cuda_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif | #include <hip/hip_runtime.h>
#ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#ifdef OCTOTIGER_HAVE_CUDA
__global__ void kernel_reconstruct(double *Q, double *D1, double *U_, double *X, double omega) {
bool first_thread = (blockIdx.x == 0) && (threadIdx.y == 0) && (threadIdx.z == 0);
if (first_thread)
printf("Hello reconstruct");
}
#endif | .text
.file "reconstruct_cuda_kernel.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompu... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0011236c_00000000-6_reconstruct_cuda_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... | .text
.file "reconstruct_cuda_kernel.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompu... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigned int shiftRegLength,
unsigne... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigned int shiftRegLength,
unsigne... | .file "tmpxft_000708a3_00000000-6_Encoder.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigned int shiftRegLength,
unsigne... | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <hip/hip_runtime.h>
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigne... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <hip/hip_runtime.h>
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigne... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // Based on the Eric's Matlab implementation of ldpcEncoder1.
#include <hip/hip_runtime.h>
#include <math.h>
#include <string.h>
#include <stdio.h>
#include <time.h>
void ldpcEncoder (unsigned int *messageBits, unsigned int* W_ROW_ROM,
unsigned int numMsgBits, unsigned int numRowsInRom,
unsigned int numParBits, unsigne... | .text
.file "Encoder.hip"
.globl _Z11ldpcEncoderPjS_jjjjS_ # -- Begin function _Z11ldpcEncoderPjS_jjjjS_
.p2align 4, 0x90
.type _Z11ldpcEncoderPjS_jjjjS_,@function
_Z11ldpcEncoderPjS_jjjjS_: # @_Z11ldpcEncoderPjS_jjjjS_
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
.cfi_offset %rbp, -16
m... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000708a3_00000000-6_Encoder.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "Encoder.hip"
.globl _Z11ldpcEncoderPjS_jjjjS_ # -- Begin function _Z11ldpcEncoderPjS_jjjjS_
.p2align 4, 0x90
.type _Z11ldpcEncoderPjS_jjjjS_,@function
_Z11ldpcEncoderPjS_jjjjS_: # @_Z11ldpcEncoderPjS_jjjjS_
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
.cfi_offset %rbp, -16
m... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <iostream>
#include <float.h>
#define tile 4096
__global__ void sdt_gpu(unsigned char * bitmap,int sz_edge, int* edge_pixels, float *sdt, int width, int height)
{
__shared__ int s[tile];
int tx = threadIdx.x;
int bx = blockIdx.x;
int bdx = blockDim.x;
int global_idx = bx * bdx + tx;
int iter... | .file "tmpxft_00123aa3_00000000-6_sdt_gpu_kernels.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <iostream>
#include <float.h>
#define tile 4096
__global__ void sdt_gpu(unsigned char * bitmap,int sz_edge, int* edge_pixels, float *sdt, int width, int height)
{
__shared__ int s[tile];
int tx = threadIdx.x;
int bx = blockIdx.x;
int bdx = blockDim.x;
int global_idx = bx * bdx + tx;
int iter... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h>
#define tile 4096
__global__ void sdt_gpu(unsigned char * bitmap,int sz_edge, int* edge_pixels, float *sdt, int width, int height)
{
__shared__ int s[tile];
int tx = threadIdx.x;
int bx = blockIdx.x;
int bdx = blockDim.x;
int global_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h>
#define tile 4096
__global__ void sdt_gpu(unsigned char * bitmap,int sz_edge, int* edge_pixels, float *sdt, int width, int height)
{
__shared__ int s[tile];
int tx = threadIdx.x;
int bx = blockIdx.x;
int bdx = blockDim.x;
int global_... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7sdt_gpuPhiPiPfii
.globl _Z7sdt_gpuPhiPiPfii
.p2align 8
.type _Z7sdt_gpuPhiPiPfii,@function
_Z7sdt_gpuPhiPiPfii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b32 s6, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s7, s2, 0xffff
s_cmp... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h>
#define tile 4096
__global__ void sdt_gpu(unsigned char * bitmap,int sz_edge, int* edge_pixels, float *sdt, int width, int height)
{
__shared__ int s[tile];
int tx = threadIdx.x;
int bx = blockIdx.x;
int bdx = blockDim.x;
int global_... | .text
.file "sdt_gpu_kernels.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z22__device_stub__sdt_gpuPhiPiPfii # -- Begin function _Z22__device_stub__sdt_gpuPhiPiPfii... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00123aa3_00000000-6_sdt_gpu_kernels.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call ... | .text
.file "sdt_gpu_kernels.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z22__device_stub__sdt_gpuPhiPiPfii # -- Begin function _Z22__device_stub__sdt_gpuPhiPiPfii... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
***********************************... | code for sm_80
Function : matrixAddBiasTop
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 */
/*0020*... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
***********************************... | .file "tmpxft_00128b91_00000000-6_matrix_add_bias_top.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
***********************************... | #include <hip/hip_runtime.h>
/***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
******... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
/***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
******... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected matrixAddBiasTop
.globl matrixAddBiasTop
.p2align 8
.type matrixAddBiasTop,@function
matrixAddBiasTop:
s_load_b128 s[4:7], s[0:1], 0x10
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_waitcnt lgkmcnt(0)
s_delay_alu instid... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/***************************************************
* Module that adds a new row at the top of the matrix with all ones
* Author: Alonso Vidales <alonso.vidales@tras2.es>
*
* To be compiled with nvcc -ptx matrix_add_bias_top.cu
* Debug: nvcc -arch=sm_20 -ptx matrix_add_bias_top.cu
*
******... | .text
.file "matrix_add_bias_top.hip"
.globl __device_stub__matrixAddBiasTop # -- Begin function __device_stub__matrixAddBiasTop
.p2align 4, 0x90
.type __device_stub__matrixAddBiasTop,@function
__device_stub__matrixAddBiasTop: # @__device_stub__matrixAddBiasTop
.cfi_startproc
# %bb.0:
subq $136, %rsp
.cfi_def_cf... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : matrixAddBiasTop
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 */
/*0020*... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected matrixAddBiasTop
.globl matrixAddBiasTop
.p2align 8
.type matrixAddBiasTop,@function
matrixAddBiasTop:
s_load_b128 s[4:7], s[0:1], 0x10
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_waitcnt lgkmcnt(0)
s_delay_alu instid... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00128b91_00000000-6_matrix_add_bias_top.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... | .text
.file "matrix_add_bias_top.hip"
.globl __device_stub__matrixAddBiasTop # -- Begin function __device_stub__matrixAddBiasTop
.p2align 4, 0x90
.type __device_stub__matrixAddBiasTop,@function
__device_stub__matrixAddBiasTop: # @__device_stub__matrixAddBiasTop
.cfi_startproc
# %bb.0:
subq $136, %rsp
.cfi_def_cf... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} | code for sm_80
Function : _Z6reducePiS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} | .file "tmpxft_000ec919_00000000-6_reduce.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6reducePiS_i
.globl _Z6reducePiS_i
.p2align 8
.type _Z6reducePiS_i,@function
_Z6reducePiS_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x24
s_load_b64 s[4:5], s[0:1], 0x0
s_mov_b32 s2, exec_lo
s_waitcnt lgkmcnt(0)
s_and_b32 s3, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void reduce(int *a, int *b, int n) {
unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
atomicAdd(b, a[i]);
} | .text
.file "reduce.hip"
.globl _Z21__device_stub__reducePiS_i # -- Begin function _Z21__device_stub__reducePiS_i
.p2align 4, 0x90
.type _Z21__device_stub__reducePiS_i,@function
_Z21__device_stub__reducePiS_i: # @_Z21__device_stub__reducePiS_i
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_offset 112
mov... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6reducePiS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6reducePiS_i
.globl _Z6reducePiS_i
.p2align 8
.type _Z6reducePiS_i,@function
_Z6reducePiS_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x24
s_load_b64 s[4:5], s[0:1], 0x0
s_mov_b32 s2, exec_lo
s_waitcnt lgkmcnt(0)
s_and_b32 s3, ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000ec919_00000000-6_reduce.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "reduce.hip"
.globl _Z21__device_stub__reducePiS_i # -- Begin function _Z21__device_stub__reducePiS_i
.p2align 4, 0x90
.type _Z21__device_stub__reducePiS_i,@function
_Z21__device_stub__reducePiS_i: # @_Z21__device_stub__reducePiS_i
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_offset 112
mov... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if(index > 0)
{
sh_nums[index] ... | code for sm_80
Function : _Z14scatterAddressPiS_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if(index > 0)
{
sh_nums[index] ... | .file "tmpxft_0016d42c_00000000-6_filter.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if(index > 0)
{
sh_nums[index] ... | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8markEvenPiS_
.globl _Z8markEvenPiS_
.p2align 8
.type _Z8markEvenPiS_,@function
_Z8markEvenPiS_:
s_load_b64 s[0:1], s[0:1], 0x8
v_dual_mov_b32 v1, 0 :: v_dual_lshlrev_b32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_store_b32 v0, v... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#define SIZE 1024
__global__ void markEven(int* nums, int* flags)
{
if(nums[threadIdx.x] & 1 == 0)
{
flags[threadIdx.x] = 1;
}
else
{
flags[threadIdx.x] = 0;
}
}
__global__ void scanSum(int* nums, int* c_nums)
{
extern __shared__ int sh_nums[];
int index = threadIdx.x;
if... | .text
.file "filter.hip"
.globl _Z23__device_stub__markEvenPiS_ # -- Begin function _Z23__device_stub__markEvenPiS_
.p2align 4, 0x90
.type _Z23__device_stub__markEvenPiS_,@function
_Z23__device_stub__markEvenPiS_: # @_Z23__device_stub__markEvenPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
mo... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z14scatterAddressPiS_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8markEvenPiS_
.globl _Z8markEvenPiS_
.p2align 8
.type _Z8markEvenPiS_,@function
_Z8markEvenPiS_:
s_load_b64 s[0:1], s[0:1], 0x8
v_dual_mov_b32 v1, 0 :: v_dual_lshlrev_b32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_store_b32 v0, v... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0016d42c_00000000-6_filter.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "filter.hip"
.globl _Z23__device_stub__markEvenPiS_ # -- Begin function _Z23__device_stub__markEvenPiS_
.p2align 4, 0x90
.type _Z23__device_stub__markEvenPiS_,@function
_Z23__device_stub__markEvenPiS_: # @_Z23__device_stub__markEvenPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
mo... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/
/*a is a matrix
b is a vecto... | code for sm_80
Function : _Z14matrixVectMultPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 *... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/
/*a is a matrix
b is a vecto... | .file "tmpxft_0010c490_00000000-6_cap-3-2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2064:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/
/*a is a matrix
b is a vecto... | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14matrixVectMultPfS_S_i
.globl _Z14matrixVectMultPfS_S_i
.p2align 8
.type _Z14matrixVectMultPfS_S_i,@function
_Z14matrixVectMultPfS_S_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x2c
s_load_b32 s2, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s3, s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
* Compile: nvcc [-g] [-G] -arch=sm_21 -o mat_add mat_add.cu
* Run: ./mat_add <m> <n>
* m is the number of rows
* n is the number of columns
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define BLOCK_DIM 512
/*
[1 1 1]
[1 1 1] => [1 1 1][1 1 1][1 1 1]
[1 1 1]
*/
/*Kernel*/... | .text
.file "cap-3-2.hip"
.globl _Z29__device_stub__matrixVectMultPfS_S_i # -- Begin function _Z29__device_stub__matrixVectMultPfS_S_i
.p2align 4, 0x90
.type _Z29__device_stub__matrixVectMultPfS_S_i,@function
_Z29__device_stub__matrixVectMultPfS_S_i: # @_Z29__device_stub__matrixVectMultPfS_S_i
.cfi_startproc
# %bb.0:
s... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z14matrixVectMultPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 *... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14matrixVectMultPfS_S_i
.globl _Z14matrixVectMultPfS_S_i
.p2align 8
.type _Z14matrixVectMultPfS_S_i,@function
_Z14matrixVectMultPfS_S_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x2c
s_load_b32 s2, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s3, s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0010c490_00000000-6_cap-3-2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2064:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "cap-3-2.hip"
.globl _Z29__device_stub__matrixVectMultPfS_S_i # -- Begin function _Z29__device_stub__matrixVectMultPfS_S_i
.p2align 4, 0x90
.type _Z29__device_stub__matrixVectMultPfS_S_i,@function
_Z29__device_stub__matrixVectMultPfS_S_i: # @_Z29__device_stub__matrixVectMultPfS_S_i
.cfi_startproc
# %bb.0:
s... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <cuda.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(void)
{
flo... | code for sm_80
Function : _Z26vector_multiply_row_devicePfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */
/* 0x000e2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <cuda.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(void)
{
flo... | .file "tmpxft_00193267_00000000-6_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <cuda.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(void)
{
flo... | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z26vector_multiply_row_devicePfS_S_i
.globl _Z26vector_multiply_row_devicePfS_S_i
.p2align 8
.type _Z26vector_multiply_row_devicePfS_S_i,@function
_Z26vector_multiply_row_devicePfS_S_i:
s_load_b32 s2, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s2, 1
s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // cuda.cu
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <sys/time.h>
__global__ void vector_multiply_row_device(float * a, float * b, float * c, int m)
{
int idx = blockIdx.x*blockDim.x + threadIdx.x;
int j;
for (j=0; j<m; j++)
{
a[idx] += b[j+idx*m]*c[j];
}
}
int main(... | .text
.file "cuda.hip"
.globl _Z41__device_stub__vector_multiply_row_devicePfS_S_i # -- Begin function _Z41__device_stub__vector_multiply_row_devicePfS_S_i
.p2align 4, 0x90
.type _Z41__device_stub__vector_multiply_row_devicePfS_S_i,@function
_Z41__device_stub__vector_multiply_row_devicePfS_S_i: # @_Z41__device_stub__ve... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z26vector_multiply_row_devicePfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */
/* 0x000e2... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z26vector_multiply_row_devicePfS_S_i
.globl _Z26vector_multiply_row_devicePfS_S_i
.p2align 8
.type _Z26vector_multiply_row_devicePfS_S_i,@function
_Z26vector_multiply_row_devicePfS_S_i:
s_load_b32 s2, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s2, 1
s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00193267_00000000-6_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "cuda.hip"
.globl _Z41__device_stub__vector_multiply_row_devicePfS_S_i # -- Begin function _Z41__device_stub__vector_multiply_row_devicePfS_S_i
.p2align 4, 0x90
.type _Z41__device_stub__vector_multiply_row_devicePfS_S_i,@function
_Z41__device_stub__vector_multiply_row_devicePfS_S_i: # @_Z41__device_stub__ve... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( bn[0+i*2] < xx[t] ) * ( xx[t]... | code for sm_80
Function : _Z19arrayOf2DConditionsiiPKfS0_Pf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */
/* 0x000e280000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( bn[0+i*2] < xx[t] ) * ( xx[t]... | .file "tmpxft_001177f1_00000000-6_arrayOf2DConditions.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( bn[0+i*2] < xx[t] ) * ( xx[t]... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19arrayOf2DConditionsiiPKfS0_Pf
.globl _Z19arrayOf2DConditionsiiPKfS0_Pf
.p2align 8
.type _Z19arrayOf2DConditionsiiPKfS0_Pf,@function
_Z19arrayOf2DConditionsiiPKfS0_Pf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b64 s[4:5], s[0:1], 0x0
v_and_b32... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void arrayOf2DConditions ( const int dim, const int nwl, const float *bn, const float *xx, float *cc ) {
int i = threadIdx.x + blockDim.x * blockIdx.x;
int j = threadIdx.y + blockDim.y * blockIdx.y;
int t = i + j * dim;
if ( i < dim && j < nwl ) {
cc[t] = ( ... | .text
.file "arrayOf2DConditions.hip"
.globl _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf # -- Begin function _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf
.p2align 4, 0x90
.type _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf,@function
_Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf: # @_Z34__device_stub__arr... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z19arrayOf2DConditionsiiPKfS0_Pf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */
/* 0x000e280000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19arrayOf2DConditionsiiPKfS0_Pf
.globl _Z19arrayOf2DConditionsiiPKfS0_Pf
.p2align 8
.type _Z19arrayOf2DConditionsiiPKfS0_Pf,@function
_Z19arrayOf2DConditionsiiPKfS0_Pf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b64 s[4:5], s[0:1], 0x0
v_and_b32... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001177f1_00000000-6_arrayOf2DConditions.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... | .text
.file "arrayOf2DConditions.hip"
.globl _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf # -- Begin function _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf
.p2align 4, 0x90
.type _Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf,@function
_Z34__device_stub__arrayOf2DConditionsiiPKfS0_Pf: # @_Z34__device_stub__arr... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} | code for sm_80
Function : _Z30histogram_equalization_gpu_sonPhS_Piii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_TID.X ; /* 0x00000000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} | .file "tmpxft_000bcee9_00000000-6_histogram_equalization_gpu_son.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30histogram_equalization_gpu_sonPhS_Piii
.globl _Z30histogram_equalization_gpu_sonPhS_Piii
.p2align 8
.type _Z30histogram_equalization_gpu_sonPhS_Piii,@function
_Z30histogram_equalization_gpu_sonPhS_Piii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b3... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void histogram_equalization_gpu_son (unsigned char * d_in, unsigned char * d_out, int * d_lut, int img_size, int serialNum)
{
int x = threadIdx.x + blockDim.x*blockIdx.x;
if (x >= img_size) return;
d_out[x] = (unsigned char) d_lut[d_in[x]];
} | .text
.file "histogram_equalization_gpu_son.hip"
.globl _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii # -- Begin function _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii
.p2align 4, 0x90
.type _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii,@function
_Z45__device_stub__histogram_equaliza... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z30histogram_equalization_gpu_sonPhS_Piii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_TID.X ; /* 0x00000000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30histogram_equalization_gpu_sonPhS_Piii
.globl _Z30histogram_equalization_gpu_sonPhS_Piii
.p2align 8
.type _Z30histogram_equalization_gpu_sonPhS_Piii,@function
_Z30histogram_equalization_gpu_sonPhS_Piii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b3... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000bcee9_00000000-6_histogram_equalization_gpu_son.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBi... | .text
.file "histogram_equalization_gpu_son.hip"
.globl _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii # -- Begin function _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii
.p2align 4, 0x90
.type _Z45__device_stub__histogram_equalization_gpu_sonPhS_Piii,@function
_Z45__device_stub__histogram_equaliza... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_rows_C * nr_cols_C * sizeof(flo... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_rows_C * nr_cols_C * sizeof(flo... | .file "tmpxft_0013be50_00000000-6_old_mmul_sample.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_rows_C * nr_cols_C * sizeof(flo... | #include <hip/hip_runtime.h>
/*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_ro... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
/*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_ro... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*
thrust::device_vector<float> td_A(nr_rows_A * nr_cols_A), td_B(nr_rows_B * nr_cols_B), td_C(nr_rows_C * nr_cols_C);
float *h_A = (float *)malloc(nr_rows_A * nr_cols_A * sizeof(float));
float *h_B = (float *)malloc(nr_rows_B * nr_cols_B * sizeof(float));
float *h_C = (float *)malloc(nr_ro... | .text
.file "old_mmul_sample.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013be50_00000000-6_old_mmul_sample.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "old_mmul_sample.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out = temp;
}
int main(int argc, c... | code for sm_80
Function : _Z9countonesPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e22000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out = temp;
}
int main(int argc, c... | .file "tmpxft_00085700_00000000-6_homework2_1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out = temp;
}
int main(int argc, c... | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out =... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out =... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9countonesPiS_
.globl _Z9countonesPiS_
.p2align 8
.type _Z9countonesPiS_,@function
_Z9countonesPiS_:
s_load_b64 s[2:3], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_load_b32 v0, v0, s[2:3]
s_mov_b32 s2, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
Vinh Le
CSCI 440 - Parallel Computing
Homework 2.1 - count ones in matrix
Colorado School of Mines 2018
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void countones(int *in, int *out) {
__shared__ int temp;
unsigned int tid = threadIdx.x;
if (in[tid]==1){
atomicAdd(&temp,1);
}
__syncthreads();
*out =... | .text
.file "homework2_1.hip"
.globl _Z24__device_stub__countonesPiS_ # -- Begin function _Z24__device_stub__countonesPiS_
.p2align 4, 0x90
.type _Z24__device_stub__countonesPiS_,@function
_Z24__device_stub__countonesPiS_: # @_Z24__device_stub__countonesPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9countonesPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e22000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9countonesPiS_
.globl _Z9countonesPiS_
.p2align 8
.type _Z9countonesPiS_,@function
_Z9countonesPiS_:
s_load_b64 s[2:3], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_load_b32 v0, v0, s[2:3]
s_mov_b32 s2, ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00085700_00000000-6_homework2_1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "homework2_1.hip"
.globl _Z24__device_stub__countonesPiS_ # -- Begin function _Z24__device_stub__countonesPiS_
.p2align 4, 0x90
.type _Z24__device_stub__countonesPiS_,@function
_Z24__device_stub__countonesPiS_: # @_Z24__device_stub__countonesPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <math.h>
#include <stdlib.h>
//Note that any functions that want to be called from the kernel must be preceeded with __device__
//Function we are integrating
__device__ float myFunction(float x){
return pow(x,4);
}
//Trapezoidal rule calculation
__device__ float trapezoidal(float a, float b)... | .file "tmpxft_0008ebbe_00000000-6_cuda_int.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2063:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <math.h>
#include <stdlib.h>
//Note that any functions that want to be called from the kernel must be preceeded with __device__
//Function we are integrating
__device__ float myFunction(float x){
return pow(x,4);
}
//Trapezoidal rule calculation
__device__ float trapezoidal(float a, float b)... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <stdlib.h>
//Note that any functions that want to be called from the kernel must be preceeded with __device__
//Function we are integrating
__device__ float myFunction(float x){
return pow(x,4);
}
//Trapezoidal rule calculation
__device__ float ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <stdlib.h>
//Note that any functions that want to be called from the kernel must be preceeded with __device__
//Function we are integrating
__device__ float myFunction(float x){
return pow(x,4);
}
//Trapezoidal rule calculation
__device__ float ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6kernelPfffii
.globl _Z6kernelPfffii
.p2align 8
.type _Z6kernelPfffii,@function
_Z6kernelPfffii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x14
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_cmp_lt_i32... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <stdlib.h>
//Note that any functions that want to be called from the kernel must be preceeded with __device__
//Function we are integrating
__device__ float myFunction(float x){
return pow(x,4);
}
//Trapezoidal rule calculation
__device__ float ... | .text
.file "cuda_int.hip"
.globl _Z21__device_stub__kernelPfffii # -- Begin function _Z21__device_stub__kernelPfffii
.p2align 4, 0x90
.type _Z21__device_stub__kernelPfffii,@function
_Z21__device_stub__kernelPfffii: # @_Z21__device_stub__kernelPfffii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 12... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0008ebbe_00000000-6_cuda_int.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2063:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "cuda_int.hip"
.globl _Z21__device_stub__kernelPfffii # -- Begin function _Z21__device_stub__kernelPfffii
.p2align 4, 0x90
.type _Z21__device_stub__kernelPfffii,@function
_Z21__device_stub__kernelPfffii: # @_Z21__device_stub__kernelPfffii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 12... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdlib.h>
#include <stdio.h>
#include <curand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=CURAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAILURE;}} while(0)
int main(int argc, cha... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdlib.h>
#include <stdio.h>
#include <curand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=CURAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAILURE;}} while(0)
int main(int argc, cha... | .file "tmpxft_00128370_00000000-6_cuRandHostDevice.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3803:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <stdio.h>
#include <curand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=CURAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAILURE;}} while(0)
int main(int argc, cha... | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#include <hiprand/hiprand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=HIPRAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAI... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#include <hiprand/hiprand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=HIPRAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAI... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#include <hiprand/hiprand.h>
#include <time.h>
#include <iostream>
#include <string>
#include <fstream>
using namespace std;
#define CURAND_CALL(x) do { if((x)!=HIPRAND_STATUS_SUCCESS) { \
printf("Error at %s:%d\n",__FILE__,__LINE__);\
return EXIT_FAI... | .text
.file "cuRandHostDevice.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@func... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.