system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<cuda_runtime.h>
#include<device_launch_parameters.h>
__global__ void add(int *a,int *b, int *al)
{
int id=blockIdx.x*blockDim.x+threadIdx.x;
b[id] = (*al)*a[id] + b[id];
}
int main()
{
int a[10],b[10],n,al;
printf("Enter n: ");
scanf("%d",&n);
printf("Enter alpha: ");
scanf("%d",&al);
printf(... | .file "tmpxft_000f02db_00000000-6_q3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<cuda_runtime.h>
#include<device_launch_parameters.h>
__global__ void add(int *a,int *b, int *al)
{
int id=blockIdx.x*blockDim.x+threadIdx.x;
b[id] = (*al)*a[id] + b[id];
}
int main()
{
int a[10],b[10],n,al;
printf("Enter n: ");
scanf("%d",&n);
printf("Enter alpha: ");
scanf("%d",&al);
printf(... | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void add(int *a,int *b, int *al)
{
int id=blockIdx.x*blockDim.x+threadIdx.x;
b[id] = (*al)*a[id] + b[id];
}
int main()
{
int a[10],b[10],n,al;
printf("Enter n: ");
scanf("%d",&n);
printf("Enter alpha: ");
scanf("%d",&al);
printf("Enter X:\n");
for(int i=0;i<n;i++... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void add(int *a,int *b, int *al)
{
int id=blockIdx.x*blockDim.x+threadIdx.x;
b[id] = (*al)*a[id] + b[id];
}
int main()
{
int a[10],b[10],n,al;
printf("Enter n: ");
scanf("%d",&n);
printf("Enter alpha: ");
scanf("%d",&al);
printf("Enter X:\n");
for(int i=0;i<n;i++... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addPiS_S_
.globl _Z3addPiS_S_
.p2align 8
.type _Z3addPiS_S_,@function
_Z3addPiS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void add(int *a,int *b, int *al)
{
int id=blockIdx.x*blockDim.x+threadIdx.x;
b[id] = (*al)*a[id] + b[id];
}
int main()
{
int a[10],b[10],n,al;
printf("Enter n: ");
scanf("%d",&n);
printf("Enter alpha: ");
scanf("%d",&al);
printf("Enter X:\n");
for(int i=0;i<n;i++... | .text
.file "q3.hip"
.globl _Z18__device_stub__addPiS_S_ # -- Begin function _Z18__device_stub__addPiS_S_
.p2align 4, 0x90
.type _Z18__device_stub__addPiS_S_,@function
_Z18__device_stub__addPiS_S_: # @_Z18__device_stub__addPiS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_offset 112
movq %rdi, 72... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z3addPiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */
/*0020*/ HF... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addPiS_S_
.globl _Z3addPiS_S_
.p2align 8
.type _Z3addPiS_S_,@function
_Z3addPiS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f02db_00000000-6_q3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... | .text
.file "q3.hip"
.globl _Z18__device_stub__addPiS_S_ # -- Begin function _Z18__device_stub__addPiS_S_
.p2align 4, 0x90
.type _Z18__device_stub__addPiS_S_,@function
_Z18__device_stub__addPiS_S_: # @_Z18__device_stub__addPiS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_offset 112
movq %rdi, 72... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /* This is a automatically generated test. Do not modify */
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
__global__
void compute(float comp, int var_1,int var_2,int var_3,int var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float* var_12,float var_13,float var_14,f... | .file "tmpxft_00011ab4_00000000-6_test.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /* This is a automatically generated test. Do not modify */
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
__global__
void compute(float comp, int var_1,int var_2,int var_3,int var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float* var_12,float var_13,float var_14,f... | /* This is a automatically generated test. Do not modify */
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
__global__
void compute(float comp, int var_1,int var_2,int var_3,int var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float* var_1... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /* This is a automatically generated test. Do not modify */
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
__global__
void compute(float comp, int var_1,int var_2,int var_3,int var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float* var_1... | .text
.file "test.hip"
.globl _Z22__device_stub__computefiiiifffffffPfffffffffS_S_ # -- Begin function _Z22__device_stub__computefiiiifffffffPfffffffffS_S_
.p2align 4, 0x90
.type _Z22__device_stub__computefiiiifffffffPfffffffffS_S_,@function
_Z22__device_stub__computefiiiifffffffPfffffffffS_S_: # @_Z22__device_stub__co... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00011ab4_00000000-6_test.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "test.hip"
.globl _Z22__device_stub__computefiiiifffffffPfffffffffS_S_ # -- Begin function _Z22__device_stub__computefiiiifffffffPfffffffffS_S_
.p2align 4, 0x90
.type _Z22__device_stub__computefiiiifffffffPfffffffffS_S_,@function
_Z22__device_stub__computefiiiifffffffPfffffffffS_S_: # @_Z22__device_stub__co... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //compile with:
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren
cudaMalloc((void **) &target... | code for sm_80
Function : _Z7computePcS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */
/* 0x000e2200000021... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //compile with:
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren
cudaMalloc((void **) &target... | .file "tmpxft_00050ee5_00000000-6_main_char.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //compile with:
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren
cudaMalloc((void **) &target... | //compile with:
#include <hip/hip_runtime.h>
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //compile with:
#include <hip/hip_runtime.h>
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7computePcS_
.globl _Z7computePcS_
.p2align 8
.type _Z7computePcS_,@function
_Z7computePcS_:
s_load_b64 s[2:3], s[0:1], 0x8
s_mov_b32 s4, exec_lo
v_cmpx_ne_u32_e32 0, v0
s_xor_b32 s4, exec_lo, s4
s_cbranch_execz .LBB0_2
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | //compile with:
#include <hip/hip_runtime.h>
#include <stdio.h>
#define Blocksize 10
__global__ void compute( char*, char*);
__device__ __host__ void algorithm(char*, char*);
__host__
int main (void)
{
char* targets;
char* targets2;
char* result;
char* result2;
int size = Blocksize * sizeof(char);
//speicherreservieren... | .text
.file "main_char.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r15
.cfi_def_cfa_offset 16
pushq %r14
.cfi_def_cfa_offset 24
pushq %rbx
.cfi_def_cfa_offset 32
subq $96, %rsp
.... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z7computePcS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */
/* 0x000e2200000021... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7computePcS_
.globl _Z7computePcS_
.p2align 8
.type _Z7computePcS_,@function
_Z7computePcS_:
s_load_b64 s[2:3], s[0:1], 0x8
s_mov_b32 s4, exec_lo
v_cmpx_ne_u32_e32 0, v0
s_xor_b32 s4, exec_lo, s4
s_cbranch_execz .LBB0_2
s_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00050ee5_00000000-6_main_char.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "main_char.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r15
.cfi_def_cfa_offset 16
pushq %r14
.cfi_def_cfa_offset 24
pushq %rbx
.cfi_def_cfa_offset 32
subq $96, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < lim) {
temp = max(rslt[2*idx]... | code for sm_80
Function : _Z4mmaxPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e22000000250... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < lim) {
temp = max(rslt[2*idx]... | .file "tmpxft_0013e095_00000000-6_max.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < lim) {
temp = max(rslt[2*idx]... | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4mmaxPiS_
.globl _Z4mmaxPiS_
.p2align 8
.type _Z4mmaxPiS_,@function
_Z4mmaxPiS_:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b64 s[2:3], s[0:1], 0x0
v_mov_b32_e32 v4, 0
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xff... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define N 8
__global__ void mmax(int* in, int* out)
{
// ask Mark, I have no idea - Ian
int idx = threadIdx.x + blockDim.x*blockIdx.x;
__shared__ int rslt[N];
rslt[idx] = in[idx];
int lim = N/2;
int temp = 0;
while (lim > 0) {
__syncthreads();
if(idx < ... | .text
.file "max.hip"
.globl _Z19__device_stub__mmaxPiS_ # -- Begin function _Z19__device_stub__mmaxPiS_
.p2align 4, 0x90
.type _Z19__device_stub__mmaxPiS_,@function
_Z19__device_stub__mmaxPiS_: # @_Z19__device_stub__mmaxPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
movq %rdi, 56(%rs... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z4mmaxPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e22000000250... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4mmaxPiS_
.globl _Z4mmaxPiS_
.p2align 8
.type _Z4mmaxPiS_,@function
_Z4mmaxPiS_:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b64 s[2:3], s[0:1], 0x0
v_mov_b32_e32 v4, 0
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xff... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013e095_00000000-6_max.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi... | .text
.file "max.hip"
.globl _Z19__device_stub__mmaxPiS_ # -- Begin function _Z19__device_stub__mmaxPiS_
.p2align 4, 0x90
.type _Z19__device_stub__mmaxPiS_,@function
_Z19__device_stub__mmaxPiS_: # @_Z19__device_stub__mmaxPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
movq %rdi, 56(%rs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
GPU Kernels for the mesh to particles functions including meshing part
@author: Adrian Oeftiger
*/
extern "C" {
// RectMesh2D variants
__global__ void m2p_rectmesh2d_scalar(
// INPUTS:
// length of x, y arrays
const int nparticles,
// particle positions
double* x, double* y,
// mesh origin
const double x0, const dou... | .file "tmpxft_0000b5c7_00000000-6_m2p_kernels_inclmeshing.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
GPU Kernels for the mesh to particles functions including meshing part
@author: Adrian Oeftiger
*/
extern "C" {
// RectMesh2D variants
__global__ void m2p_rectmesh2d_scalar(
// INPUTS:
// length of x, y arrays
const int nparticles,
// particle positions
double* x, double* y,
// mesh origin
const double x0, const dou... | #include <hip/hip_runtime.h>
/*
GPU Kernels for the mesh to particles functions including meshing part
@author: Adrian Oeftiger
*/
extern "C" {
// RectMesh2D variants
__global__ void m2p_rectmesh2d_scalar(
// INPUTS:
// length of x, y arrays
const int nparticles,
// particle positions
double* x, double* y,
// mesh orig... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*
GPU Kernels for the mesh to particles functions including meshing part
@author: Adrian Oeftiger
*/
extern "C" {
// RectMesh2D variants
__global__ void m2p_rectmesh2d_scalar(
// INPUTS:
// length of x, y arrays
const int nparticles,
// particle positions
double* x, double* y,
// mesh orig... | .text
.file "m2p_kernels_inclmeshing.hip"
.globl __device_stub__m2p_rectmesh2d_scalar # -- Begin function __device_stub__m2p_rectmesh2d_scalar
.p2align 4, 0x90
.type __device_stub__m2p_rectmesh2d_scalar,@function
__device_stub__m2p_rectmesh2d_scalar: # @__device_stub__m2p_rectmesh2d_scalar
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0000b5c7_00000000-6_m2p_kernels_inclmeshing.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... | .text
.file "m2p_kernels_inclmeshing.hip"
.globl __device_stub__m2p_rectmesh2d_scalar # -- Begin function __device_stub__m2p_rectmesh2d_scalar
.p2align 4, 0x90
.type __device_stub__m2p_rectmesh2d_scalar,@function
__device_stub__m2p_rectmesh2d_scalar: # @__device_stub__m2p_rectmesh2d_scalar
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /**
*
* bash版ビットマップのC言語版のGPU/CUDA移植版
*
詳しい説明はこちらをどうぞ
https://suzukiiichiro.github.io/search/?keyword=Ｎクイーン問題
*
アーキテクチャの指定（なくても問題なし、あれば高速）
-arch=sm_13 or -arch=sm_61
CPUの再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -r
CPUの非再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -c
GPUのシングルスレッド
$ nvcc -O3 ... | code for sm_80
Function : _Z13dim_nodeLayeriPlS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /**
*
* bash版ビットマップのC言語版のGPU/CUDA移植版
*
詳しい説明はこちらをどうぞ
https://suzukiiichiro.github.io/search/?keyword=Ｎクイーン問題
*
アーキテクチャの指定（なくても問題なし、あれば高速）
-arch=sm_13 or -arch=sm_61
CPUの再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -r
CPUの非再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -c
GPUのシングルスレッド
$ nvcc -O3 ... | .file "tmpxft_0019bda7_00000000-6_01CUDA_Bitmap.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
*
* bash版ビットマップのC言語版のGPU/CUDA移植版
*
詳しい説明はこちらをどうぞ
https://suzukiiichiro.github.io/search/?keyword=Ｎクイーン問題
*
アーキテクチャの指定（なくても問題なし、あれば高速）
-arch=sm_13 or -arch=sm_61
CPUの再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -r
CPUの非再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -c
GPUのシングルスレッド
$ nvcc -O3 ... | /**
*
* bash版ビットマップのC言語版のGPU/CUDA移植版
*
詳しい説明はこちらをどうぞ
https://suzukiiichiro.github.io/search/?keyword=Ｎクイーン問題
*
アーキテクチャの指定（なくても問題なし、あれば高速）
-arch=sm_13 or -arch=sm_61
CPUの再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -r
CPUの非再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -c
GPUのシングルスレッド
$ nvcc -O3 ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /**
*
* bash版ビットマップのC言語版のGPU/CUDA移植版
*
詳しい説明はこちらをどうぞ
https://suzukiiichiro.github.io/search/?keyword=Ｎクイーン問題
*
アーキテクチャの指定（なくても問題なし、あれば高速）
-arch=sm_13 or -arch=sm_61
CPUの再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -r
CPUの非再帰での実行
$ nvcc -O3 -arch=sm_61 01CUDA_Bitmap.cu && ./a.out -c
GPUのシングルスレッド
$ nvcc -O3 ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.p2align 2
.type _Z22bitmap_solve_nodeLayerilll,@function
_Z22bitmap_solve_nodeLayerilll:
s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
s_mov_b32 s0, s33
s_mov_b32 s33, s32
s_or_saveexec_b32 s1, -1
scratch_store_b32 off, v61, s33 offset... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13dim_nodeLayeriPlS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.p2align 2
.type _Z22bitmap_solve_nodeLayerilll,@function
_Z22bitmap_solve_nodeLayerilll:
s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
s_mov_b32 s0, s33
s_mov_b32 s33, s32
s_or_saveexec_b32 s1, -1
scratch_store_b32 off, v61, s33 offset... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
#define MAXR(sz) (((sz)+MAXSEQ-1)/MAXSEQ+1)
#define MAXT MAXR(MAXN)
int MAXN;
int MAXSEQ;
int THRN;
//===Definicion de estructuras y funciones utiles===
typedef struct secuence{
int start,end,pivot;
}secuence;
typedef struct block{
secuence seq,parent;
int blockcount,id,bid;
}block;
__global__ voi... | .file "tmpxft_00096101_00000000-6_gqsort1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
#define MAXR(sz) (((sz)+MAXSEQ-1)/MAXSEQ+1)
#define MAXT MAXR(MAXN)
int MAXN;
int MAXSEQ;
int THRN;
//===Definicion de estructuras y funciones utiles===
typedef struct secuence{
int start,end,pivot;
}secuence;
typedef struct block{
secuence seq,parent;
int blockcount,id,bid;
}block;
__global__ voi... | #include <hip/hip_runtime.h>
#include "includes.h"
#define MAXR(sz) (((sz)+MAXSEQ-1)/MAXSEQ+1)
#define MAXT MAXR(MAXN)
int MAXN;
int MAXSEQ;
int THRN;
//===Definicion de estructuras y funciones utiles===
typedef struct secuence{
int start,end,pivot;
}secuence;
typedef struct block{
secuence seq,parent;
int blockcount,i... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
#define MAXR(sz) (((sz)+MAXSEQ-1)/MAXSEQ+1)
#define MAXT MAXR(MAXN)
int MAXN;
int MAXSEQ;
int THRN;
//===Definicion de estructuras y funciones utiles===
typedef struct secuence{
int start,end,pivot;
}secuence;
typedef struct block{
secuence seq,parent;
int blockcount,i... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7gqsort1P5blockPiS1_S1_
.globl _Z7gqsort1P5blockPiS1_S1_
.p2align 8
.type _Z7gqsort1P5blockPiS1_S1_,@function
_Z7gqsort1P5blockPiS1_S1_:
s_clause 0x1
s_load_b64 s[8:9], s[0:1], 0x0
s_load_b128 s[4:7], s[0:1], 0x10
s_mul_i32 s10, s15, 36
s_ash... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
#define MAXR(sz) (((sz)+MAXSEQ-1)/MAXSEQ+1)
#define MAXT MAXR(MAXN)
int MAXN;
int MAXSEQ;
int THRN;
//===Definicion de estructuras y funciones utiles===
typedef struct secuence{
int start,end,pivot;
}secuence;
typedef struct block{
secuence seq,parent;
int blockcount,i... | .text
.file "gqsort1.hip"
.globl _Z22__device_stub__gqsort1P5blockPiS1_S1_ # -- Begin function _Z22__device_stub__gqsort1P5blockPiS1_S1_
.p2align 4, 0x90
.type _Z22__device_stub__gqsort1P5blockPiS1_S1_,@function
_Z22__device_stub__gqsort1P5blockPiS1_S1_: # @_Z22__device_stub__gqsort1P5blockPiS1_S1_
.cfi_startproc
# %bb... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00096101_00000000-6_gqsort1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "gqsort1.hip"
.globl _Z22__device_stub__gqsort1P5blockPiS1_S1_ # -- Begin function _Z22__device_stub__gqsort1P5blockPiS1_S1_
.p2align 4, 0x90
.type _Z22__device_stub__gqsort1P5blockPiS1_S1_,@function
_Z22__device_stub__gqsort1P5blockPiS1_S1_: # @_Z22__device_stub__gqsort1P5blockPiS1_S1_
.cfi_startproc
# %bb... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileCheck -check-prefixes=CUDA,SM20 %... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileCheck -check-prefixes=CUDA,SM20 %... | .file "tmpxft_000ca708_00000000-6_cuda-arch-translation.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileCheck -check-prefixes=CUDA,SM20 %... | #include <hip/hip_runtime.h>
// Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileChec... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
// Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileChec... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
// Tests that "sm_XX" gets correctly converted to "compute_YY" when we invoke
// fatbinary.
//
// REQUIRES: clang-driver
// REQUIRES: x86-registered-target
// REQUIRES: nvptx-registered-target
// RUN: %clang -### -target x86_64-linux-gnu -c --cuda-gpu-arch=sm_20 %s 2>&1 \
// RUN: | FileChec... | .text
.file "cuda-arch-translation.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000ca708_00000000-6_cuda-arch-translation.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... | .text
.file "cuda-arch-translation.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda_runtime_api.h>
#include <time.h>
__device__ char* is_a_match(char * attempt) {
char password1[] = "OKNXRT3171";
char * newPassword = (char *) malloc(sizeof(char) * 11);
newPassword[0] = password1[0] - 2;
newPassword[1] = password1[0] + 2;
newPassword[2] = password1[0] - 1;
newPassword[... | .file "tmpxft_001b4ddd_00000000-6_passwordCrackWithCuda2Initials.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda_runtime_api.h>
#include <time.h>
__device__ char* is_a_match(char * attempt) {
char password1[] = "OKNXRT3171";
char * newPassword = (char *) malloc(sizeof(char) * 11);
newPassword[0] = password1[0] - 2;
newPassword[1] = password1[0] + 2;
newPassword[2] = password1[0] - 1;
newPassword[... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hip/hip_runtime_api.h>
#include <time.h>
__device__ char* is_a_match(char * attempt) {
char password1[] = "OKNXRT3171";
char * newPassword = (char *) malloc(sizeof(char) * 11);
newPassword[0] = password1[0] - 2;
newPassword[1] = password1[0] + 2;
newPassword[2] ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hip/hip_runtime_api.h>
#include <time.h>
__device__ char* is_a_match(char * attempt) {
char password1[] = "OKNXRT3171";
char * newPassword = (char *) malloc(sizeof(char) * 11);
newPassword[0] = password1[0] - 2;
newPassword[1] = password1[0] + 2;
newPassword[2] ... | .text
.file "passwordCrackWithCuda2Initials.hip"
.globl _Z21__device_stub__kernelv # -- Begin function _Z21__device_stub__kernelv
.p2align 4, 0x90
.type _Z21__device_stub__kernelv,@function
_Z21__device_stub__kernelv: # @_Z21__device_stub__kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001b4ddd_00000000-6_passwordCrackWithCuda2Initials.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBi... | .text
.file "passwordCrackWithCuda2Initials.hip"
.globl _Z21__device_stub__kernelv # -- Begin function _Z21__device_stub__kernelv
.p2align 4, 0x90
.type _Z21__device_stub__kernelv,@function
_Z21__device_stub__kernelv: # @_Z21__device_stub__kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "matmul.hh"
#include "../runtime/node.hh"
namespace gpu
{
namespace
{
__global__
void matmul(const dbl_t* a, const dbl_t* b, dbl_t* out,
std::size_t arows, std::size_t acols, std::size_t bcols)
{
std::size_t row = blockIdx.x * blockDim.x + threadIdx.x;
std::size_t col = blockIdx.y * blockDim.y + threadIdx.y;
i... | .file "tmpxft_00146453_00000000-6_matmul.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2903:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "matmul.hh"
#include "../runtime/node.hh"
namespace gpu
{
namespace
{
__global__
void matmul(const dbl_t* a, const dbl_t* b, dbl_t* out,
std::size_t arows, std::size_t acols, std::size_t bcols)
{
std::size_t row = blockIdx.x * blockDim.x + threadIdx.x;
std::size_t col = blockIdx.y * blockDim.y + threadIdx.y;
i... | #include <hip/hip_runtime.h>
#include "matmul.hh"
#include "../runtime/node.hh"
namespace gpu
{
namespace
{
__global__
void matmul(const dbl_t* a, const dbl_t* b, dbl_t* out,
std::size_t arows, std::size_t acols, std::size_t bcols)
{
std::size_t row = blockIdx.x * blockDim.x + threadIdx.x;
std::size_t col = blockIdx.y ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "matmul.hh"
#include "../runtime/node.hh"
namespace gpu
{
namespace
{
__global__
void matmul(const dbl_t* a, const dbl_t* b, dbl_t* out,
std::size_t arows, std::size_t acols, std::size_t bcols)
{
std::size_t row = blockIdx.x * blockDim.x + threadIdx.x;
std::size_t col = blockIdx.y ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._ZN3gpu12_GLOBAL__N_16matmulEPKfS2_Pfmmm,"axG",@progbits,_ZN3gpu12_GLOBAL__N_16matmulEPKfS2_Pfmmm,comdat
.globl _ZN3gpu12_GLOBAL__N_16matmulEPKfS2_Pfmmm
.p2align 8
.type _ZN3gpu12_GLOBAL__N_16matmulEPKfS2_Pfmmm,@function
_ZN3gpu12_GLOBAL__N_16matmulEPKfS... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "matmul.hh"
#include "../runtime/node.hh"
namespace gpu
{
namespace
{
__global__
void matmul(const dbl_t* a, const dbl_t* b, dbl_t* out,
std::size_t arows, std::size_t acols, std::size_t bcols)
{
std::size_t row = blockIdx.x * blockDim.x + threadIdx.x;
std::size_t col = blockIdx.y ... | .text
.file "matmul.hip"
.globl _ZN3gpu18kernel_mat_mat_mulEPN2rt4NodeE # -- Begin function _ZN3gpu18kernel_mat_mat_mulEPN2rt4NodeE
.p2align 4, 0x90
.type _ZN3gpu18kernel_mat_mat_mulEPN2rt4NodeE,@function
_ZN3gpu18kernel_mat_mat_mulEPN2rt4NodeE: # @_ZN3gpu18kernel_mat_mat_mulEPN2rt4NodeE
.cfi_startproc
# %bb.0:
pushq %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda_runtime.h>
#include "device_launch_parameters.h"
#include <curand_kernel.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <math.h>
#include <malloc.h>
#define BOOL int
#define TRUE 1
#define FALSE 0
#define populationSize 128
#define chromosomeSize 10
#define maxG... | #include <hip/hip_runtime.h>
#include <hiprand/hiprand_kernel.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <math.h>
#include <malloc.h>
#define BOOL int
#define TRUE 1
#define FALSE 0
#define populationSize 128
#define chromosomeSize 10
#define maxGeneration 500
#define cros... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "cuda_runtime.h"
#include "device_functions.h"
#include "device_launch_parameters.h"
#inclu... | code for sm_80
Function : _Z10dotProductPiS_iS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "cuda_runtime.h"
#include "device_functions.h"
#include "device_launch_parameters.h"
#inclu... | .file "tmpxft_001a3c43_00000000-6_dz6z3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "cuda_runtime.h"
#include "device_functions.h"
#include "device_launch_parameters.h"
#inclu... | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "hip/hip_runtime.h"
#include "hip/device_functions.h"
#include <stdio.h>
#include <stdlib.h... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "hip/hip_runtime.h"
#include "hip/device_functions.h"
#include <stdio.h>
#include <stdlib.h... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10dotProductPiS_iS_
.globl _Z10dotProductPiS_iS_
.p2align 8
.type _Z10dotProductPiS_iS_,@function
_Z10dotProductPiS_iS_:
s_load_b32 s3, s[0:1], 0x10
s_mov_b32 s4, exec_lo
s_waitcnt lgkmcnt(0)
s_ashr_i32 s2, s3, 31
s_delay_alu instid0(SA... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /******************************
* Tisma Miroslav 2006/0395
* Multiprocesorski sistemi
* domaci zadatak 6 - 3. zadatak
*******************************/
/**
* 3. Sastaviti program koji racuna skalarni proizvod dva niza
*/
#include "hip/hip_runtime.h"
#include "hip/device_functions.h"
#include <stdio.h>
#include <stdlib.h... | .text
.file "dz6z3.hip"
.globl _Z25__device_stub__dotProductPiS_iS_ # -- Begin function _Z25__device_stub__dotProductPiS_iS_
.p2align 4, 0x90
.type _Z25__device_stub__dotProductPiS_iS_,@function
_Z25__device_stub__dotProductPiS_iS_: # @_Z25__device_stub__dotProductPiS_iS_
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z10dotProductPiS_iS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10dotProductPiS_iS_
.globl _Z10dotProductPiS_iS_
.p2align 8
.type _Z10dotProductPiS_iS_,@function
_Z10dotProductPiS_iS_:
s_load_b32 s3, s[0:1], 0x10
s_mov_b32 s4, exec_lo
s_waitcnt lgkmcnt(0)
s_ashr_i32 s2, s3, 31
s_delay_alu instid0(SA... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001a3c43_00000000-6_dz6z3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "dz6z3.hip"
.globl _Z25__device_stub__dotProductPiS_iS_ # -- Begin function _Z25__device_stub__dotProductPiS_iS_
.p2align 4, 0x90
.type _Z25__device_stub__dotProductPiS_iS_,@function
_Z25__device_stub__dotProductPiS_iS_: # @_Z25__device_stub__dotProductPiS_iS_
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <stdbool.h>
#include <time.h>
#include <iostream>
#include <cstring>
using namespace std;
#define NO_OF_CHARS 256
// A utility function to get maximum of two integers
// The preprocessing function for Boyer Moore's
// bad characte... | code for sm_80
Function : _Z11boyer_moorePciS_iPiS0_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R23, SR_CTAID.X ; /* 0x0000000000177919 */
/* ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <stdbool.h>
#include <time.h>
#include <iostream>
#include <cstring>
using namespace std;
#define NO_OF_CHARS 256
// A utility function to get maximum of two integers
// The preprocessing function for Boyer Moore's
// bad characte... | .file "tmpxft_0006bc87_00000000-6_boyer-moore-global-memory.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <stdbool.h>
#include <time.h>
#include <iostream>
#include <cstring>
using namespace std;
#define NO_OF_CHARS 256
// A utility function to get maximum of two integers
// The preprocessing function for Boyer Moore's
// bad characte... | #include <hip/hip_runtime.h>
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <stdbool.h>
#include <time.h>
#include <iostream>
#include <cstring>
using namespace std;
#define NO_OF_CHARS 256
// A utility function to get maximum of two integers
// The preprocessing function for ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <stdbool.h>
#include <time.h>
#include <iostream>
#include <cstring>
using namespace std;
#define NO_OF_CHARS 256
// A utility function to get maximum of two integers
// The preprocessing function for ... | .text
.file "boyer-moore-global-memory.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z16badCharHeuristicPciPi # -- Begin function _Z16badCharHeuristicPciPi
.p2... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0006bc87_00000000-6_boyer-moore-global-memory.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), ... | .text
.file "boyer-moore-global-memory.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z16badCharHeuristicPciPi # -- Begin function _Z16badCharHeuristicPciPi
.p2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (1.0 / 4.0))) + (cI * cI);
if ... | code for sm_80
Function : exec
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ HFMA2.MMA ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (1.0 / 4.0))) + (cI * cI);
if ... | .file "tmpxft_0011dcac_00000000-6_Buddha3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (1.0 / 4.0))) + (cI * cI);
if ... | #include <hip/hip_runtime.h>
extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected exec
.globl exec
.p2align 8
.type exec,@function
exec:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b128 s[4:7], s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void exec(int iterations, int size,
float* inputR, float* inputI, // Real/Imaginary input
int* output // Output image in one dimension
) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float cR = inputR[i];
float cI = inputI[i];
float q = ((cR - (1.0 / 4.0)) * (cR - (... | .text
.file "Buddha3.hip"
.globl __device_stub__exec # -- Begin function __device_stub__exec
.p2align 4, 0x90
.type __device_stub__exec,@function
__device_stub__exec: # @__device_stub__exec
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movl %edi, 4(%rsp)
movl %esi, (%rsp... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : exec
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ HFMA2.MMA ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected exec
.globl exec
.p2align 8
.type exec,@function
exec:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b128 s[4:7], s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0011dcac_00000000-6_Buddha3.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "Buddha3.hip"
.globl __device_stub__exec # -- Begin function __device_stub__exec
.p2align 4, 0x90
.type __device_stub__exec,@function
__device_stub__exec: # @__device_stub__exec
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movl %edi, 4(%rsp)
movl %esi, (%rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda.h"
#include "cuda_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
cudaError_t err = (expr); \
if (err != cudaSuccess) \
{ \
printf("Cuda error: %s\n", cudaGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(cudaGetDeviceCount(&deviceCount));
printf("T... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda.h"
#include "cuda_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
cudaError_t err = (expr); \
if (err != cudaSuccess) \
{ \
printf("Cuda error: %s\n", cudaGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(cudaGetDeviceCount(&deviceCount));
printf("T... | .file "tmpxft_0015b4fb_00000000-6_device_properties.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda.h"
#include "cuda_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
cudaError_t err = (expr); \
if (err != cudaSuccess) \
{ \
printf("Cuda error: %s\n", cudaGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(cudaGetDeviceCount(&deviceCount));
printf("T... | #include "hip/hip_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
hipError_t err = (expr); \
if (err != hipSuccess) \
{ \
printf("Cuda error: %s\n", hipGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(hipGetDeviceCount(&deviceCount));
printf("There are %d devices... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
hipError_t err = (expr); \
if (err != hipSuccess) \
{ \
printf("Cuda error: %s\n", hipGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(hipGetDeviceCount(&deviceCount));
printf("There are %d devices... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <cstdio>
#define CUDA_SAFE_CALL(expr) \
{ \
hipError_t err = (expr); \
if (err != hipSuccess) \
{ \
printf("Cuda error: %s\n", hipGetErrorString(err)); \
exit(1); \
} \
}
int main(void)
{
int deviceCount;
CUDA_SAFE_CALL(hipGetDeviceCount(&deviceCount));
printf("There are %d devices... | .text
.file "device_properties.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %r15
.cfi_def_cfa_offset 24
pushq %r14
.cfi_def_cfa_offset 32
pushq %r... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0015b4fb_00000000-6_device_properties.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... | .text
.file "device_properties.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %r15
.cfi_def_cfa_offset 24
pushq %r14
.cfi_def_cfa_offset 32
pushq %r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | __global__ void anisotropy_kernel(float1* imInD, int M,int N, float k, float lambda, short type) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
int index = j+i*M;
int len = N*M;
float deltaN;
float deltaS;
float deltaW;
float deltaE;
float cN;
float cS;
float cW;
floa... | .file "tmpxft_0006b0cf_00000000-6_Anisotropicfilter_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | __global__ void anisotropy_kernel(float1* imInD, int M,int N, float k, float lambda, short type) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
int index = j+i*M;
int len = N*M;
float deltaN;
float deltaS;
float deltaW;
float deltaE;
float cN;
float cS;
float cW;
floa... | #include <hip/hip_runtime.h>
__global__ void anisotropy_kernel(float1* imInD, int M,int N, float k, float lambda, short type) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
int index = j+i*M;
int len = N*M;
float deltaN;
float deltaS;
float deltaW;
float deltaE;
float ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
__global__ void anisotropy_kernel(float1* imInD, int M,int N, float k, float lambda, short type) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
int index = j+i*M;
int len = N*M;
float deltaN;
float deltaS;
float deltaW;
float deltaE;
float ... | .text
.file "Anisotropicfilter_kernel.hip"
.globl _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs # -- Begin function _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs
.p2align 4, 0x90
.type _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs,@function
_Z32__device_stu... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0006b0cf_00000000-6_Anisotropicfilter_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... | .text
.file "Anisotropicfilter_kernel.hip"
.globl _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs # -- Begin function _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs
.p2align 4, 0x90
.type _Z32__device_stub__anisotropy_kernelP15HIP_vector_typeIfLj1EEiiffs,@function
_Z32__device_stu... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + threadIdx.x;
if(offset < N)
{
... | code for sm_80
Function : _Z5cuAddPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*0020*/... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + threadIdx.x;
if(offset < N)
{
... | .file "tmpxft_00100ea9_00000000-6_VectorAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + threadIdx.x;
if(offset < N)
{
... | #include <hip/hip_runtime.h>
#include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + t... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + t... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5cuAddPiS_S_i
.globl _Z5cuAddPiS_S_i
.p2align 8
.type _Z5cuAddPiS_S_i,@function
_Z5cuAddPiS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
/**
* KERNEL cuAdd() - Takes 2 input arrays of same size N and adds them into C.
* Locations are found by computing the global index of each thread.
* @return
*/
__global__ void cuAdd(int *a,int *b,int *c, int N)
{
// global index
int offset = blockDim.x * blockIdx.x + t... | .text
.file "VectorAdd.hip"
.globl _Z20__device_stub__cuAddPiS_S_i # -- Begin function _Z20__device_stub__cuAddPiS_S_i
.p2align 4, 0x90
.type _Z20__device_stub__cuAddPiS_S_i,@function
_Z20__device_stub__cuAddPiS_S_i: # @_Z20__device_stub__cuAddPiS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 1... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z5cuAddPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*0020*/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5cuAddPiS_S_i
.globl _Z5cuAddPiS_S_i
.p2align 8
.type _Z5cuAddPiS_S_i,@function
_Z5cuAddPiS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00100ea9_00000000-6_VectorAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "VectorAdd.hip"
.globl _Z20__device_stub__cuAddPiS_S_i # -- Begin function _Z20__device_stub__cuAddPiS_S_i
.p2align 4, 0x90
.type _Z20__device_stub__cuAddPiS_S_i,@function
_Z20__device_stub__cuAddPiS_S_i: # @_Z20__device_stub__cuAddPiS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 1... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | __global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
cudaMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
cudaMemcpy(&c,resp,sizeof(int),cudaMemcpyDeviceToHost);
cudaFree(resp);
return c;
} | code for sm_80
Function : _Z3addiiPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff057624 */
/... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | __global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
cudaMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
cudaMemcpy(&c,resp,sizeof(int),cudaMemcpyDeviceToHost);
cudaFree(resp);
return c;
} | .file "tmpxft_00140316_00000000-6_exam_as.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | __global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
cudaMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
cudaMemcpy(&c,resp,sizeof(int),cudaMemcpyDeviceToHost);
cudaFree(resp);
return c;
} | #include <hip/hip_runtime.h>
__global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
hipMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
hipMemcpy(&c,resp,sizeof(int),hipMemcpyDeviceToHost);
hipFree(resp);
return c;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
__global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
hipMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
hipMemcpy(&c,resp,sizeof(int),hipMemcpyDeviceToHost);
hipFree(resp);
return c;
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addiiPi
.globl _Z3addiiPi
.p2align 8
.type _Z3addiiPi,@function
_Z3addiiPi:
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_add_i32 s0, s1, s0
s_delay_alu instid0(SALU_CYCLE_1)
v_dual_mov_b32 v0, 0 :: v_dua... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
__global__ void add(int a,int b,int *c){
*c = a+b;
}
int main(){
int c;
int *resp;
hipMalloc( (void**)&resp,sizeof(int));
add<<<1,1>>>(2,3,resp);
hipMemcpy(&c,resp,sizeof(int),hipMemcpyDeviceToHost);
hipFree(resp);
return c;
} | .text
.file "exam_as.hip"
.globl _Z18__device_stub__addiiPi # -- Begin function _Z18__device_stub__addiiPi
.p2align 4, 0x90
.type _Z18__device_stub__addiiPi,@function
_Z18__device_stub__addiiPi: # @_Z18__device_stub__addiiPi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
movl %edi, 4(%rs... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z3addiiPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff057624 */
/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addiiPi
.globl _Z3addiiPi
.p2align 8
.type _Z3addiiPi,@function
_Z3addiiPi:
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_add_i32 s0, s1, s0
s_delay_alu instid0(SALU_CYCLE_1)
v_dual_mov_b32 v0, 0 :: v_dua... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00140316_00000000-6_exam_as.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "exam_as.hip"
.globl _Z18__device_stub__addiiPi # -- Begin function _Z18__device_stub__addiiPi
.p2align 4, 0x90
.type _Z18__device_stub__addiiPi,@function
_Z18__device_stub__addiiPi: # @_Z18__device_stub__addiiPi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
movl %edi, 4(%rs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <chrono>
#include <iostream>
//Kernel definition
template<typename T>
__global__
void copyKernel (T* out,
T* in,
const unsigned int N)
{
const unsigned int id = threadIdx.x + blockIdx.x * blockDim.x;
for (unsigned int i= id; i < N; i = i + blockDim.x * gridDim.x)
{
const unsigned el_id = i;
((T*) out)[el_id] =... | code for sm_80
Function : _Z10copyKernelIiEvPT_S1_j
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 *... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <chrono>
#include <iostream>
//Kernel definition
template<typename T>
__global__
void copyKernel (T* out,
T* in,
const unsigned int N)
{
const unsigned int id = threadIdx.x + blockIdx.x * blockDim.x;
for (unsigned int i= id; i < N; i = i + blockDim.x * gridDim.x)
{
const unsigned el_id = i;
((T*) out)[el_id] =... | .file "tmpxft_0012744d_00000000-6_pagelockedinon.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL39__device_stub__Z10plusKernelIiEvPT_S1_jPiS_j, @function
_ZL39__device_stub__Z10plusKernelIiEvPT_S1_jPiS_j:
.LFB3800:
.cfi_startproc
subq $136, %rsp
.cfi_def_cfa_offset 144
movq %rdi, 24(%rsp)
... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.