system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = threadIdx.x;
int m = blockDim... | code for sm_80
Function : _Z10matNormInfPdS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220000002100 */
/*0020*... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = threadIdx.x;
int m = blockDim... | .file "tmpxft_0013a689_00000000-6_matNormInf.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = threadIdx.x;
int m = blockDim... | #include <hip/hip_runtime.h>
/*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
/*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10matNormInfPdS_
.globl _Z10matNormInfPdS_
.p2align 8
.type _Z10matNormInfPdS_,@function
_Z10matNormInfPdS_:
s_load_b32 s3, s[0:1], 0x1c
s_waitcnt lgkmcnt(0)
v_cmp_eq_u16_e64 s2, s3, 0
s_delay_alu instid0(VALU_DEP_1)
s_and_b32 vcc... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*
matNormInf.cu
Finds infinity-norm of a matrix
April 2013
Nicolas Sawaya
*/
//For matrix infinity-norm, sum all rows
//Remember this is in column format, so sum
//Btw with lanczos this can be made much less complicated
__global__ void matNormInf(double* mat, double* result) {
int row = ... | .text
.file "matNormInf.hip"
.globl _Z25__device_stub__matNormInfPdS_ # -- Begin function _Z25__device_stub__matNormInfPdS_
.p2align 4, 0x90
.type _Z25__device_stub__matNormInfPdS_,@function
_Z25__device_stub__matNormInfPdS_: # @_Z25__device_stub__matNormInfPdS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z10matNormInfPdS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220000002100 */
/*0020*... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10matNormInfPdS_
.globl _Z10matNormInfPdS_
.p2align 8
.type _Z10matNormInfPdS_,@function
_Z10matNormInfPdS_:
s_load_b32 s3, s[0:1], 0x1c
s_waitcnt lgkmcnt(0)
v_cmp_eq_u16_e64 s2, s3, 0
s_delay_alu instid0(VALU_DEP_1)
s_and_b32 vcc... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013a689_00000000-6_matNormInf.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "matNormInf.hip"
.globl _Z25__device_stub__matNormInfPdS_ # -- Begin function _Z25__device_stub__matNormInfPdS_
.p2align 4, 0x90
.type _Z25__device_stub__matNormInfPdS_,@function
_Z25__device_stub__matNormInfPdS_: # @_Z25__device_stub__matNormInfPdS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i % (width * 2) * 2;
int y = i... | code for sm_80
Function : _Z4poolPhS_jji
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e22000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i % (width * 2) * 2;
int y = i... | .file "tmpxft_001bc062_00000000-6_pool.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i % (width * 2) * 2;
int y = i... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4poolPhS_jji
.globl _Z4poolPhS_jji
.p2align 8
.type _Z4poolPhS_jji,@function
_Z4poolPhS_jji:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xffff
s_mul_i32 ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void pool(unsigned char* image, unsigned char* new_image, unsigned height, unsigned width, int thread_count)
{
// process image
int offset = (blockIdx.x * blockDim.x + threadIdx.x)*4;
for (int i = offset; i < (width*height); i+=(thread_count*4) )
{
int x = i... | .text
.file "pool.hip"
.globl _Z19__device_stub__poolPhS_jji # -- Begin function _Z19__device_stub__poolPhS_jji
.p2align 4, 0x90
.type _Z19__device_stub__poolPhS_jji,@function
_Z19__device_stub__poolPhS_jji: # @_Z19__device_stub__poolPhS_jji
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movq ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z4poolPhS_jji
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e22000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4poolPhS_jji
.globl _Z4poolPhS_jji
.p2align 8
.type _Z4poolPhS_jji,@function
_Z4poolPhS_jji:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4, 0xffff
s_mul_i32 ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001bc062_00000000-6_pool.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "pool.hip"
.globl _Z19__device_stub__poolPhS_jji # -- Begin function _Z19__device_stub__poolPhS_jji
.p2align 4, 0x90
.type _Z19__device_stub__poolPhS_jji,@function
_Z19__device_stub__poolPhS_jji: # @_Z19__device_stub__poolPhS_jji
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movq ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
#include <cuda.h>
#include <stdio.h>
using std::cout;
using std::endl;
__global__ void my_kernel(float mypi)
{
printf("Printf hello from the kernel!!\n");
printf("I'm in thread %i \n", threadIdx.x);
printf("Someone sent me %f \n", mypi);
}
int main(int argc, char *argv[])
{
cout << "Hello world!! I ... | code for sm_80
Function : _Z9my_kernelf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc600078e00ff */
/*0010*/ MOV R17, 0x0 ; /* 0x0000000000117802 */
/* 0x000fe20000000f00 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
#include <cuda.h>
#include <stdio.h>
using std::cout;
using std::endl;
__global__ void my_kernel(float mypi)
{
printf("Printf hello from the kernel!!\n");
printf("I'm in thread %i \n", threadIdx.x);
printf("Someone sent me %f \n", mypi);
}
int main(int argc, char *argv[])
{
cout << "Hello world!! I ... | .file "tmpxft_0011cafb_00000000-6_hello3.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
#include <cuda.h>
#include <stdio.h>
using std::cout;
using std::endl;
__global__ void my_kernel(float mypi)
{
printf("Printf hello from the kernel!!\n");
printf("I'm in thread %i \n", threadIdx.x);
printf("Someone sent me %f \n", mypi);
}
int main(int argc, char *argv[])
{
cout << "Hello world!! I ... | #include <iostream>
#include <hip/hip_runtime.h>
#include <stdio.h>
using std::cout;
using std::endl;
__global__ void my_kernel(float mypi)
{
printf("Printf hello from the kernel!!\n");
printf("I'm in thread %i \n", threadIdx.x);
printf("Someone sent me %f \n", mypi);
}
int main(int argc, char *argv[])
{
cout << "Hello... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <iostream>
#include <hip/hip_runtime.h>
#include <stdio.h>
using std::cout;
using std::endl;
__global__ void my_kernel(float mypi)
{
printf("Printf hello from the kernel!!\n");
printf("I'm in thread %i \n", threadIdx.x);
printf("Someone sent me %f \n", mypi);
}
int main(int argc, char *argv[])
{
cout << "Hello... | .text
.file "hello3.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__my_kernelf # -- Begin function _Z24__device_stub__my_kernelf
.p2align 4, 0x90
.... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0011cafb_00000000-6_hello3.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... | .text
.file "hello3.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__my_kernelf # -- Begin function _Z24__device_stub__my_kernelf
.p2align 4, 0x90
.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <math.h>
#include <stdio.h>
#include <cuda_runtime.h>
// Array access macros
#define f(i,j) A[(i) + (j)*(m)]
#define B(i,j) B[(i) + (j)*(m)]
#define Z(x,y) Z[(x) + (y)*(m)]
#define f_(x,y) f_[(x) + (y)*(m)]
__global__ void Zcalc(float const * const A, float *Z,float const * const H,int patchSize,float patchSig... | .file "tmpxft_00139923_00000000-6_nlmGlobal.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <math.h>
#include <stdio.h>
#include <cuda_runtime.h>
// Array access macros
#define f(i,j) A[(i) + (j)*(m)]
#define B(i,j) B[(i) + (j)*(m)]
#define Z(x,y) Z[(x) + (y)*(m)]
#define f_(x,y) f_[(x) + (y)*(m)]
__global__ void Zcalc(float const * const A, float *Z,float const * const H,int patchSize,float patchSig... | #include <math.h>
#include <stdio.h>
#include <hip/hip_runtime.h>
// Array access macros
#define f(i,j) A[(i) + (j)*(m)]
#define B(i,j) B[(i) + (j)*(m)]
#define Z(x,y) Z[(x) + (y)*(m)]
#define f_(x,y) f_[(x) + (y)*(m)]
__global__ void Zcalc(float const * const A, float *Z,float const * const H,int patchSize,float patch... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <math.h>
#include <stdio.h>
#include <hip/hip_runtime.h>
// Array access macros
#define f(i,j) A[(i) + (j)*(m)]
#define B(i,j) B[(i) + (j)*(m)]
#define Z(x,y) Z[(x) + (y)*(m)]
#define f_(x,y) f_[(x) + (y)*(m)]
__global__ void Zcalc(float const * const A, float *Z,float const * const H,int patchSize,float patch... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5ZcalcPKfPfS0_iffii
.globl _Z5ZcalcPKfPfS0_iffii
.p2align 8
.type _Z5ZcalcPKfPfS0_iffii,@function
_Z5ZcalcPKfPfS0_iffii:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s16, s[0:1], 0x18
s_load_b64 s[8:9], s[0:1], 0x24
v_bfe_u32 v3,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <math.h>
#include <stdio.h>
#include <hip/hip_runtime.h>
// Array access macros
#define f(i,j) A[(i) + (j)*(m)]
#define B(i,j) B[(i) + (j)*(m)]
#define Z(x,y) Z[(x) + (y)*(m)]
#define f_(x,y) f_[(x) + (y)*(m)]
__global__ void Zcalc(float const * const A, float *Z,float const * const H,int patchSize,float patch... | .text
.file "nlmGlobal.hip"
.globl _Z20__device_stub__ZcalcPKfPfS0_iffii # -- Begin function _Z20__device_stub__ZcalcPKfPfS0_iffii
.p2align 4, 0x90
.type _Z20__device_stub__ZcalcPKfPfS0_iffii,@function
_Z20__device_stub__ZcalcPKfPfS0_iffii: # @_Z20__device_stub__ZcalcPKfPfS0_iffii
.cfi_startproc
# %bb.0:
subq $168, %r... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00139923_00000000-6_nlmGlobal.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "nlmGlobal.hip"
.globl _Z20__device_stub__ZcalcPKfPfS0_iffii # -- Begin function _Z20__device_stub__ZcalcPKfPfS0_iffii
.p2align 4, 0x90
.type _Z20__device_stub__ZcalcPKfPfS0_iffii,@function
_Z20__device_stub__ZcalcPKfPfS0_iffii: # @_Z20__device_stub__ZcalcPKfPfS0_iffii
.cfi_startproc
# %bb.0:
subq $168, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
int main()
{
int deviceCount;
cudaDeviceProp devProp;
cudaGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
cudaGetDeviceProperties(&devProp, device);
printf("De... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
int main()
{
int deviceCount;
cudaDeviceProp devProp;
cudaGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
cudaGetDeviceProperties(&devProp, device);
printf("De... | .file "tmpxft_000d13af_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
int main()
{
int deviceCount;
cudaDeviceProp devProp;
cudaGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
cudaGetDeviceProperties(&devProp, device);
printf("De... | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int deviceCount;
hipDeviceProp_t devProp;
hipGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
hipGetDeviceProperties(&devProp, device);
printf("Device %d\n", device);
printf("Compute... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int deviceCount;
hipDeviceProp_t devProp;
hipGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
hipGetDeviceProperties(&devProp, device);
printf("Device %d\n", device);
printf("Compute... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int deviceCount;
hipDeviceProp_t devProp;
hipGetDeviceCount(&deviceCount);
printf("Found %d devices\n", deviceCount);
for (int device=0; device < deviceCount; device++)
{
hipGetDeviceProperties(&devProp, device);
printf("Device %d\n", device);
printf("Compute... | .text
.file "kernel.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $1480, %rsp # imm = 0x5C8
.c... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d13af_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $1480, %rsp # imm = 0x5C8
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(cudaError_t code, const char *file, int line, bool abort=true)
{
if (code != cudaSuccess)
{
fprintf(stderr,"CUDA assert: %s %s %d\n", cudaGetErrorString... | code for sm_80
Function : _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(cudaError_t code, const char *file, int line, bool abort=true)
{
if (code != cudaSuccess)
{
fprintf(stderr,"CUDA assert: %s %s %d\n", cudaGetErrorString... | .file "tmpxft_0003f15e_00000000-6_sgemm.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL44__device_stub__Z5sgemmILi16EEvPKfS1_PfiiiiffPKfS0_Pfiiiiff, @function
_ZL44__device_stub__Z5sgemmILi16EEvPKfS1_PfiiiiffPKfS0_Pfiiiiff:
.LFB4173:
.cfi_startproc
subq $200, %rsp
.cfi_def_cfa_offset 208
movq %rdi, 40(%rsp)
movq %rsi, 32(%rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(cudaError_t code, const char *file, int line, bool abort=true)
{
if (code != cudaSuccess)
{
fprintf(stderr,"CUDA assert: %s %s %d\n", cudaGetErrorString... | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(hipError_t code, const char *file, int line, bool abort=true)
{
if (code != hipSuccess)
{
fprintf(stderr,"CUDA assert: %s %... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(hipError_t code, const char *file, int line, bool abort=true)
{
if (code != hipSuccess)
{
fprintf(stderr,"CUDA assert: %s %... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._Z5sgemmILi16EEvPKfS1_Pfiiiiff,"axG",@progbits,_Z5sgemmILi16EEvPKfS1_Pfiiiiff,comdat
.protected _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.globl _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.p2align 8
.type _Z5sgemmILi16EEvPKfS1_Pfiiiiff,@function
_Z5sgemmILi16EEvPKfS1_Pfiiiiff:... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#include <random>
#include <sys/time.h>
#define cudaErrChk(ans) { cudaAssert((ans), __FILE__, __LINE__); }
inline void cudaAssert(hipError_t code, const char *file, int line, bool abort=true)
{
if (code != hipSuccess)
{
fprintf(stderr,"CUDA assert: %s %... | .text
.file "sgemm.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function _Z12host_mat_mulPKfS0_S0_6config
.LCPI0_0:
.quad 0x4000000000000000 # double 2
.LCPI0_1:
.quad 0x3e112e0be826d695 # double 1.0000000000000001E-9
.LCPI0_2:
.quad 0x3f50624... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._Z5sgemmILi16EEvPKfS1_Pfiiiiff,"axG",@progbits,_Z5sgemmILi16EEvPKfS1_Pfiiiiff,comdat
.protected _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.globl _Z5sgemmILi16EEvPKfS1_Pfiiiiff
.p2align 8
.type _Z5sgemmILi16EEvPKfS1_Pfiiiiff,@function
_Z5sgemmILi16EEvPKfS1_Pfiiiiff:... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} | code for sm_80
Function : _Z18kernelUpdateNablaWPfS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */
/* 0x000e280000002500... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} | .file "tmpxft_00041faf_00000000-6_kernelUpdateNablaW.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z18kernelUpdateNablaWPfS_i
.globl _Z18kernelUpdateNablaWPfS_i
.p2align 8
.type _Z18kernelUpdateNablaWPfS_i,@function
_Z18kernelUpdateNablaWPfS_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernelUpdateNablaW(float *nabla_w,float *delta_nabla_w,int tws) {
if ((blockIdx.x*blockDim.x+threadIdx.x)<tws) {
nabla_w[blockIdx.x*blockDim.x+threadIdx.x]+=delta_nabla_w[blockIdx.x*blockDim.x+threadIdx.x];
}
} | .text
.file "kernelUpdateNablaW.hip"
.globl _Z33__device_stub__kernelUpdateNablaWPfS_i # -- Begin function _Z33__device_stub__kernelUpdateNablaWPfS_i
.p2align 4, 0x90
.type _Z33__device_stub__kernelUpdateNablaWPfS_i,@function
_Z33__device_stub__kernelUpdateNablaWPfS_i: # @_Z33__device_stub__kernelUpdateNablaWPfS_i
.cfi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z18kernelUpdateNablaWPfS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */
/* 0x000e280000002500... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z18kernelUpdateNablaWPfS_i
.globl _Z18kernelUpdateNablaWPfS_i
.p2align 8
.type _Z18kernelUpdateNablaWPfS_i,@function
_Z18kernelUpdateNablaWPfS_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00041faf_00000000-6_kernelUpdateNablaW.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "kernelUpdateNablaW.hip"
.globl _Z33__device_stub__kernelUpdateNablaWPfS_i # -- Begin function _Z33__device_stub__kernelUpdateNablaWPfS_i
.p2align 4, 0x90
.type _Z33__device_stub__kernelUpdateNablaWPfS_i,@function
_Z33__device_stub__kernelUpdateNablaWPfS_i: # @_Z33__device_stub__kernelUpdateNablaWPfS_i
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec3 = new float[SIZE];
for (int... | code for sm_80
Function : _Z9addVectorPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */
/* 0x000e220000002100 */
/*0020*... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec3 = new float[SIZE];
for (int... | .file "tmpxft_000d3fda_00000000-6_cudaVectorAddition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec3 = new float[SIZE];
for (int... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9addVectorPfS_S_
.globl _Z9addVectorPfS_S_
.p2align 8
.type _Z9addVectorPfS_S_,@function
_Z9addVectorPfS_S_:
s_load_b128 s[4:7], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_load_b64 s[0:1], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_clause... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE (1024*1024)
__global__ void addVector(float* left, float* right, float* result)
{
int idx = threadIdx.x;
result[idx] = left[idx] + right[idx];
}
__host__ int main()
{
float* vec1 = new float[SIZE];
float* vec2 = new float[SIZE];
float* vec... | .text
.file "cudaVectorAddition.hip"
.globl _Z24__device_stub__addVectorPfS_S_ # -- Begin function _Z24__device_stub__addVectorPfS_S_
.p2align 4, 0x90
.type _Z24__device_stub__addVectorPfS_S_,@function
_Z24__device_stub__addVectorPfS_S_: # @_Z24__device_stub__addVectorPfS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9addVectorPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */
/* 0x000e220000002100 */
/*0020*... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9addVectorPfS_S_
.globl _Z9addVectorPfS_S_
.p2align 8
.type _Z9addVectorPfS_S_,@function
_Z9addVectorPfS_S_:
s_load_b128 s[4:7], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_load_b64 s[0:1], s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_clause... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d3fda_00000000-6_cudaVectorAddition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "cudaVectorAddition.hip"
.globl _Z24__device_stub__addVectorPfS_S_ # -- Begin function _Z24__device_stub__addVectorPfS_S_
.p2align 4, 0x90
.type _Z24__device_stub__addVectorPfS_S_,@function
_Z24__device_stub__addVectorPfS_S_: # @_Z24__device_stub__addVectorPfS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf("%.1e ",u[NUMBER(0,i,j)]);
}
... | code for sm_80
Function : _Z4iterPffi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */
/*0020*/ MOV... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf("%.1e ",u[NUMBER(0,i,j)]);
}
... | .file "tmpxft_00045538_00000000-6_gpgpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf("%.1e ",u[NUMBER(0,i,j)]);
}
... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf(... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf(... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4iterPffi
.globl _Z4iterPffi
.p2align 8
.type _Z4iterPffi,@function
_Z4iterPffi:
s_load_b128 s[0:3], s[0:1], 0x0
v_add_nc_u32_e32 v12, 1, v0
s_lshl_b32 s4, s15, 10
s_waitcnt lgkmcnt(0)
s_lshl_b32 s3, s3, 20
s_delay_a... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/time.h>
#define XSIZE 1024
#define YSIZE 1024
#define ITERATION 100
#define NUMBER(n,i,j) (((n)&0x1? XSIZE*YSIZE :0) + (i)*YSIZE + (j))
void debug_print( float* u ){
int i,j;
for( i=0 ; i<XSIZE ; ++i ){
for( j=0 ; j<YSIZE ; ++j ){
printf(... | .text
.file "gpgpu.hip"
.globl _Z11debug_printPf # -- Begin function _Z11debug_printPf
.p2align 4, 0x90
.type _Z11debug_printPf,@function
_Z11debug_printPf: # @_Z11debug_printPf
.cfi_startproc
# %bb.0:
pushq %r15
.cfi_def_cfa_offset 16
pushq %r14
.cfi_def_cfa_offset 24
pushq %rbx
.cfi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z4iterPffi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */
/*0020*/ MOV... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4iterPffi
.globl _Z4iterPffi
.p2align 8
.type _Z4iterPffi,@function
_Z4iterPffi:
s_load_b128 s[0:3], s[0:1], 0x0
v_add_nc_u32_e32 v12, 1, v0
s_lshl_b32 s4, s15, 10
s_waitcnt lgkmcnt(0)
s_lshl_b32 s3, s3, 20
s_delay_a... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00045538_00000000-6_gpgpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "gpgpu.hip"
.globl _Z11debug_printPf # -- Begin function _Z11debug_printPf
.p2align 4, 0x90
.type _Z11debug_printPf,@function
_Z11debug_printPf: # @_Z11debug_printPf
.cfi_startproc
# %bb.0:
pushq %r15
.cfi_def_cfa_offset 16
pushq %r14
.cfi_def_cfa_offset 24
pushq %rbx
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} | code for sm_80
Function : _Z9VectorAddPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} | .file "tmpxft_001040d0_00000000-6_VectorAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9VectorAddPfS_S_i
.globl _Z9VectorAddPfS_S_i
.p2align 8
.type _Z9VectorAddPfS_S_i,@function
_Z9VectorAddPfS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_de... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void VectorAdd(float *VecA, float *VecB, float *VecC, int size)
{
int i = blockDim.x * blockIdx.x + threadIdx.x;
if (i < size)
VecC[i] = VecA[i] + VecB[i];
} | .text
.file "VectorAdd.hip"
.globl _Z24__device_stub__VectorAddPfS_S_i # -- Begin function _Z24__device_stub__VectorAddPfS_S_i
.p2align 4, 0x90
.type _Z24__device_stub__VectorAddPfS_S_i,@function
_Z24__device_stub__VectorAddPfS_S_i: # @_Z24__device_stub__VectorAddPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9VectorAddPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9VectorAddPfS_S_i
.globl _Z9VectorAddPfS_S_i
.p2align 8
.type _Z9VectorAddPfS_S_i,@function
_Z9VectorAddPfS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_de... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001040d0_00000000-6_VectorAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "VectorAdd.hip"
.globl _Z24__device_stub__VectorAddPfS_S_i # -- Begin function _Z24__device_stub__VectorAddPfS_S_i
.p2align 4, 0x90
.type _Z24__device_stub__VectorAddPfS_S_i,@function
_Z24__device_stub__VectorAddPfS_S_i: # @_Z24__device_stub__VectorAddPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <cuda.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
cudaMalloc((void **) &a_d, size);
cudaMemcpy(a_d, a, size... | code for sm_80
Function : _Z11square_cudaPfi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e280000002500 */
/*002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
cudaMalloc((void **) &a_d, size);
cudaMemcpy(a_d, a, size... | .file "tmpxft_0016e1bf_00000000-6_square.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
cudaMalloc((void **) &a_d, size);
cudaMemcpy(a_d, a, size... | #include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
hipMalloc((void **) &a_d, size);
hipMemcpy(a_d... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
hipMalloc((void **) &a_d, size);
hipMemcpy(a_d... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11square_cudaPfi
.globl _Z11square_cudaPfi
.p2align 8
.type _Z11square_cudaPfi,@function
_Z11square_cudaPfi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b32 s3, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void square_cuda(float *a, int N) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
if (idx<N) a[idx] = a[idx] * a[idx];
}
extern "C" {
void square(float *a, int N) {
float* a_d;
size_t size = N * sizeof(float);
hipMalloc((void **) &a_d, size);
hipMemcpy(a_d... | .text
.file "square.hip"
.globl _Z26__device_stub__square_cudaPfi # -- Begin function _Z26__device_stub__square_cudaPfi
.p2align 4, 0x90
.type _Z26__device_stub__square_cudaPfi,@function
_Z26__device_stub__square_cudaPfi: # @_Z26__device_stub__square_cudaPfi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offs... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11square_cudaPfi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e280000002500 */
/*002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11square_cudaPfi
.globl _Z11square_cudaPfi
.p2align 8
.type _Z11square_cudaPfi,@function
_Z11square_cudaPfi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b32 s3, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0016e1bf_00000000-6_square.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "square.hip"
.globl _Z26__device_stub__square_cudaPfi # -- Begin function _Z26__device_stub__square_cudaPfi
.p2align 4, 0x90
.type _Z26__device_stub__square_cudaPfi,@function
_Z26__device_stub__square_cudaPfi: # @_Z26__device_stub__square_cudaPfi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *data_d = 0;
int *data_h = 0;
c... | code for sm_80
Function : _Z7setDataPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R5, RZ, RZ, 0x7 ; /* 0x00000007ff057424 */
/* 0x000f... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *data_d = 0;
int *data_h = 0;
c... | .file "tmpxft_001bd90b_00000000-6_errorcheck_wcheck.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *data_d = 0;
int *data_h = 0;
c... | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *d... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *d... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7setDataPi
.globl _Z7setDataPi
.p2align 8
.type _Z7setDataPi,@function
_Z7setDataPi:
s_load_b64 s[0:1], s[0:1], 0x0
v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, 7
s_waitcnt lgkmcnt(0)
global_store_b32 v0, v1, s[0:1]
s_no... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | //errorcheck_wcheck.cu: The program is designed to produce output
//'data = 7'. However, errors have been intentionally placed into
//the program as an exercise in error checking.
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
__global__ void setData(int *ptr)
{
*ptr = 7;
}
int main(void)
{
int *d... | .text
.file "errorcheck_wcheck.hip"
.globl _Z22__device_stub__setDataPi # -- Begin function _Z22__device_stub__setDataPi
.p2align 4, 0x90
.type _Z22__device_stub__setDataPi,@function
_Z22__device_stub__setDataPi: # @_Z22__device_stub__setDataPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z7setDataPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R5, RZ, RZ, 0x7 ; /* 0x00000007ff057424 */
/* 0x000f... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7setDataPi
.globl _Z7setDataPi
.p2align 8
.type _Z7setDataPi,@function
_Z7setDataPi:
s_load_b64 s[0:1], s[0:1], 0x0
v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, 7
s_waitcnt lgkmcnt(0)
global_store_b32 v0, v1, s[0:1]
s_no... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001bd90b_00000000-6_errorcheck_wcheck.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... | .text
.file "errorcheck_wcheck.hip"
.globl _Z22__device_stub__setDataPi # -- Begin function _Z22__device_stub__setDataPi
.p2align 4, 0x90
.type _Z22__device_stub__setDataPi,@function
_Z22__device_stub__setDataPi: # @_Z22__device_stub__setDataPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} | .file "tmpxft_0007265c_00000000-6_kernal_add.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} | #include <hip/hip_runtime.h>
//
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
//
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
//
// kernal_add.cu
// XCodeCudaTest
//
// Created by on 2011/11/9.
// Copyright (c) 2011年 takmatsumoto All rights reserved.
//
//__global__ void VecAdd(float* A, float* float* B, float* C)
//{
// int idx = threadIdx.x;
//} | .text
.file "kernal_add.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-proje... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0007265c_00000000-6_kernal_add.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "kernal_add.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-proje... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an add kernel\n");
} // end callin... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an add kernel\n");
} // end callin... | .file "tmpxft_0013fb77_00000000-6_c_code.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an add kernel\n");
} // end callin... | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an ad... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an ad... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<iostream>
extern "C" {
__global__ void GPU_add(
int n,
int* d_a,
int* d_b
);
void calling_routine_c (
int n,
int* d_a,
int* d_b
)
{
//printf("cuda c stream = %lld\n",streamid);
// Call the cuda kernel:
GPU_add<<<1,1024>>>(
n,
d_a,
d_b
);
printf("Completed an ad... | .text
.file "c_code.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl calling_routine_c # -- Begin function calling_routine_c
.p2align 4, 0x90
.type calling... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013fb77_00000000-6_c_code.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... | .text
.file "c_code.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl calling_routine_c # -- Begin function calling_routine_c
.p2align 4, 0x90
.type calling... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <cuda.h>
#include <curand.h>
#include <cuda_runtime.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(thet... | code for sm_80
Function : _Z14norm_transformPfS_S_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R11, SR_CTAID.X ; /* 0x00000000000b7919 */
/* ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <cuda.h>
#include <curand.h>
#include <cuda_runtime.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(thet... | .file "tmpxft_001459b8_00000000-6_monte_carlo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <cuda.h>
#include <curand.h>
#include <cuda_runtime.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(thet... | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(theta);
*n... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(theta);
*n... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14norm_transformPfS_S_S_i
.globl _Z14norm_transformPfS_S_S_i
.p2align 8
.type _Z14norm_transformPfS_S_S_i,@function
_Z14norm_transformPfS_S_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b32 s3, s[0:1], 0x20
s_waitcnt lgkmcnt(0)
s_and_b32... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#define PI 3.14159265358979323846
#define N 100000
#define BLOCK_SIZE 1024
__device__ void BoxMuller(float u1, float u2, float *n1, float *n2)
{
float r = sqrtf(-2*logf(u1));
float theta = 2*PI*(u2);
*n1 = r*sinf(theta);
*n... | .text
.file "monte_carlo.hip"
.globl _Z29__device_stub__norm_transformPfS_S_S_i # -- Begin function _Z29__device_stub__norm_transformPfS_S_S_i
.p2align 4, 0x90
.type _Z29__device_stub__norm_transformPfS_S_S_i,@function
_Z29__device_stub__norm_transformPfS_S_S_i: # @_Z29__device_stub__norm_transformPfS_S_S_i
.cfi_startp... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001459b8_00000000-6_monte_carlo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "monte_carlo.hip"
.globl _Z29__device_stub__norm_transformPfS_S_S_i # -- Begin function _Z29__device_stub__norm_transformPfS_S_S_i
.p2align 4, 0x90
.type _Z29__device_stub__norm_transformPfS_S_S_i,@function
_Z29__device_stub__norm_transformPfS_S_S_i: # @_Z29__device_stub__norm_transformPfS_S_S_i
.cfi_startp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
* Solves the Panfilov model using an explicit numerical scheme.
* Based on code orginally provided by Xing Cai, Simula Research Laboratory
* and reimplementation by Scott B. Baden, UCSD
*
* Modified and restructured by Didem Unat, Koc University
*
* Refer to "Detailed Numerical Analyses of the Aliev-Panfilov Mode... | /*
* Solves the Panfilov model using an explicit numerical scheme.
* Based on code orginally provided by Xing Cai, Simula Research Laboratory
* and reimplementation by Scott B. Baden, UCSD
*
* Modified and restructured by Didem Unat, Koc University
*
* Refer to "Detailed Numerical Analyses of the Aliev-Panfilov Mode... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.