content stringlengths 1 1.04M ⌀ |
|---|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
lz3B4KHX5z7HJK6kHiZGMmcEnUqLtTRT/n7HdY7szClNEEBtVq2UQW/wdwwMN27AnOLZPVfuS67c
Y2O4fk1xOw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
OUoXLY9rVEqAKiJgtR19Q8FIQUm9wPmLFXF2sem6w9gJVRflCYIHWjOAqv6eppRvqeqcjaja3KKN
iRxsDXzkmdVb18CNyYXYPgZU4MySqAPoAE8BZ3alC446EKqG5bo3Faah4iFiaQ2fsSYQDhznQFWV
FIedseAJGSJjdgeT43M=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
bHuGx6phwwi065A2gw0E1Tqc2OLDUoohEHY7mOoJcUQwvr9OEJ4yz01Uls3wx2UOc24N+ANXe8aM
YdyfwspjYSBviz8nI/XUT5fPMjNbtL8HFChLorcX+K00Sc+A9m1I9+5W+Wd6GLSKBCVYKnWRn9Os
rc68y/GTowadTW08aEEccqOavDD8XG+R6gQqGpi5C8xq75oqBRmE5yNpxpBXxQRz9mmAsJcZ773H
BpObF8UUngkYlRzDjfxz3vzf6lVAPrLm55l1zEsel1LRtdqlRT8kBTrz1kke43v4c6xNv0u+i1Y0
dvxmNCEmLNrwBuVbcA8l6Jjp0k0WZScEgrEOCA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
4sCk5d4E+rPjLUhUiUrzCNkXo2ztvWgfU4Ic3n3YDGHZzWC7cjzTKSJroiCXwtIaQEIL5FpdrGOo
eHf9JlqikZvG/pLSpSZr6BTZioOpsjgI4CJq9n0wGhpyClKm24hGzYEPH8AkBs4wVmgt4sOHvyYc
mYqTUQDFFlehrx6Wh0E=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
cjjanW9F+fseEMt2SDd6R3KYZVrfLHKeq8ULFHbP0E7BiwY4Vkec6zVJkc5FOAAhZdR5Ywc2FOnS
jk9bJ37QuAeSdAcrSzysHiIJYxA3kbMVuIa63kiSn3dKlLmPc1gZ2/UtM3HTBff0RPQzxl944kH8
SUid8bQM/bx+7wxLnTLuo6uTok/+c8ipzvZZ5iJ9DgzZyHiiuOtKu8JWNRVw1P5d1QqQT3EZ7Q8j
fnqcUNAmoR2w1hlmAhXTJgZbpiKUcMF+Y9/twpUzFl3rdEE6PKGzb5YQ/Re4uf+MJU96/KSTzmBR
Xfe8WjI4zLk+NlEm8eNku5cgYGTA1pkwApl+6w==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30640)
`protect data_block
PKlpisMKFINH4hoELw81Ae+vpIr0xr/BIQZISQh02QmAYRngfWchi+A+2gXJ0ErM+PWm3fbvLHaf
UADT/opvnHMCrmwuOuQX48J/a1y0sztGKIX1Vel5FO6hRMqs8pcwPmwRijMiKvmK732L3/573+MW
lBER2tF/3HIkoP/MaLPA1T2cgrypOOEY+9MoBGOqRpRRGW86D02rQwbmJWhFSRrwlZDw2Gk7EZ/o
+yaJZn0VBgXaKgjAnpYhmJMXhAJDKHo56QN4YzXQQb72j9kibgWDDDGxKgZ5AASH4guaP6rkXsze
bkkeIYt2pTh+ZJ9PFfl2GbaJRH4xZCl7hMG1MFNKSgUvDFKGXMZk0o5lug5sYSa1W8d9fSiqs+Ki
NgPnbvQzOUjXWBhicrVI6CsX9S9lzHPq3M32RQoPQRa8PnGdxmr/QoZQMMEijhFRNeCl3HR/2Res
Upm2hNwowcxPnJsa7WtETA0oZXJ2Yfkm6TSIiYyAZ4TgRFNff0r3fPp2fKx3GTl7iczT8SbvTF1q
fdMlFfvN1RJMgLBA1eLlsxkgBZyuV3m1B/JEJqAPZicrRyEgyX/oBref0koEZu4S4RIniYzehiOp
FHujn+tVAvM7Cns6LJaFor7BcdARrGJnhYEbsP8kSuqo8pk3DiN9vdf01ajeUSMizjXLRHXu5HC9
wvAF3SiIWXpRPREBhEQmCEEQc4D2N2tzzDZdR+LHdbUYOyam+GX0kREemtDoJlHnsCGAFMf+By9n
JQy/6BiafcSIcefxBFdpk3s6Dq01H8Gl/41hNletHHuNN6apEmDcG2FhtvQVtQq6GhZ/FTyL5ALx
UuAQqFu7SmwYQMvAfgn/XypG7H3RfTlUnxOnUCDdGOzVzGL+6asl9sUIysDJdPy9JVvZfXE6l4Ze
ZeqmJrFgh8nd5Z/MR3mspLnkMuYY2uHY1lEpmByu9t0SySRzSWHYik4oefw7zn44Rs45ryDoE8qt
87U+Ajn3TzH5YzmbV+PCkdhS+PrGTqLZ7HnBhvs0UADaQlqnImyDElV0h5+aHCWNVb0ru06CfRFJ
EGWkf3wZvoLk/RX+VUEIETe0wvBiVTzx/kWvOsSyhDerIO2dOIuxHuQwN4d2V83qKHD2k3HoTC7e
lbGRU8Qd68jCA3LvgBLKDo399av7x3LKGfXb8Mjd5Wc1RLFrnfF71c9eO7LZtvZZD+63oBFUJKQC
ciOcSiijAQFGhi0fZgNIiDhtuhmgreEOQfWMIUkJIz3jKNVAG5RNMCW7EzkIUumI2K+J+DKUrcq5
lYmsf41lZOts/A4/NVC732KITTbeA/ZtI8zfOW6z5YkMSYj9vgnhpTM8OqE4fC5yPQ7rzAE1kphs
bXebqv3olwbMys/UsWnFF9Wk6byOxJRKGGwGo9wao7oN12DlfBZI8JI71aoYExCqDKkaRP46ls98
fUTLiZDMgBrNWZy16TlZ1AE8W+y9adS+c3k6W21Q843A19ZtE++YFl7IAtoraAQwMwoa3wAyNnRv
7NULtrcPHaQj3qI/SVBgFNXnMznXjldUj5vGlibiUhhWpii0Z+u13+C9o/yLqLp4ubHDCkudwriH
SXDNzipLiwNbMi+9B2ek4aeaZ32PDGyaLGzfvNuv9XrLCf0LAkXOR417LTCBK0a97LYn8baMzyR7
L7VAJkeiz4lPPQCAma4mYR+JrDjXHAtRJH8ncjbidTFJtwIaWe9PsXrElHiXKm9amkibVAQAYqma
J+dJXcGGjVGKClHzNdtTql8ptBmOmmh3UzTfwgSPrDkzWOBu1B4/3qJCFBnh4RyxYdcmlMvL1rxp
GozGCE/r9axZi7icgIeGKz/YoUBLhlkk3/vuch6a+72ZelStRb/9dBDhFvoxq0Rd/YhGYiYWmqBf
dac6s3qELF6/Jd94pfZqWx6ziZE4ESu+uMMQKMAxIB3YejMQH37tuQmovCcJ51NeUKeEfrtZAGrY
ioJTtfAIVceUQk18WECGGzqfQJIZbAGNyuuV6TgkB9a5egxAwUUx2u7bxCeywYM12OvUmadtqNsM
wYnGUy0MefL57czVZTToDESZqgi6Q28AYKftoVcWAEfgNmlTZoAlMar4il60RoLzRDUx5/rGEgk3
Mc4odpDM64yuKQnxrBnY/8pTrMBdfmBVRwyZ60G/cQf3jGHMVfqlQZiVHZMH47IXTJKDe2YBp9uC
08EX2iudg/ruO7oZ/A/UJPPwvNHSZA8ZoKzi2+po5tfAVAFAs5EY4HsZzzQbgBjE+uk42d8ua0mu
s5TTA+yHCggy37R/C0Jep9i04CfA0IgG9rEjcSpdZna13669pOcOnPE+YOQqgGb83updDN5uL78S
LnTzvGmuQHIe0wwsna7CmKO8+fMkyLoO+8vZhv7fHL8vQK7hrtHxChlT8T2+yQgdkyN0SlyQGEqM
Zux3sxKiW//jvYuL+6BB7fta0QezelSYe1+NdWKu2bJdNEs1omVRDdo4f+fWmzmUMNM7EGEeD8aF
2odjCs/GYh+SKigt8lLaI8qytdUwGVcIyORFuYTNhtgksEqTGUVxmDuyEKUzyHbFXdrIZw0/9fTu
NmReV5rMn/tR73DRRMsuUnPzH6+/L15fHulJooiCscnCQAWuP4lc6tGcXG0JjquDwiADGx6TTZOH
e7JrEZfzIBQEEIlKY2gxs96/ZqdScRseXO/UtuPZSFi+BsBbU5B7SdWs8pCL6Ek2pWqDRXdWet34
urJa7Dw0GtqmRcJ/9mLuBJeNgL84tih8N7QEli3lHF8RbdsZHRHIu6EPNxXp7Ou5QUbaQghP0p2D
gnCa8/FNsHxW0uC//CWJ8ZnXZyD9wpi0iwRaBxSIpfjC0/FpW5uJgpQBRfvHFKobjp3lgVK7ewOU
gPtlRKi3famle22Hr6aRmntrXZ4+hrZNFftEbzuCYrUS2+TYTtpV/d+9iHy1IMYDyPkqPKwZpbdz
QDXJMSfxj3yACvoHeFFzgN+Ej9Ro1CV/E2j8ypC0LVLuNXd5NqSb5uwW5l1xxiFWStLQd95GITVa
nR8jxM49Wv2efszqim+yTo0MFO/kMsYA332KAcHe8ydQdtm/oh2H8PzeO21Adf2PWPCkHICplD2j
t7jRJdwUNe/kb1ukRGOA8fy272MjgDMERX7CPJ2oCmvkFMzqxC6atiXupY94pVwjFrFe7AIoeMMD
u/ewzOLmYYKDtTM6FjyQ3821yQ40ktmQnz+PveoooGduijWEXKqGZrIQKCbDhDwi60OUZL3AKuF+
aRHxm4kfjASt6GuY7DKlY8xcKPi9ktkKTf6vEsUIcHHRIG4hB0JJYZORP5p9ah0zFaaQHl2pfMVB
BH7u9S+9xkI1e8zFn09EOgm+SUY6Vb8JoM0tGOobBUszW/gdrJy3kMdzCn3CwMsiXCWjMcKbWbp0
RIkpDMrxXX5Lbh+JYjjhHsU8iqZ4BuCyxjxtXy4MCxzipOUK1k2mMZFK6wlgKabn+NS0HZgKj1Qn
JQm/qHkl670leV3/pDYLjaiR2XscDQZKmHcbLvdpnaAzmiWa+hQONfjv6KU9r5z82yxt32FVkr3L
MvoFAG+GPT1ItLwyqhwRKMZNOgVayxZRtArhf1lMej5b5uuQjfmS76667x9SZJJyP11OYOPeQvKR
ju8FSDtWDeJw3tUrdCqVhosdAaJ5cUXwdP7O5iyPQ+m4g28ESdwvikp3hnX68WGR8Vq5slAs+By6
kE0pz2hgmHvd2pGn/aRdtB2nN6vy2bR30lxm0A+pDMhSlpqKOjpS8qztEyXopZPDZmGukPyabVtP
HelsCXK+M5c0EfU9GDjO/zvqLOSUY3PVdu0f9az7J4Eh2YzUoCX9V2++7Ph0/o9EcUs9FUvBgS2B
TdvhjxJ3ydMHmQNGUC0OzTteVP8vOf5ZthGUGU0drRF4kazBcuch7f/UGBVrXUXXSBOz33iZB/WL
pBL8zKYkwt7gjvLvKzCGM7rhkliC6dkK4AZXFnQtiouLm9QOzCWEM8QpLum4dINvAojdQaNYY9W8
HJdeeFAP+NUHsfLyqSrORJQ8JROV5kuFgIOOBZDWLGCi+OqgjOTGSC2XKk6qIIxFh1FOrVH0McKa
tX9FYQKrxHOf8c7pAK1WuJbTwa1q4FqdOFQsiAcj3WlLmlfcGczSNE/dcjdXJfHk/cpyZBOr93lz
WKk+GL+0PM27jbIMIoZFqRjJBkLl3rRdIqFidZgCqxpfRHSxqAyDezUk9gl5HbqlM41MjAnNBsT+
x8PAT3yH+qdc/nasUws6i+H9HEc4pmOUSlQ6TCcJE3oDZcUFcieWmqcCxh5J7qo0DY+L3xputE/H
RCM6Qa+hWUJ/QrBPihhNZciD/mRFNX282U7m4VIC3HKN2WZComIAbs9aJjHqAfvdwJ8+elDLFkDK
7YcPmRKciRwviKwzGWnNaooktwG3jhAhdNCQLhsSiv4lW8/bAELOgo03F0NPbsavmL5Xsrw8Lg1K
cZACwkCXQhkaO2sw8lQMBBFStR7igoLbSWSkMWbHJkHXcg8/R63X5INrNFj1TeW74KzzHLuHI/o2
eoISjHCHoFsc19xhGiL+/V+Bd5+S/G9RiTIl0P4KImNb+1SQPizc/rZWhpixMlr47a3aQeG2vOZG
JZwLLJmqPCphx0MIj/frk3Nl8SQMrvmR0+bYaj44s4oenKGnBzNbywExQ2m6DlUZ/srigt+aGpGZ
WzUzEiqkPAXM9xk0haKjBO0e/+u2+DUM/JyDQXWYAYa1Ahg89hmR+xEp8OAGzoqo8wqgv2tJaIO3
AERiFC1XExBUyvXgRaAnx0WYXkA9N6W1ulmLcL+y7+tKfifLeq2BnhYMavY1L8+PzOIt/VB79bxK
EW3+Cc2omTQussPNhcLFYfMu4DfqIaRyqAhjeo4NwiTLxJk216kKeZjyqi0D1cBfZiP9q5kXTs2w
ja/i1pQ0NaZ7qrqhIjHAm3FgMCR1ZooifWOu0z9p6VvUUSJnxkmVKe126yrUnlAt8bC/isKySTRL
Dt2gUip5cQUJXyLf4Tv7VqKeZEBZRD86Y0vcExaWP0+zQto+uhJLYcnbkwElHFvnGVA0IDDkY1Ds
bXp1EAK67fwlZ6VSoU/JlH1GQixBAi5Q4Sn2iYGulX/MYSPMLxVcC2/KECZTbkeC+w1SVVpmRuCy
U5vKEZXNdInlGNtmBQ1UIPWT/pABZnRHHWytMekewusMfPT0yI+cT+lUyyou1+jvLVVZ6XIeoVgs
RE3RPrtTPE/IIy971NjVEGxKtcXR2i6ovFf3YKpJNuCvy2nMW6K+AesLRFYMyiKk95taN57rUm05
gkUTFHL34PbkngihPqj8ZvEKDX7kgSt5nVCy0mPLi2EdoqMO5I4YoqhEQmjpXVqIzGNzunqXaXc9
tKuEkYaGV3Qe/BbyyDlvnrn3KfzWf2sxc+Ak2zlVkhk82YKJ5VPYA1Ora0J+QKWk1kj5+JQHah+b
vXM2/AdlNin6ySmZWDTcKWka5ttuSkRW6M3KSB6OM6iUn26ve8bKiBM6TSccZthXkhW1+r8vzRKH
HK0OeSELmemw59RJ+OpPIU+faoIOcIGUwHCik0Pl4yqEi0AUUQJC/iMEXnbEMQ1viq9p13yO7KhJ
vtly5/J3uJNiJBg/SFzismYFku8rNQiD+c/cRNzCG0b6ALFK0KxA4B8qX7cnAC5kaI0hkxgmEJgJ
hCJ8s02qxFJ7HodK/H62QmMEuYa7hlFMCNrw2pOTPt2Q1eGc7UCpRFsAvo0rvIO9UUVkHJJvXdjJ
V+knXCh7D8xBCGDE9NApyhA9X79O37hZ4zhjEfiJn1N19yC+tehEwLdQSPtxa6mNScCmJRvUupzp
78zSC82jv28f3eR7ulZ6ksnPueRFB2H9TnmjbPdhG7SD7o+hPjxfxelv2CDt+Hvq0aXaJQtiYl0k
rmWLSEDrEoXAIQheTufrwMsSCgDZ2cUFBjlJdS6quh07wIO/78NUbav/R4F8OzB4E7/wUiY36p5Z
JkHhRxlqK/2e2wTRe2Zi0y5Y07uRTHlMmX+WYW0KY2KRQF0MIU9+bE9IvObrLEwV1e8k5c+6MVoH
y+edDgCbnh8XqRUVgFLqa0AEg+Yb4K5UAVLuxAf9I4bsfKu8WjlcGBYyg1JM1HvTba/k0vjcjmTH
/+Ql3c8tOh+riJO5195XI0Vt37vwlx89ZnCyb7El+8Nto8c+eyelHY0L4wddaFleNp55w0d+/ZCH
8stCVGl5qb8GVqdvQv+Bd9f5V2ngPd0JOEqVaF06OGy3wJ6AfLSoNHNqNV0HDEpo7sB0TvqzuSTg
/MkdprQGyh9XFcV18iBWV6ynI/N4uABcZ/kzjuFqgYMOqsrBr9iJz5+vcTxo37LrV01Qhh4G+mvM
X+rgw+lr+dW+Xm/CUT1u4IaWBD6QXu0SQx0OTih/YFm41w9P8d3+Q1dsKmBZ/eAuwCYapYB9u0rG
I7dQEHYA5UnvLSkyyKc8C2W2AINPBubAHUviAc5wU6+xnCE7iNy3+rfVzfbba+oCI1xTC8+XrmOU
RNYhkZDYaCNmMJyQnfTWITKIsYF5GcpNA0L8eojF5nfIAQPUPHeQkP/4BVu5x0+EOKWc/RLhY6rj
+yMDyVY6z1/iodsT9ahUIXwjm+qswU5emMdqMfXb7CocwUiI8DIwSQhtvck7lvJwHXW466qisFRK
e5XAuKESITaJRrNS0BlN4ejH8nVMlgPwx/vSZUMNZe8xBGglO0AvkCrTXSP5DUVa+bil6aKGgL7m
oHHbs1LFd+eYT3fhdpnywWNXL2KFALljfrIfxrEMDMmXL/g9E/T65l1b3t4M0Fm1ZPn3QcESnkhj
vX49o82DoL7uu275L79QN06NJkobjUylwW0ve1aOkS0ItLSMYzW6JdMT+fGfGAhkxOO3oFPbEiC3
rz+0b7aKG/az3wwCX//7gZhP7jv3kJtJKjaLVs93I6lwNivZqLhqra0Ea9b6wCpAEE0MKrZqrBPA
5MQeJDCSjLaq+2BG6f7l8qfhPUjbPCxSPBkPJpW6l5uPRv05lD4lRiVtU93kVh51UbqCMqgxg3Ws
BEWMSZJrrT98qmxr9MjU2YtW3kEwvHjrkFk5k2VLU5q326no8io8uFz7PjaV5lCmMw9dSyh19T8X
RyiPsWShAU0Yn3PydizmJwjmVqsrYHS0THc2M8VYuyqJtYruIyLKAnQAPtcLQkUTg963l5HvSgyl
yS2uvRdhM3SJ78urJNh/PYtCW/NDCJqc/hPUjNIYMWAfufmxSF4erxBkApMbgore9J2Bsy4c0gtX
2migPsssB6+bxOx3PCkCh+4H66ego7hUdWApQmoxQ/j6zZdBM5YdROsBGThfxAqsGDLX48l1i35d
zParmsjmiLOvepkr+C1Md+2If/ifgHn+5OkKJmECev+jRF5BFCGKq3jwRz7LZz+kUecNWX6lc3h2
zamBsL71o5a6iD20RBUax24v9FGKM4PHojMlIJVVny5fXs+Q4F3SPETzQclWjsR1/6lXOG9WXfPb
sCVM/0s1XtUPqywJlYTFsp/O5f7XsPGv6JCBP5JdvheY4ofEyusOkxLkmot5kiC+CJp6gzNYdIAD
ktBIr5znyKjX7AJsW29QFgFVoJBQsaN70cVAiDUI/skunm17WW3bwgiBl+AVZKssO7WzPhYhBgkg
Abv4dFk70AArBfWu8NDv2kRcex6E3hvnRaU/6K9UZ1AX1ReBoz0I8yJMkXQjTUiD8hbGMAJrmAoQ
SyO9qHLozWEMF1wWoKvLbNpfWfVGCFm+9+AltkRoiojLRn2FfNwzpG4T/I4xx2P/a7YCHgZKIqOy
IMXXlxApzyeN7g5TPe10jiRd5aFt1dl7FaRwzjnOaObJfeJMMTSB5/Rx9UVtivUn69zB/zRGIi9L
xttn8MxUioANJo0Dg2niyyEHgXKCgjc7aU6N0gMiY0w0hkqtvnD2rxwIccSacus4cXiLrkfddvPt
/0z0PfVFYC9PIuNmKGjWiWI1M3M2+jST+Zl/z64LGDEvXLck2wrbYGJeiwdIWaBLUm75Ks9oG52F
6fiXnkK/1OxmFgQA8mI91/0bnd6hkWgbUAobEbJmpCGvB59K4S9SrVcBi41p6w5ZMJKJBFpGFL7x
0GwiVLi8/xCHETxBVpk1Ffj0TPwHnfFPOfS6C1YfEDuFitlQ5TLGUZMdqKXxYv4R35jL3LxOnR68
cxz+oC5DE2bRGo4w9bkYNzEzxbbJHpMxA5yeMrnK/htySS0UtZ7f7xT45bu5Y56XHIiDIWhBoZn7
q/+70kJoWJEWely8GM3TXVDYbU3kjvaw4uXyG8T3doSGelp7a3Z8zgfpu29OWQaSqyxQZB3voqbi
sBf8KT0bFGEBBjWAO7nRm9NGvoi6NnFigc+L1sU0kOKaxx0dvRF40G6P/FcWhcmaILrNiv4tx8Rq
3FAB3KVP8cUBggoivazyF8x0MdIhr7hdhYZaZJnhQfzhThLqC7gumOwa8ecB/5cPvt9cxUgYPmNS
QYKgClPYw7hxqdTpblkQ7Q/3cw4JoPVsEb1ajCrZOem3jwwYIQZCdCPBd5N+aLLrQaleQlSZTwZb
NLGLBjdTNeyHkN5EgdjuPclDkc5q9Xj4B2avWtxQT89MwSbENJE5W1ROf0B6sU3FtBHFlUCh75B3
ZycZCvE3bbH7r+/+QusRGoIMO42wIWv0y5sK4G+WvWhMi1AiF+lFBTqY1X79LCXV05qRyp5QL7VZ
VCW6B3jQtw764lOBdBDlCfiBwIAKMXp/5hRNV9PvxU36x7PI89CHxa8H+IPSsWE/tILBFEezkM3A
EVXW12xdbnZ7bI/TI/Nz5XPx+XAPQJiQxyw8YkX+rTAQSwd1KiKxcj4VzKzfQ/H24azBGCtKOrNu
9vv1+DoAVYm8GIgrj/Pl6qwrID34wSujwxPKshuKkH2t2L2mWDKZCJQ1nr9mxzVUruTqfkXGC967
9m8xIlPit7nBEvSSU2JMqlYb7q3lfSKLDLlBBFgNODaO+4hbsQhhtPluDcNilDcukvEMB/B8XZ05
kbpa3Y6aEETA7PoHJFNo3CFqpXZ8YIDtIHgsmPb7pmZHXpAuWRs7sPhtN+jbciKFmUY5h3i8JazG
09H8qofMQgZERbpUmQtaZ4XN1vBZtKEB1Z4HQPS6Gz6IJfcT0Y2u6rKYtwHtGp9jV5p92eebKkeL
SYotM8gj/2kv8nETKVo3DuZK1t2J1U+2Qtg+wIANDVzNnhZUb00zu3y4GPLXbe0FY3GT2pi564bS
enjTSgnUeTh8VvlnU+ZzYn7tlOsWETAQpeVfCOxTV/BX5/P3wVqF4dR4FxE+EGSkCJGPJehrstwP
06LdgBigMzA3NiN3oZqXWaRVbNn69IaJJ/hlZgIbv6h9H2wJMwMihlyCLFO5QnWkeZeHs+oszuDy
1wiEPpQXjMy7vd+HHhLb0Oh1PZXvmzzEYCBZ/tqb/XOcRY0KY9A9RQKCJXj3fODW67RPj15fsI11
rjPp8ireqSaOv11ERb8LYtOWRAa/yUmz/YCUCfmAwxqo5gPHAAss9OeWNhmedryiMXI9EK95ZQJL
sVwPeRT/ZB32mPwX6EATyPalRiw6RFQ9zUV1gUUEtYJqheOXroT+Kp8hy3lnXbSnqVY7FsHPICPU
nAGDi1HIoA4rPCFQ6oyGF/RtwD3SmPz4Wqp4OalNBarM1kXVz6pU9kc1+3mwOulijWDeXgGlSV0C
T0EFPL1DZeInpy/kZwmbjJE95wTfIPu1C8TFKn0roqmz3hq6dIYqbT9VSE8y/RRRpaPQiVqfuC4x
QbO3TeC27TnJBv5OqROUll1OUTDnjBLz5LcICpPsWdNrmqNSj9ZXeg+3FEqlIM6DBvIjQ8U2Q8NI
/X37K2e/XB6PbcY0mi2uQsmzf6+byuStmPOS4M07n12Geyap2yzcgjyo+lAH8Dj+O978JeyM8jvq
ynVw3KFMlbUatTI+1GQnZTuUA+thYUDk0gm5pNGeL8lFf/7ReirTdWbG/FnHsMaTJ5x3LmhtXvzo
hahF7U51oH3upZO5w2Yp20OQCS4d1JgySrtFi3Xjf0iI4UaXoOmooxiIo1GcK8wXZu2E3+ppZITn
L1jJnB/sMzi3bm57Y8od0wt1sYujcSKXMlnWWqU88qFhKKdl3fwzjurAgH1wh+t/zaVDbSqsdcDO
YrRIiqdvnOhAA9d9S+EgQSpH8qfLZ2pHIbOZrCW7Y5cGD7G2/2VznETiX6HjHPGOMlA4ugXxHAsi
Fn/SeBZS/kVrRpGgtId40JShtNFjgTPWrtMo5ZA7xBIvnzv3CLLdfIH4YkYhdSxl+elwrI19mTtQ
2+AjhcgwO0Bo93fpKrpdBSCYO/vmYG32X8yf5a6UejtyzkoKFs7megTkC94jmOczDjacick8L2I/
9zGUhJrzyOMbcg/XQGSsb1uBwOQbyK8DxaFwZ65sU1pzZlsMTyxdI41DN78IzUqr7CZI29pFViCm
dOHtfGcUJO7yt4VXGtqGTLg1p9bcPBm6ASE1TyPiznvU4txvCR3xFyfjQHxLr4bziF4AUe0P71nz
wWIFA/mzo0klWa6LN9SL1qRLI6pwD7F8eAoub/uLVUap61Lf0KmUBtOJ6mdIguhbn9AaIv/cznXl
TGVzCiKKoTi98iQ3Aae4uiEq3NB09NisHRCrxBf7Jo1TxSyZHnYpQYGHim6ncOiER8Yt496S2bLW
RNs+tqnwcLgkg+672hZEmOBvg+u+oMmlS5EUeuyW5Ylabj7WscijRW0/vFwT20sYJuhzpYnhrxV4
8XRy9PK4+LjoT48gJCKJ6DPLKXWLcT6hXtJGx2ZxUF9BfdXeoroSd52VRcuk+4e5Lo/9nQ/sMY+P
wjxGp9izGFYIJofqA0Jsnd21ORcunB3zQNS7r104rqlAN2m+4PCnYfhwlhqR2MLo7LkToQ3nfdG1
186rQPkp8rizHnfMDeUnplcF4WJAaEPsGdFImKe5arK8Ih7imaHoQavRv0f0UDSYlrTWIkywGgtT
q3f5ZYGFS+W/p5BN7en7EBWBhdL/DxrzyMD4hSqfUc9QmdQi7/2Snc/NYvh0MzamqgG9f5cWZsNs
BsGVc+DaHhZntyE4t1jebGj9N+uKovwIgqgHWklR07+lYOs998PvchObweFvPxG82KMQxK9+2Cu8
w0NoaK4Qwacfm4vAoZ4x9cRujfFmHZFZEmXk69709PsqYGIGktvsLTONTujkAlDUM57dMaEPGME3
Avpc0t2tCRZyUWRV7DZOQZSoKyzA5ojeNioOQf0y6hp1wULpU1rBuR6Gmhq0MdsP82xwCLBCMFjV
adiYwxmXUDV+2D2Y7gCjN4X0P4JAfCJozsS8ENXzgiq/6izqZ7GQJBvmwV6X4JSt3vFr3N27k4KW
K5ws4yohyfcNuaOXjZhoWU9gL0niUJLlPZJc5BcDOdkQymQ8Y2OB5peXslHb46Z5BoAlvro6khvH
vO8q/siOFh5ChxJPGEpDSsQZ0gen0WQMn8MM70ILNGckZ4dUyob0LE7y0EphisjpCnPPEKeS1FQp
DwgVRab4x0izLIqPi8rLVXRPuDrs7rWZ8lhA6AIPTd9I2gcg4yms0KGf1JAr3tMfufSx45UyoBap
1eVUTbbhhmI6gVDRr1nw2hAGg/0nG61gXGSa6p82XUsBJrmC6OHe6p76J/WLZerYZdAxO1wM4l/i
Moc4iGRAgVpzJ2ZsaUsmebWPBiPWRteoONhEjpkfH01B3aBilSzxtbuJDqHmeXyxL/XIVhCAyGE6
GwkIB/A+wqEcNedY8g7H/IKFaAm/lbabr6lkfQF4c7sEqqArrgsz3Vkf5pB51Rub/JZ3Y3qkVt61
/qvksO0dzzXpgWHqPDQWUCh6bg2EIXiuj9IFV0/Sz17PT7Wn1mnpQQQMdUJK/hm32HVeb2zlqSYC
c2MOCf9giXJoIV/H3mIHfyZ8UNl7QVMkMJvn7IYNOks8XcsBTBpudxkMWMfp32nTxZ1Qvis2lmaA
submZ23IF09/HhTmPyKda7gUG6ilYQ9mZvxlyfEcDEPtBGKSSOaDSD0SwdHxttP2Pkl7JSmfClvL
lqO0WN7w3P3708TDjU79dP3DbBwoq97rj7KxeYJtIEJy1F5SY2mw1jzB0/nCnFW2zTcLLZ1y6Kpx
lmaDUDki7upDvka3m9Yh9Elj3CXlFsBsLGB1E7BPfKOGJef43yaFxQ2ZNglen4T4ttHB42gjAfQq
4R+OXVLxZKA11cyZWW9SsgBSce+rFUqNNeUo9YSmCJzrQlhNO54Aiq/C2zmML8sgdjDs+PWvaOVX
U1uduK8uRQVAtmMgNmKzlXxS8GcdAsZ/KaBJdNCXGjBKKAHhLcLPWcWRKHZYZCF6Ck2rdWKtsfT6
w0CCOcb18PevX1gnzm/Xj5l5wSnECALYwyCqZeYPL60/fb5MotpsS40MAmI2Hwix92BhKUfmGo71
62T+iqxA1HgrEi11TYZrkBlTdLXag4EN1JI0f88Ph2vx8uI/tXvth7vobN72an7FAn9JAidIjXHw
RuJb0sSosycFxtq/ZKmyPDOXDzDhw0SYQ4NThOfQ2uRj9JIN59NhssP/teMPcKCxWLdskRNIiTXe
mx2FudDwg3zLpmedPqovsllPwBJdo7tOpeSsZFyJ3Pyl0wx1IPodaSvjScHeEqpPHlrQ8F4uf7A6
d6HxyZgUxh3CzVe2c5VoYAbGsLDC4npDMMZ2qF6wGtCdNwKma/uEyyIvUCNxP7apv0cknJV3D02t
PE7hpCCyH5QsFaw1tMid5mdJKTL8T3gysFZpeLEugQUsnk0WTJJyEehSKTm8LQFmdz3k1nngPT/S
cXfh5rUOggR5kS5ddaKcsrT2/0vTKcWOaYc4IpmsW2a87IwD5Io5SPDJnFEnGKY2oVLV80GgzyiL
wgfTG28Nn6Gg5Kq2FmVKkU4ZcPfsNpOmaJiVYDiPug4dmGA5DldHx/dRy7JwEdM+kOmlTXgE8SDo
yRZx82sVdAwcqjUi4zoxGipsHnH2odVbJLX74ZiTwI5vH0++glQ0SoIz8K96548w1q05IvGsD71W
S1BdwkuWDEYMEduMcvmoqQEGI4O23ZwrjBf93LU9xGNdVV3O6vjudkRoNvPZ2YfFGx0yOcstEl8E
7dHpI1T9l72ixxOw7PL7/v0VzhveaGitk8vvlEour0y2crMf4Te7+EA0pI8q0pPzIs+WmXdZkyCa
wkXM3NYUAOiX7lRMDRIw6uIHZ0qdlFFlkKFa0sKz5JYr6UmvB6hqvYvSV28a26fMxDjlIb951Z0z
W5RfqswkHWaiFzO4NidiURStlerFKIdkZlz+IIFeWQKzWq90/kZtgYuogJZrYG4u9HDqPBYhKU44
JyirkXsm9uV+oqcI+X76dzTRxe/nofEBxoByEYO6ikHx+PbzntCRd3Cor3u2GI3n3l9+v97JffMU
xStLwWQ3q+HSH4VnpgwiQtEE0SjjwC32GVRg/Bp0VpNpNCcshnR6b/YYyLwC0qloM7uC7iGVxW0j
NFSelx/5rFd4ipvzH5sN7hcMM4hyH69DFCRH9hos9DsoLznRy7cqlWkSwMrj8puhzfPtCXscoAh0
/7/jnXb4IW8VO+pifu9O+o/CrRAXyfecvq1HRtqe/QMvjxZlY2JfGz9uBz1gq4b7Fnk4+zFMupUG
vkTQfs4/MporIYqt8wa5HgN8MCAYpRuc9auVvh1360tWtjtG7w+t+v6soQMrQcB7zubesJ72Ecti
+1BJetGM4JV2j78TWcItV152TdpO6UW4bOTVX0k1WO4pYKDklCttlz2gxMYA97QTfLwWBoDZ+8md
z2e7Pv7+gGBpMdST8fuBQznFlVhzI+NxrEed0bpaKCUqcPldiSW3a8zFO89YexjRmOqMwHmABBza
3nFSPmnCYCPCW/Y/+nBJXHLVsFMJRztlUF0uDApUcu0IRRBH9rGiS1g5/4R8I8Mt2pD3l8LXm1Xl
JnCREUaRHTl5zfOztm78Vk/pfH9QWuvUsgZUv8QZEa5O9tcVL9YO0hhBNQQ8D0d7ZfJeQrVfezmV
K5aNEydQJlx44Vqrfj3hQhQNCGHA16SO8D9e3LPWxyGcq9qk3TcRSw3s3B45fyecbatI0C2CXcMX
ujvXRg8Z6GQmaTJOQTTTHjvzGD/ilgFJUKMILJ8zGhwtQb8WPX/xO+tgsNF538P+FJpI3WPUSWSZ
MCLbYw156QpE9jaJaqQ23alIrYdD2GEz4Au3UMXQvduXQlkc7KrYOHyBzMVUj9yCCu09pyBDm7ez
9vOTwS1SDi+9CGpw6vExgXv6wu7bCeUQeStD3u4+PZexrHg5Qsrd+z9YiZwOduSRzqmolTVu65rj
MyPCVfjj9fHHw3PvjPvQApfmMzvIeARGn8FHpSJfmuh9/Hz5WTtYzCHLnAvxecSnIpAB32VNOREv
2UAJTLrj4nSEypul5swK8VX1Su//C1JdNTw9JG6kncz6V9pGCjPGhuHRgnG4fwLrGQzvm3OPYPSB
ILTf5V/b3GJGXDErO1VVe4f9HDxSt25A8RFKh8dZ03SMizbO7molw2mdC8okFayJkNXc6++OPAbU
boDBktfzKOAsZz4IArPKsj/0Ce/NXx5IWhYZ0Qv8IWfA6KI9+lA0LlHHjAf+rddvzmTwr7lbtpQa
f3Nj9YN1TlmzNFku3CbS1Mt5fKjZ5rjlB7jfFZXkkkW2WEfuCJxF+XHt8ZdObn2xLiP+KbCLPG0n
l8/zI4OeaDTF4YuPt6S5HqwRakfjo7je1Ad9bjhDoNjQmG8Y9biROMAgDG67SLR/oGyOXVUGWhDc
dsu8vAZT+FGcGb0zKcpGsi4u+BsxsHKGdV30SyJPrisKPvWVI4Ea0Uc3YUgtc03hXA6ZgMhQGjhf
D44+J/dZ/jYb4hFnEi6n2k5DFZnkZZr/qObD5WtHLRSG6xp4mvMp574jrLLAV53DGc3xvK/8R98x
LxSVSNmQQK3m1II9qhOKL1HGgsrELv6bkpFL6M+iDgV+72NRckIPjFGkCjcfQgoWrIhATY9plF2+
tC5l01HQBMwDkjRoYutf/c7O5fQ9e+BSNgKBKhVP/GtwDLsSXD+8LHmzTXMBRprI1gJz292CEqSs
Z9OyBzPhXZ8QV3ky3arOqFCYRLSMbFn7/msVrnz8ulOzjjcb5YQ53N6+nM53UxBKsrxfvByRgydG
rT1zEWyLAQLv6q+O+3UsJSGkkjjUdL0WidQkeFdZsxJo7hyDL01Xw2P8Lj0VZQ/S5sGGNTJk57zD
3EYz/Iuy4UrLLhZnYrZf7KxqObLf4FyPKYInlHTgwMPqju7fNHJLIRjvqDqZOxgApQrtGKasFGn3
e/eLM+MmQXNCYz7yf2RiUGu37vP8RNaEfcj4RT/QQrd09D88aprfrIPLaBC3hTiHNNFuWhIPDQx0
G18CWS/tDAUF6dm93DelWE+moLcXoLkZWDYgEqoMLNo8oe3b59CvqLv/Zc5KgbLJ1kj9zmM9OXE1
B6bmb5gXL5fz5oHfsBgEuE04/5B9SROsVmv5uhWmzJluLQsrSiv+spgqvJ68nsPP3Vt0NyOhPy/O
9UWmmYxpFB03hFDcypXeX/O978IFoJ2UBKuc55swtQu2HgrsykgF1GPqBMVBg3DoOsFSSaxT2PEI
DaM4dxdMLspdVl5XYHekkIEp0h8Rb2gdfDLwbu4tuEXAP7saO5GTfCtZlwuGNvf8ylkrJ2KleIKr
/iDx4eKi+fsH9h+PvjvddZIfSWSGGOguHdObNf00EGHVl+cAuytECi5aje6h+WZ+kMOvrv+swpIB
LrwWhcvmX1qFLnR/ApvksaCAJ7BQhk44b+PLzVCsIHR/YuNzzUleBEV1YsR5Z59qyNEAzcfRoWSW
hERAwfmMZCiyl2An2JG8cOoIxQ/s3E4QKTUbRJB3Fz2DgsvVwudKXZKNX4BZ1AyM07hIIDMjNC9Y
/EQDrxEjuvkNogJLHYEepzfx/ISdFIwQmJdDsifChN1SjYRgyZdO8I4xuvpMhSFTwS6dqivXT+cs
5RtDdZA0kwEUdfcOzI8r2uuOYGMQPTYk0MgUIafDrmQBzGdwhey/gjSOyBdkscWoKcTxylZEiQvJ
xUSmIEW8Mt/jlwlWWs3XlYKWbvIZ/nV9vjJeqGACdOpklTTpN4m+NNPNvxZEVvy/hwX3T2lTWpbC
ZztEH+AFNHU2yMQLUWIa4JOY8PGDVQaerAqGC7JtFJ9FZ24JEADjdDdEACzW8HwVU4QXDvC7rMU1
NABUHPzBrNwaSU/iIobnqAGo786rTQPyzer7u/eBoiV2nwRokuuD2gAsHSx6qLawkCtQ5hqFuz9z
VlHZp6kRzMduzo+kZBA1vZ/ucm5WC95trwzo4YCwb50e921aXJp6B4fL4z790eCDwoJf7K4f+3jV
VVe3cc6TDkn5Tv/H0Fw6zQhJjZzyRIvFPnGk/1LDlZZWRuFDYM4N4t4PIT+EHLoWa+6R8qQ4EBn0
7agyp9ErWEDFz0xx7iG4lx6q8U5oXJVnIemHrbc3p77laXQPCXDcxO7OV3Fk1a+fGVpT7QSZHrx6
eslDoAFvtB5y60lZQNxgt3evhq0t4I0uaGKfSRqdPSqLnT7PIxDZcIvD/ISW5XuBFwfEB9VhbG8B
8rpJn2Lg4CtSAPjdkhyBvFGPfCGNJjCyaomVVwSORbyGZV13FN4oKg2Zkc56lKQoPFF9fFRb9a1T
zq4A0RQINiWi6Vy4BZbeUZocHsxZI6roGhpXF7WPZuNEWG/u4lGoNCgB60zim9Wy/R1qDw3SbQgh
ytMuIBlK7LJ9M8+8MM+RX+QVBEnqGvjOmzmIfOtQXE/l+K5YrqTEC73TgmBAdiv9Me+LKJ8M0lK1
b2mkTE+k5pawq1bQ36+IQzJ90QxHt+GGiYQy+IlwcFs7/BwIr6vvtStu+Rf6zZaCcwepN+kiefH0
nXM5CiNBCW0TedDOhDnYM8M5A2NT3ozuVHA3GDKg4RZKphjfLJBoQadCkALuHSQh4d4YGWpHZcJY
RqiY5NbNX0DqS+uN3axOY2nDXIr7xD8dDHuB22gh96cFFppnQDa80x7UTqNoAyUh8NY+4kIX+5RH
P5tDgwSqYQDfeVjCMs0dCQd6AXPCEVVwSuv6UaC7gETFx+8ehipQw5PJTzJdMRqv774/ZWjcWcrs
a7QlU6Fy/h4gtbdX6m6FSllL/eTHt9jc0R5iNLQc3qyLRa05wmLkKJ+Ic1hTjr67XVjJb8NVREOU
PHG1QdrMarfGrjxOCwvQxxHOVPQk6DAiyQnsW31H1ULUVlbKdNjH00uwdxee/wvMxW3gz0DrP7DD
tkbxUcPxTk7gVBe1AfSVZZqZDT69MMoSWN8WKoClHBvBUe5iut9tWV1iDMHqP0eydCxtOZYee/wq
ZAo7vgNoPsN5XZvfOvESODMfBEFzVwGi0dSltX3TlGb5leHRgGm7iaIamVBhwsBUPy0xt7JLsVog
YGRW+TbnOQSF9txpprjeWTGsAj1h0UsbyU0MwMzoykdiHl7jDfMq2cdowyraOVE5QXCD8Lv/xs93
SDpqk6NnHs3HHdPLdfQKwrAJESBmmG/q0oBO01mHvSHou18FTiT0QA8y/E4+tm1LbAR5QWmO6JyU
O5kn6qgzq056rYV3xUsIWzc0mqb7H/3oK09CZ/6N9f6COpUMyPXOZYzkdYcNqOA4J2UPwRYwpA+k
nM+nxJJgoNB3SpuVyEYpdvhceYXzqgWpsmDqIV3EWt/+k3rF46qGH6WYm7cyEbvAFBbXBSynmH4v
TgD9EgH8yrRHCPDl4OlRiDTj8A7E1QSqK4c3cvnfHq1LvBPBSozdsxCS2bCDrMoTpuq/lVBaAm/s
eHr8Ed2G2qIjRaEKHJ9/eKDF63RWRsK+017L5HO2BMODUajnjIq/ZjIpmuLQwsNt4UmFMRGBY+Tv
vO4JYkYxdhFll7B11bgogGFXMPc2Za7Hfh/C50YjTFUzGoozJ0X5qYBc0WIaepsckaXxBVzvXSd3
0mLW4VecTZUS9s78pRwogpXLbO4bdtUGSoD8hUEGv+2Zuvdq1uHRZx4NnzYrvwaH/7UfaoHcVpsN
oMmQay2eSNqheblMDv6pLu5l05GIvLOpREaGBWnkmwJ4tCC5LvTsF0M8zg4EFfHpT80+EkjYfwQc
1Sf7O3RyBumAXe/xN3ic0e8Q7FzIxzPxdSMmePrhtY+83nrbPgiQXMlpIgqHnLaFRFI2oRYasaQ9
6uUlQLPyLvx8NQYitQEVzepoB5+svQgXscxxfSbMoUs50ip4aLBufcQO2s4JMMAqTZjBw10VJ0kD
DL68Bj+eiiTCVFGkRn/nu9y5hWcXs6X6w6stEyl9X/EyDpLkfXMN+P6tccwbqWAyiFRaRcQJzO5G
JCNSuQSUrhBgTj7tjUhg1saA0CpAcEL1ogGG9jM39/It4rd5kqfDHvHNZXzSHdQQLr17WzVlUkqe
l/5C2IpUKNmyJ5M5QiunDW2D+VSaO0wpLMIrJGpGTKU4wZliq9zucn8jwsiI/uazeEoIFY5bdclP
WkzCwjcev+btOo+3oiv2tKEyd65Exw3XVojqEOnPGiyG80pMoR+lE5fm/rwEBGoqouZmHJzQ6r63
EcIzM1AAHeHDM3RdLd9M86WEavWBhRv7KgZE16cJN6qfsDjwVsEmzZqa9x8hZzvnDMItM+LYqFW1
O2k3eFJWbGxDuEMYLXvclsvtyRqfj+hFqi/VztJKYFni1eT3gxBLZTFUJIKd8ORJNLYAbePOS/U2
EYn7165Wis1oE5XmNtbk206QPXWYUUUu+zB/PC/Lz1YK3B/7QMDChabb7Sri65E0CMxIlU6+BOtS
E3+kla/RlEQJwxjE4IVAo06YBlze+Rpi/+fu/zo0HXEpMoXO/H2OYGle1Hy7gnep4slLWawAe1Fm
CyGYViPM/IcCHjOnRuO09ntPnc8j0udLD4l6gV7HrHT27anTDnY+92aMe9jZ5elfKP63n+VvbZ2M
xPUZajBw4ROUIFUoLAT9Z2G2i4r6t6hZ/ZP2NQyHqwGX9QBZXbassu2wESxRjcOmkeeQOOxiwzKe
YDojpA/IY7aWhlhkJigf8Xg7UgUO7NdhI+lkIo/kUN2m9Yi5+zokdWc6cHbZkI5LCN5XTmZszHGH
jb3YSgxDHfpHzXeVOh9YlbUxnMvbIO0PSFjtqhRuwgyUjhRrsqhVQIVaBdgcTtegu8hEP/wPcK6W
+fE00HJJIzJkmvhQ7J+VXbSRnq8tUZG7w1+SM6pVs8TONuoDPTEobGlpoTjYzjCPHFZKoQRv87Bm
tLi1KLUyp0NLmRFwxmOaqdD8I+vwooM+cYYP1AUga5KMpQ7vXSnALVyhrA9Rq+2vpXNEIg1PRqbC
MgBrJy75IrT/lxwgsVD8oJdQtgxZpPdK16DdjKUpST3DwFrEvQG5Ywc9c7Rwmfb/OwFu/1uRSkAd
pNGLjSE6lqRBDRcWPixqZKLjRQ8cER0Tps4yWSpV5fzaRuSB06V3/WbVxzxxZ0io1+ssIrUQ4jRE
Y3emPSwa3qcDRKIuRRHPfaS/hRJQhtMxGUsayKy7zNr7skT8IaTmDPTx34mPUcsMhRJadhRhMN4w
LLXuXTcqrict2nFiC9hIeLaug+xWo5Mrtsuan+/oiI4DoHnDaNK2Gx7rU1o1roKfvHbEK9QlEgP4
8Lbq/jYIMXAd3utHWKnBBDnRKToIsUtd+o6Usvgm5dj0x2gpsQmYFoaOBSu+/R9cvodfzQJyTrfK
D+CZdqkFsTekZFEMnji9ld8krrXRNGNPA0b7SwfbgHigxZaH2BaQ3SMSVPeZchj8YdHpViIpvaap
qz21FilLExw2PePt89POWZlHT7HoGOJYwyxeJQ3aQtN3HtpnOg7VZu7aT4KUjC2Poj/Fu0uV7oGr
NcR2uLac/qS1qqrjxs2o0S9Q8KiaTKuB+gjUTK+OlxFvpgOt4wJ6SLuJN/YYJYhezPEOTzPNJ/9L
bUcFCE4Ce0/+KdMXXNFVLzUFs6u9f3EW5qP5yCEKoI/N7zD3GqOOVXwfZFgddADka0wdQ4z6qjXd
MpA+y/+ZjrgfldqdGdozRR3uLBYa0QZ+C6my+TRDVxuLB4sdFw3ZFlUgabCzrtR31j8ObhE3jdTT
hHPCfXUaaVMrGQM4uOZG2MOJKP1N488r6X/ybiXmILpgbhcKbu8CpidI5mnVEzUuCEss694Ji4nk
rZTbhmZ9H/2T3e7Rv6xdhJg93PYRc+jS8hlAcZ6hHr5bTd/3QB/XfZLMT4OADcmUH7K85svVh6sf
zp1KMtnxcdnSMk5b1VIZI/vt6RIV/mwnhZa2MAM3ujIux6i4XAfQkkjSkJvh7ttD+NDr56i05m6P
u3xNtQGlXuQvZE8vLDzhL/fvVw1+21PubymbnqJ+figIY7Q1SgBsV4yuwkUUS/0oTc1+vgmclseg
9x5m8PNWry0bu2QX0K/9LjfXsBKReGxn0AeZ628c/uKVtcsU/qUQvAd1DswzMPnGREao9Zwc12pF
e1ZVxjjnXvgjDRwDcxy+fqIN/ZKzIqULnwzgAdcyyku+nFiS/bEsJBC4SrKmP/xta9Crmgo6hXCP
qEBFNOU9d/qmwsWfX+GYZi3RHYxFPEL8eLRSAPsXxo8h6QgjjJPGkThhsGtNtYU+NorgEXb3V+HH
bgeJtLTJOvygH8cbro13V0TjTwgD+VxYn5+BVHKPl9vmLo0K+GK3bxgMAb6sOIz5xrSFQRljD460
1vmKZ+yLh2TzYUgJ1N6Ps9rzKjFOKS9oPoIfgp9MU2ED9z+JkoX38gaW/o5Fa92OrVAkjhZ9HLHQ
p659+Nl2TFofGIXWh8otd0sX9YU1C668tPnzElvBVYSGBb6oqSplPtDoB55KycfDNBtcEtQMlUpC
CbyDJ2i6NUJI0gtMyur/n07A1yk8wLyLlfmuQPDEU77xH/C0AYyB4bEU+dPOtPsraCIDgyK6oqoQ
pqGzA9bAbOtc7gHzsDDcpoW9pPA4sHPZGSTAsp19lhjC115oJOmF3Cs+DYff3bxEDC+Ko6Opc6Ao
YHeadoUFPWlPpimfVEXJkb+kRMe5zoUYLGbHdoNBWZK3Na0rT69f7kPBLJZdHMVhRJ1fcU7nhlAW
QxhCc+08HMSkdn6TQAJqSbuKoloaOkkb5990oXOkQj/kXM7ZGkj/aQDHo0nBLYgAvqKAqgjapDjK
Js8k0laJlNbWuMFw9lyqrdcCEhVz81Ush6cPay7fQ7qc0szD+pJQsf0+296ViBbBW5OBYKuERYb6
X1sH5xurHj5UPWl5d4owaPWaLtozdyUv0xHURvZSGQaOi1Bh9ikOOOIlsCd7s96cgdDoMZpMwK0Z
LVO7zRi22HicLsCkwQsTZJc6v90cgbpHh4P2vdVt2At8x/bfgRhIkhje2kOtH2xZ8Ret1g6w/aBw
LFS+2/vTc8XxusjjiYf61VjyTzhJAPJBnLmgDvNi47qWKIwUuj+NXZnstPu/7FgUwfN7avrtgpl6
WGkeC/t3qJ+BOnbkslbeB2BinbLEW7kun0/Bhdzj6zCE1os5gp/zkYneb2g6Uzzg+ryPcOOsAMH2
kUvEl1Bks0foTQbiSqyh257aG5+kKVfvTwcUAJA6cta9u3Rw5iyMnImfRgKX1ohPVTE9WUJMB7PF
/Ak3o9ptPynECtX+ndGfpimEK83+GWYKwnDriWdjqwuKmwf3lkUFPsqXDEZq2aceo6NkoM6k1Xb5
itwG1yb62j1bkr9CqatIhIeAm7xXtS7qtl1Kcb5CZuIgG5DchyHitL4hmJLYb/tLzl6LAZ5PMKks
YqyNUfIpARvhiyp3NU2WxAO4tWWsjHxZ2yhw5eEXhUffZ+zF7PB9WD8lnWZpGKsZd5H3SEJOpaI6
SmE0hfzU1SMoFyoptUr5mnc+YD5zakWW6lKVWFUUvuHgdOsWC0ZxSQZlxg6FqcUikhHWUUrJ5h0B
cmbZqjQDT7q780fFvnPKLdkDLCPV1b296zQBVw2msn919BgRCm7ejsH4ilm+WuPzGOGyT14YEv7U
QAMQwtHH1JB7L7rKc9g31UJUUzxf5kcbKsfCANVz3PmX6uNqc6eIYtO9M2mtMRJdcmkVtQbiTkhp
2IFpGp8sVLXpd1cz07tLj3DG8AIzFpj9bf6P6OApnUi7JzN89bNv57SI5PBc4Do7BdXpiDHgN3fr
+WMe0APoeY5oNiKS0qsrLQJ0bjR4j535lYOGeCd/jsfaYm2B/56pacnwKI7M8Uayn4IqVaKMonie
Y0NBLcTcLyAM8OOZdnVLhzeEOlZtgANQZim7jzPyC72Dq1j4ScdEcLtJ6NR27q9Gv9wvtL8ec8gy
U1WMQDtPa84Log4rilFbWvuXHChsRJR+LvPQMUedAipKHacFWWIu8UxgxHg7kxBSrmqHlh/gf7BZ
6kV7nqB7PkmwZwVQhsZtjIJY4IG+Ik6PPJdz2mzhVQ/gQ4nl3zCG8cgfme0mh1T2HNJE0lBZGiBS
ObqEsHElkq+4TC8GLyy9lQmIyAVKYt+v332SiuDR7ml9+I0oEbwiAxbCWwllNZ09uMoANGv2JwYy
t8gvX0MEXTJhiSj3g4wJgBmTV8Ek7fTT3GcEBJYzxQk/EaWTU4O0fP+1SEBr+QkOAOKBgqdPeGi8
Ac0KojgEPZwt0VMgJNeNg/TO/cu2t7DKp3Ud7l0z7pz9g55BcAYwKC6s2SDmViUye02oiLccLcOj
Hq3mFHyoG8CNvFOkgEpG38jYtsvJsf3kFSsn3fqvDGs4pkH3NhE9gl3g1ezJwI76ntldO4wVVnN9
0I9J3M3OSt/C7CqYk5NmHbQfp9/qwHdbvfLTERn7mitcifOCUIOcHjS5kANYlwqjPi0d9JcsFVTm
tJ9G/Gn9q1jScZzAsxoD5L0cFJ4hROSxfMzFGdYzZkTFss1Bsw+q4k8Y7JdPT1r5au85bgRTh06T
FBmBecoVXGisZrsL7NWcSvcnuSS0ZqbAw1qHRf91ZK8YvTc6aS8CWmBUpLoT6Ls6mOxStT9nTAbz
+PmYqLhLsF6MuXVVhJ0c9A9WqXwR4KHPU39beGcd3A4wsP1CRK/u+XDJICnIXxSeTjnLz2Vr0HKf
oTx95sXJzOc8IQvcInIy4peD67a4ZSEPcQA6NuoRziFut50yf9bgc2e12euDM537MiwGoCtSBFSF
AfgNzjmWzsI0d0U3X9jF0VvJWx+tmGGHweOue6nAXLbO8XXzQZjEWiXGvYPEZMLeja9OvsdMEjj/
pZUnsSoMh4YtGBHGsG8mdIoRf4QjSgjqNH8qrUeRx0nbtL5W2R5GBYa7pU5ZIoE9iUct4w++rlGg
CRRK8788sh2ivW47hwcmGqgxKSXLifoHr6ia0UbrrQ8dKd/5dmCYNjf+zuXOL+ckur4Y6QaklMhx
wTWrD8Az34HIED4R99LCc0mNRiZXD37po+gt+w0P9ddcgXPgUt6RDftU2vUFF9/RBiVfQfJU01LH
AhvUmoUDpALsfwoDKPH4lH3IM15Kqp5TVXVBed2HE3MI3fYmBCfi0P0C0uvFS33RMm2Va7UlT2fn
VKqOW4qYeORYHhbAjKslHW5tSHvQ8EIA89hkbeerY/3/RK2oFH0qK0l31xy/wGVulK03hBuRwJmm
UI3xkL/TD/uphMwNfYxMXRtVKQLWfNUka802OUEXFM4lFvce+hl9wlnFG9WOBpQR5AI99H+HRf6o
S+9h+2ez7JhbTGb4MFKTLjuNWGxklMlMqAFe76GTFORE12mjfo8TVYQi29H/qG5/LXQUqhe9RHzo
WW4jfMBpJDo19JZqjLRRPHKFnnDSbT9UwQ6TMq2fVDwuYjE42nj9luU3EpJ5I+VAnkpm9j6t774T
TdfvZtu1z7Jt4voVzczXJUQd+//8PjzJElhIXJTAlPlGz4JjEQaguLjtYVyjP/xalAgu5eIE4qhP
9454sc1thwYQXSj+3cdBu1NJaXrn6c+KT/iKkpWJctudH35GOKmQIrOFlf8RFy3EvDi35UcaKy/U
gMyQZZQhw3azi2ZuI8XOQNU6ysemaEkF9hpiseCHPvo4YIHHLq/J4SudUV3yXI206CdFqx8qFPzG
oVdrU7bo2ccpoTB8nt8zAVVYhrkrJHxgkruxvLA2xgzZKCbnyqGSlpQW/CxUcWZIVmPHxnGsqcSK
S76/Lq4gOFICnp26s66dnHBx8LFoAWt6j7MiknInaOS5X1j84CaXyPz/FqAO+ntXX3UGVRpkOszW
Lzfy536LeMORjPSLrmwQnBzruUBExjibL572ky+B2rMZAd1eQ8f+f79vqWYalhAq37px0IQ4Q8jW
6XJXuLBIvUibDo15Amirye7bNAfVFvDav0vvypJXuXTa2aZTUS0BjPOa37z1qY4jcZ13bpZ+OeTq
qoehu5WUuzfEX9/DrrvhpUj/3cC4cQ+9o9jyZWJUsqNLl/ONloR/AIGs4/jwmKXCI0+vpEKGbr8b
B/YvtDcarRochLTJ1gwDeloofdsA1DKqJmm9MXaY32witj6nP+snwixv/tHYemqwtC8MShlyZeeP
+6ikOz6vJFyxjV0Ev1B+/DCh4JPm1obLJ/b6KQ3x6Ggbd7YSJrAU7mvHb15ABsDeB/WkOl5U2qlv
jmB8zdzgGSqMi+Uqeps1jU+tlptxT2gG4PIwJlY4AB9jDUJ1kvmPmv3xZ1YWL3KWYt4QZ0P53Jsn
/OJNkUi6stBKZhjJAEdvUDc864FMeaqeBn3FDCa3RCoCavrK1g8Y3VTv5sd6alcBTHStrOL1DxNe
V9FTyK5fS7S9II4+qTUEWFhp/+c8jUuOpZjkPTIKmVlHrtc51po/0Xs+YMbnELWU5XLUESWI9UA5
3ilGIiNKTnL2/SqNHIDhJW0SPh4ZNolwtWQv9tPSCcHFKdFzIseg6oQoxfXVhfrgUGnbqxWigdmv
T4fBif0SmaH1ttnYmG4gcIfCWyMwcdxUKqy7e4Hxl/ONhIJVnPAHLSRmqYoMo4iXxEDRBHzRa/yE
uiLq2Ow18oLZ6B2KSdPvvrnGol8XWaDQjRMYmortEHQhdmgH7CXUKFbCHgAaG7uOhgbnwSN3aVN8
mCqZjlWWfIoJ1d19o+hG1AdUu/KHvK3C7ZLK26rwGCFJHsLHk3Mqxpdv145V0QS0G5Aob5qKPgez
5p9ZdfO5QgAQPS2Ux2jptR6hi+nPSEJ2vRneBzqpIdslBeg1li6yPbjV81zobMX/fQrWESXUELZu
IXgLXlp2RuAZRQ1B2RQ0Vy8LTdhgUO1Ga2FQ7mNLKLtjN2gOg458qAXqw6Gt7Wke4cynUGNCwjA3
e/q4yOeabx6hRfAbZXNZMFyYd2xpWdQ5s7mj/Vnok7ppY5HetW2oQLCMy9b2Auvr+qtsZ7oeCUik
6LCenl0+SiA7uJtQbZfkyvIEIbQUCELkpgpsR5AKpjBpV91gD7732Y4JCnCqzsIqEfzvDcJ24TgL
jyOTkdZNsGue1ol+FIPCNb765zV900fdoNavRwCWrBl5/gDHFLSXcHiSlK2Og6BNr+dyXrR2lLLH
Z+1l//DsbJIC9n2RTLeovR+BSVpKYQZgt51+wV4J1fZUevVBvE2iBA5B7OABFq0Y4DTXjdPQ5cc1
oaJzrm7/sKQPYEEFfwRdo97sT/FO9UC3SS+k8E/ZG9mCUy1WIqOzeAE+SYafMxW9Vj06rVw4sO/E
iExvN4jJsfvcaC0tOAUgc8+69vPqy2d9wGUbDrA1s+a4IDJ2ff28GZ3XGIXyaAdQiRW6aD4Gux7r
8nEiX4kMCrEeW3vKLrdO475ezN3i7jHmtuSXFtlwcVlZfXQTRWjmyYA0rBm05Ft/T8dmo8QIjnL7
0f7jjWfpyXd0OC0W+InXJGd+LPEdrvJLqFI9i5dkhFZYULulHHSkTWaKjpHmaqLcqitu+5fpPajd
oEiWEMyQfCMa7oinATefkyg+yW0vm4kIdtyqh+t5gCqV5kJV+nNPkjnKxKsuIukc5E0LIDEM3rE+
s+myyYVu8MxBXvLNtp6L05CpEMGeIl3ITvYjHQquo7FBi66noPzsZMOw5po8Khru7n2PhL9SZKbs
Zq8mCbZI90tOBva12qSd5PPGaG82PAHc77HCg2HDxVeK9KZy61oQdEIdvjinmOeLdJ1LQc+ym5x0
GbsoZQLVHiPXJmeqSxnPoV7F7KmwbC4SQOXPTxdrFF/SMmaZPgvppDcIIP9LYonyn+t7x/kruZgD
NniR0zi/2iv76KJYcrgy6DNutwmRaOf0SL62WsVKx/hrjH+ZO0aeywLYVSl5aZ5IilGvCsY5Y33/
WnAiDNcGmbdWINfmoKqS8ZvpA+TrlifDDGfnqZ0oiYqCsEqLQ7Rs2alrhiRy1057szPcfx2nWNce
yipgepZCHGGUFrxcgtijLDKwC4pziEYPYpUYyMVwMtVqHJPaOUL+5soF/UVqLlEaa3ccodGzCwtn
+Shypzl0Fgiu5Ds6/guz0/1Cp4DFxuWQzmWxkwiwRMgumCHgYaol87fo3D6kGyP2/QPbU7N/C03m
67gseJ02m7YCW+aX7CkUoopCIfbj/eWbu4Ow2g+MSciXQErrgN8N2IAAkKdYGdzVHOmhq8McsOto
TJWUkfn3kyG5Ac+Ny5yEks+32aaFKHVJyjBb1LpapiltBST7EaT8izu4loDjAAKCS/nou0xevIAd
hbFcqXGWOA7IvBP5M5zDuzxl20Ir5nSmx8NAw+l/GaM2RkzsvHjU94ha21+2+/6EmNsPK3xT9BDM
XNMyayVjTcVQcovOBx1BTVOTYS85+qttD+ZGY5g8I7GFIKVcEsZ7zm8ENpTSYxIyInmdf2l5o5WX
kYHikoguyzPoRvpLbeyJhHYfBY5da2KYqSKAzpZU/orSAJw0r+SLl7bt5g2kiQ+7xNwcOSJ02d2N
2P2yfZXHxtTMBieK/dCylX7K2/hzFg0Xy1p43Iy8mvqMNGEPNoGuMfByQkxxtpjUSQWA1TPp5yZJ
O34BW42QZAiZrWcUC1oPq8kClqvUtD02O96Ex7YOLKNj4FBidtM9aGmU8MjFK9dEjkbRzBfeEna0
bs9V+5RoN+Do4D0dPiTpyq0camCrIr9eZsI1LPRSs3pIOJY1qkIdqguyZukSfwet/OJPsfL2H87A
B57VzNnren9sRgxy7P884F5KULOJIYI6npdaZ+q5qzf+mWClaYA+D8fqCm6V1yZuSWf0ml9UIH9F
Q4iRQwpv/Bm6MqGM2GCmJ9TiEVfxdePvc/+5JVWE59FCCOTcmmogOrJ3dkHeWDi0MxZJQ4xrebmw
HNX55hQCfEV8YxBVuOxGrL5B9RFFqvOGz/jb1SXdWneJ393JNlaZ2YtbCE9hJN6XrPS5pXD9bCx5
7fyfjuyploy8vJKwIf5bWUG0AUYdyqSOnWgdjhN8Dc/XNHHWaWEE3MTxLs06DQ+XSYXuaMmsC89n
3cGpMuOFCSsltkr+Ka0ueUPH+9mCcxZJ7vuFWy0+sZMZt/RwzqaLTlb2La6SI0tyYBZO5hFg705n
5FA83nJHS2JdLvHli0yrLbhBZuQ1uWnPzkrZ/UU/OKPDlottTfoTt5CTIAxcGsd37nUTrs8OxwZ4
RbuInnth/MCUkF8ocJYlYYjcbrlG02aXfRIKnRRdWqJK/Pdav3XIvd56XuxjMJS3OI5AVGDPT9K9
XyMF3QuNhbOgQpU4Gv87sOVPTKFHusKIxtar3BLrKn8rSd8hUKYADPvdi9oh5CcIcS9MbUdAldIK
fQr5AJnyJdaF1GhYhT08rQDwZMFSxk5e0aMUEzdW6nEu8UdAh/sLWTCuMo73iDRyuZXy2U/MupWG
oPEQdh4WMXvoF/AzMDCfAfiJ6YRvoIEuKXXkkq464VrT2SZMIKdaliQmyrQWNyJsZ8BGLlEhUZ7H
ekIQl0JGU3Jk+RPUx2nU0TrD63VHwyW6LDAXEE7oPOWAPBMuPwG8gGtOZ4NrI66AGSTNkZNGjz33
NgheuS0PMeuOzsPHmz6rUT7mTl1mBEaYFWufp/gcTD8zo5gvItiV4XQYdGo9Z9gYAp+tnPBFZfq5
DlxBx22FAqSWTDVLUVd/HiojOKDRuBo8gg/2PECXzzx8BPEP7H2Pcp6gy8/hkx44jP7dHOhOTFol
ccn6G1eRj8SzAgF5wUu+HWenjn2PyevPdHEHj2wM6dbbWR9lsR9eA7+XgBBQN5cLG4w9WvfHqNUR
PlrWtIeW8Gg1wd+wQwd6TF0pxkikzQewRi1J8PWYHCdZ10EdJ660MSWJ7SKRH4Mi0W0tFXWOFnAF
AnWOvXc7vLXjG0qiYt606tSdYYb1xFCiddPj1MMOOv/hwZc6xhfZu7v+t2vHie7GtWBtxdZIPKcs
Hvasr15BMqhkw+EPTNfi0eBVH5KIgI0f9Fwtm58Wzbm5KsJuT/j470dW+5CBgVxzCI4q+Cm65r9r
51V60FQmtkaJm6sAI7reIy4rcHHeRTH3LbJ9ZKODOFrnJjQ3IMQBIF+DdOXyozQ9SZJ11iyONomb
eAM+HIKUTYF7aXDr7TSh1lDjqxgM7A4sW5O3dn8+3iK8SvWIoPJWGuq5p5MRyVVxNVJv50w0mPOQ
9/CcQSBWsggZw0rtQm/DFsdilkMBJm95Gixo5Z41AKZl6X9A3ZLFtaIemXla5huy1aQ7H8JRR51t
ukw4v2TuXMfTm50y6ltSa0eO/Z/s/WnWsfbOu2yAk3+wm2ZmNM610aQoBD8ZyczWqlPyMFB6/qbD
SJgXx0vPD9AJr5HEFHnWLl8Sz+9GX+qUxhXU4d6lOhDzZN06NgtgE/py2RYHhwgAk9J5oJZs6WXK
3BOqXDWA9+Cme1zc1UvhNbALYV9RlHroGN+VJB65+binmNlVpsFE4cpTxzoNA2fStDk94wAsQI3U
48Gub2Uf6j4b5Y1f3tteAHWbeTDiikc8HRm0339rUWkNDC2YIJr/l1E+ut6Ji9ZVII3vF+ZdAKEg
i1bxgY+pcTQQJryu8iAk6EK72OR+0MJJH0iEKDpZAUAL2lbLA5MRwfXMvuE+YpvSQCGswZ4Znp+9
07jv/2iK61umHmggX2gzVXXhXtmZRzNkvxL5WQpkftBJzCLUQEebXVZwrXiPvEoVxILStF14Fbhp
JOj5svwCHDeFpXOmMhmJwjFn5t6WHA5S1ZetHwv2Q2RKuVXBALJiramUi3HlVFFOXggaijfj/Aey
eAY+6fjmas62V8DfJYlxGCn+gFnJx7WysyE3yUPVceFB2NykbfUu0GEzFepKp+003ILtk6OJwEod
eJuf7jewzwAJcEWvsQzzhsPyx1m6/6X6UTEsFTIH3PQEGi28oy9gKAz2lrJTCpo5RiUUB4F9ovYu
UvZ74GhHsXOePVnlYNw89PpTWvQCizqfmXmP+5LXnwtZE6Bb4+LJwnYoUBcD47D0wIlgJmXiGh9A
nuXO0mNJkSPVSVn8U2GBOf+7bJL5AhLxpYagAxAWR9n48nd+tDh/uBbCJ446orxDSHXBeEojuON0
ielrwkXOu5yiwi2LGflttizoXL2F+krYFHWJ51M93vlHTsVpp4thDPYEkIvf2owSCQ4BgGa7YI+j
MhTorSIfgnzyqLDP/dzZUrPly3sfuNOP0IArOYbf5KzCssvpOc96Nr/dP74CMNCGrr3Gp1cYCtry
8IkwQaZp77KiUm3Nq8ognjnRmzisxfglkujvJNXpm+N3vOcJ+PUPQVUIudFVzh0byMfndbxZL5f+
vDUgw28jRSfLGFVZTk2AGtwW+raffUlBA+I3Ner75ab+7bRDYnhI8aPBRocTqwgXhik7jowwj6fd
Z4rOzxvbou5UNAuubh3BlBMT7DhApMcI2kIdQ1kEjqesCmHJNiNs7d1SlSusgvmv/Y+JLpFEEhCq
MOtX8IFpD6cNzs1pQD4CmQg/7GgHwjlJBGSoZrB7pYK+TCYVbFcH2qV0FkYg4LInEaUWRpHQNNWx
HgfrhDlkVQVsvyjixmuSS0ETPW2eo0soUaFMI2+/SOyxk6EG1x8khYOYDq8B776lojnJWtVg5xVJ
oB2/g4uZuVqvaZR4Fo5VYrhDQ0gfGOd0/jougj8p4Q8GDMfhSwAkB7V7NCVOT5C1dP0GXeo7yPDZ
XK1O3UU1KSGGLYi5jMk2FMkDIYg3qwAi3bAiZFojneenkxBkszuOBvh8wrYsFfI+ILX2ABqFRgY2
l/0768UX9K0+TcuPzzgLEYMWEfzWgjCErt2CR8wMfI7rlauxxonSPMS07ZJro25hu9xylfqsAqNq
C1l878AmRCFdKLxQS+DwJw046cf4aRUdkOX67kYguhKv9DNwE/vgmuCfUP6aeMgJeg0473H9tMl0
8DdmN3ccoD4VC97EygjvqZ6M5f0AOdem4cmgDaf7+FmMs9H+bKpUEvx9/3Xgt+wNbD6SqFp0IGJV
hnKuOa0/N5JXbMnTnE0dUyEd3hor8ISErBexlHltzXRTOUQ9I1aACxGdyzW8NiRmUbO2STsBC7jf
olCJD0fhmV53Pf1lToMnTKeYMos2571XMH8MkvSoCypnhy5a5B7GuxemFxcgeHTitf4covlcC3lc
/vXDBrsUPB/3XGnG0Z1+/VMXPozHuh6REWe36KHbuvwjkIqx2Ih5y0iRAhqjAJQT38I59np24uDT
8d7tilr3Az9vUBGKEbo8PrTusfq0pOwxbsaK1rSIMBsILHBp6Y/bCSrwhYhC7WTParC9dSghLwG2
dOlUtd58wDi5A1hT1jaw93FsGKuIRsS4uD4c27T7/ZJPxbj26XtzLJidm/QA/ueRqK1mnjbBHxw8
pMSC0Sv0SAxY5rF2jezbvejhq8qPSEHxg3tJxxHpC7SHNWJWcBY01lyR3EEJCaCt3eInlgUWB7kE
IHP495GM1Nxddwp1egMe9pthRVcczvtk8MxX6is6/29wXVssW/tbDz01UUGmhShOFAPVHpuSVqYb
iBQ3QCN1m84LuBfIOYN8QJs8KHVk6hvn+OFGyyXG2ZbYX9C+s6PY58o30/tHWB+c3hMXnHOmZHxp
B6DWSY3nI1RkUIKip/+zuOym6/oKm97krVT+G4CpUEWyA2uLYTokN8aVXcsMzQoib82OB66oWxAn
jTdGJ/rQeK5rauiYZCqufCsQU0Tfk29/JwMYYKjFJoi3Ts7g0ZaNRTJovED41+gu36DME6b6K2xM
AkwmLAMBTxPbl+Sc310ijdZDiPKAQG4nvIElOJkLBV2bv5UrsKcYWnGSeHYyvNeoyrATEsvMLyQZ
LFmYJIahKoqvcspNGduHD5NP4XUk0H2z7G5Oh2rRsJqW5C05QSUPgIkTKowfNpvphnJ0eUXOkR/P
jLGF6Ie60ak8KlvZQOV7k8AadxbrRkiYqzhz0vSpdIpx691JW60BTZ40YTtrwPBhYcG+uIoHZm4/
XD6hAJS5OqylaKxGGj3dqlnrmvMqcOe3LrAKvGty01ae2w2dnVWhjKjHhPy4KOCy822a9Wz6eIKA
9eFdT/UPv3Tel2i0W5SqFXmnjlDJl2+fslXElYdjKwkwTgNrZFIDyzSx4arwyeKjMtN227LTCK7P
cEg50L1H7Vaqr8pin9QmL1gpbKeHr0Gjo4OCJgZweoxaLacpoPugNyhXnHPPQEJI/f9GpXNfKhNZ
MIAg/pPnVVvAYFqv2RRV99S+dsklMBikTPOrtXTmpiNgK0K83Z/Zt3elYXs5+ZbX0pG27rW7d4CJ
RuPJjwpeYyH7svImufg4MQJxolBrrUddeTOhpsmg3VUn1T2ZdOTgsRXX7CqTSNNI6oKaxA9mrZ3r
tteMkLEfpc8sHb51h66cls+sC2+8Tg7lW7IFA3meLI4AZffNN4o6cepyEy/V5spIK2MnFW5n6K5q
nLD0ebBG5NWT4qWPUHBFNxRvSQXpTS8yatlKMx+WSFtaQEocjy1czns7VYN+f713uTMaplIpe/dy
jpMf+qIkZJMKUI3CwkWc+/2baBB0F/g7LLkpXjMeYaLxchzRAvEzWqdG6tPSNOz00TWPDkKRD/vX
jGRCOWldIctqvLZixmXjl05BQxThUp4RvG+1bixzgqQQalGvdecTG1kBs8FBPARZLbUPk8B6gyBr
HiE4ryOR08N138UftQ5hHAHleJToTUuTntxtGnX0kPNHense06LnfSRYhr5e1pXrrmYVolxdYdhB
590sROiZp9qhNM7+BI7ufhGs+GwamAf9JEXNKnvZ+hAuKTQsXHdTYthQ2GRJbhKow4DlcBk/jTLJ
QxrIXj+2ejDZNea46U4i7tIWJ0yZzB8a5SWOx9/grA3hwmwaIeH8sr2SXw7GC5EF5SLXVz2t7a0f
QXkhbncvakSBMO1bM9g7vbA7WcE44tvgJ/a3FnGQJ3CtJn+eDIGiaLSwrRIb4CLsHCcD6QjW0Ex2
tMAkMzzGCEkqXce5gwqrR1VDJaAhMOGZV4Bc0eL4VcIYjzw+Wo2jwO/S+woKJluv0FmGBobaSkNE
ibHzcBZw4LnAY7y3IH2T7Cc0Yh7E9HlyOrO8WEcxqV/q0/gTXufE/LZrJlG8uhXgmXx3c8mQIBO5
NdCGZzkJ21YbWNNT8CtCI5RRMjHAkhI3o5AOyBdKGJTvg/ZR8EF0OI/TJNrJffMKC3ReX3ZWQSgl
XA5QqGZvfxM0IY5ajmhXJUON3WY9+LhFCynFOnZxpMnnA/E+fFUy79xIyiuPw88jtMq/0cc8dffF
QSE/Loru+zIjoKxpyCyX9K135AKG35ONYE7IYEj9ZCtswFY9OUcmTq0DR9Bfr0FwWF1IHnxZ9wON
3D1UMO9BrS3Nd1cSgaXrMJ0cQ6IT6vKc2RU/C4awgPWUukeHNhsxWHrZ7SYWneGlv9Eo3rZnxd6x
StsQZtEr2ybzI/bz3x2IS9kFEGcQhlsm9r8tyU5JEuM/w5LgKH89BmT48LWdJv30f5yaMEfdTxLh
HGgdLlh1lu+M5OTPynQH/I8LUme/P5B8zGxwbJvh4gSC2wjhO7BQaMtDYEKE823UX6CNv8+4nHO6
S4giYlWL9AKNBZXtUABon2oB2SLMjJku93wwx1OVboB/zN9g1KynhhLFr1NwCzZheOSIeouNKmjx
Q5w++5pCYAsi2b79c8+R2rxW7A234poXdA8mIbhU/Z6ntZ9qAnZ5Z6I3POznAPNK4qpMUcaAA83x
+tP+DzI/Sn0BL1V1K+n0xOOad6Q8KLBH0S+WU7VLr+SzZ1hYsXZaMCa2K+svcVEcqE5dYI7Tyaew
h/wKoodt2Nt71WWBpuR+91V78pJz0+40raXiY9hx8lJNTfEFozloj30k1aqKu9ML5BlRYE4fIbns
Sz5aWCEL15ZHpkXYye+wdQA3lE/k/0mh9ufDAX54xGmG2WbxEmjneTyvuekY3ybrUfxbKSCht/j6
J6RWd+n3JHOhZZ88eqPjGIUGVE6vY+G7nSMeTiXCnaW2ue9jFODohPZr2/Tq6zWPYBPXFVheLaIv
7Yw8AkEMNY0i5rN3ZtvowcT3hF4czLmfCVh8953d52LnoecXRToY1AJozCxDEbb8AF+g/9Thce/X
oSYZFKixueq+AfAqNx99lD2eizm4HLmfTEixO588A52PHD2pjKauqQMFXRvFi8bFg6XYhXg8KmYZ
ckOdLuePB9hxGa00tkrbFWPyfXeOzgk/PqtK8hwBFhAgokjNcKoiwbcZrHUvUnJAsGhjEbdpgHpY
ZkZpPw44gzfJad+HwNNaDV7eLk+yOSSdUxifbC5BX1T+rMAJWAwrwO8YiLwjP1oIxtwV29FukV8k
jup4oEyVPUl+ZFT0CP/gLmz98/PJOOQ0fqrf4IH8aqTGnnfM1kVJ2XY4G7aJBcYwpspm6WKSVXUp
mPG4c9YpW9Z7+u0aCtWv3O5tZMqjmiJshGQhZvGwDqoTCCGiE4TBVMVK2EbnPrsZXS4RKk6k+gDz
Idur8k0fiH8LKyNoQgvOLpXaYPPgGo6WJEBYz9Uw9h2iOFiw4UNFXU4ywaTk0tU7v09v5/pm7RlT
DuCUSmo34b5ot16XeKize7wdXg0UYBrqvQxKu0qOK/eDFHOsYm0AMqMb5Rhau/cOvqSrOFuZiqym
ledM0K+REv89CAC514gtui8DbbG4UkMObS93WK5GrUwT8IjaTALYcHuoslVR6H9taGmD4tL0g1zU
CvxfOoeXcNhRkQOH5CmdD6QG55ByVRaCyEMEEveQ6wu8qAHzCyF+lfwT5U/wqqCG62f0pUH6iM8P
b2fb+UByukGdN4G5mOLe5qVOxYyxJvIA4z85rJiSYuoZmByM6C/fxBL9CzMfJCYOXwHz3XrXQpR+
DFO+Zy65YZjt5QcQn8s/3p/QaSbLGYXj1SIu7NIS6SojA8HvIpe6BuiXtx58TNkYCX977bPj37wW
7aphnEzNpoFXJjiYhCF2hAqV6AUDr3BsW1mfAs1wf/qeIlqq8y8/Xm6FjMVlYzI/JoF6IrFACu35
zaqO2Iq+H5F71UHJQa8uVCL5UVdq6/JgfT22m7yg7nzO9k+S1RCgWP4JWtMkoITsMkDXX3JjuEgk
0fV9R5TqMjWGNC/2UZecsSPW5gQISDOlUO3AP6/tRkG3dzKpqHqlMZctv69NyeVkQcuUasS49x2R
Dlub+EqIb+pYmuua0ieS8syJP7Qn85lg/Ly3Pg9tlITleJAfWZuVktBIn/sYtmPWeNnDe1uFdfEJ
eSTMxBUnwSEwAsCOKarNG4/M4+SKOc3qaXSFpP2i+1uXqUjG6JeuFI+ShMzv5KPkttQ6nPD2C6aI
x2IQCnMR7Ix/9aV4ZGl1CdR+0CTuwWLmXssV0bsAnTosGzcsTi7pIKEwCCJDR5KZxM7j9jBkVEc4
N0mYCJvGWDXm58pfjXJLSgXMTVDuHhXlyEqWi3vMvXHrdPOFLvYfHLc9wNRAvGW5VB7HlPHCsgdV
bKYODkEG/PL9WeGP1bQHJYDv+QFJj073JMOESInWLsCUyfCbY1LhwS5QfFzXxIklwvDGbetT8cfB
RvIqJL+foUiLknJymVnpn2wl7w7XkWjP1Jd080774v1hL6mP7a9QkqWhYAcB/UDlSx5/DqJdzk/a
FpleJzgjvjOxF9Ik1dRirX4ivy57fW6k71JNYizRYbS4pjjczffpnIwTN56Xy9ixs/GVbpqhzK35
C8djXNd3560oDv/YjFsiqV2EyOQUihGZnhcuq3Loz/o8JmWfoD0vK4EfOER42kStazNOxk1ns2aZ
JG8QAZKur4ezGosBRrP9eBIykz7ZQBQM98vPSXrvuEewJhTR2/YKiWScbYlTbhG3unhPB1tru3E5
7vFQdOSPSXPQ4NKcx0H/eEd4y5FrL2ikShpZAR1sOtrCtIy6baxdRlg8fiSThaujokIPpBQUz0yL
0eIWpPoXeKME27kv7y1ZWzDVUGa9UjNVbyduEbANdGdZ3dBdbPzQrTCVFYpSL68QzVE/tyFiIPFB
YbsDLfzZnz3up+TyCUIUkwxVDyRV7ztpWkwNhTti+vlAEvZ1oN9qfoUiorg29GyAmum6VoxXlMTH
B/tI/3pBakLXcy0JbAfoecXBesq8QlWJI5AsAWMj+mkkZVSvfcj3aJYSupfQS9l2EhaerlE1MNSq
t2hqKAIA4xaFjEFuvFP7Vv1zkNK1zicQGp+YXO3V/iO+bgzCtnjkOAJ4RA179k97WEIhTwvbX/Pv
0nrK0Jyhb5sPYDyMYHGaVtLjc51eVXUdp4Wn47cbqwVW6hLQvPDSNPz7UM7YzeOwIbJtG7dCHlO1
6DFqc1cbTrkv1AiTzk0Fwu2QoIHFLtqLIKtZcetKsEo7j+FCxJE7SH5iNYDCVr7GoGbUct6+NLYl
ZLycfUEOMwhmWn7ucD7gnjAya82M/ULdsaE2XQzHwjXDlVjThMclMIukReEsdhWg509YHGuccbei
a+0Y/p7GPaGjNavAG//jqSETI8vr+a54aUI7avP2fFUjt29VLdi1qLMbbvfZ+CeVr3bWT/+9cXXe
jy01IJt7vVgMbS7ScJSr+ocLXWcmnOmik9zFnScw0r272Kymfp5P0yyqThR/QomhG9AB7ffnLL65
WiGtYUWY/YIiP+zIfGHlPJQRfku3k1jOr+IOEz7wxgPuyTZfABwRm6n8LF5RzfQCDyTqUG9d6nSy
h1Yu6eN5wz4+byA1FFJpyKboVNowQyhWuWk7tPVfeAaWDFekd++WM8a6jFPMzX0ir1WOw/9vkhRc
7tS//41Zkr9A4dE1/D+/rv7s2/KzI1QUcWE1tOji27c3AoGOwqPfFXgDCIn+9AX/KTrR+S4KrHvd
nPsipU3DwStRXW7Yn6TuSleIsNFSts0KYIaeC9IkBbLZDRPQrjBXiE5pWUFAn/SvLRm3GKmmkWfU
arG6TyHa7TeJfebfGIRnfdU75kvY8zB1fvfLlZK/8Tvdbur79Hs5OaoduGYy1O+OuzfFMWK8tOzI
PKLGb1paS5WWNRgm0DE3iWcW+wUwnV9i3vZtVNDI8LSoWVN4dUGGPU44zt/ltCSch9gyicX4944a
9lu1HJM7xhh4Gq9PsLwUmdFXAVqmaXneHaXIDb+ovRG8DxMuEnA6I9G4Zhwo8wxBasw9EYV9iux6
cik05k/m2cGCDDCvdf46n2Fs2WH3j9lcXjLCQQw5wiS4v89pNgnXRU9hcHWPqcyWbIVEm/U5wBKG
vaLmjHHdQ5kalKTfSLRaA4bbLdr4TSsx928ZulaQq/JndWVzl5+y58d+1QHhPef0jC/RtjS8p/bB
KI1Xp54QKVzHmRPL+wpf37+gs71GbGfZ7Ei2hoHW9N1kAsbv07QP53o37rKAB9ozma0l1xsmMw1l
vAkpGjg+oEIDr99CTTBFononWYmGAty/Q8EPYNri8yG+H9T8m6SZV6IQFZKGEdrQvionZdbF9LT0
bE1alvR+pSkj3bu/RU4SFDlPAorBLTN381he+7ZLnMVEOFxuyhAWVM+qhgqGanBOsaCjx5cr0k1Q
s81rHk229Pf+xATIv6vOEFushoSi0xarlzTYxmJIG1FCKEELnP7d/eR3KB5vBc+z+rfJfUPuHEDQ
NsnoL7Ual3hYBT/LlGrcmO5NWeNqt3khShA8ETblUn9kLBzagRfVG6NnAkWt/a8+lqs+yeig2vNV
iiqbbIp5+1VJOIii4h/e1xO4jPnALUyNsVKIcNaBT5oid42LUFr2wKUBNmaQ+vrmjOka1tzKvaKN
tEBd68RxIFCB+zRbSIKk1oWkX9499+LXAAEsYLIOS73cOjIxLHIFGdL+Sjwp7Gyih2I0qyJhnSwt
H+dbBcduvKpa5PHHVoAyAIKR18fNfuUVrJvSmdUnChFCXyZ4c7KJ33tWGbjvy9U+IrWDDEUCFIUl
jWG1ibA5HoIqr3HHkW6Hi8AWepkcMslGCkVzz0r/8fTGJ7WcgAIVAvzZdmEyj/BeX3ZUTCobqbSP
N7feyGUtkY0IiT0USpVj+alk08wCivvtmD7RusrRpyI3EeJ/TYlCWIDjz8LLNMnyOXmNNJnehYj3
h/pS4zyxi+/ka9ToFy8hgeaIUrMcQOKzN0kdf+5DZ2SdWSliTokKre2ruGdawvHNec9SHeiYoyH7
eZdqaMJzLqei2jnvIPH17fx3qim4HItDABn4d2DPwXnO0nLfmwUqQzbfIYiAT/6Rn+02iS3zZMlw
sw74XdbZb0NIwgwpB4mfnfhVLQpm+AWoxKS+/TwXa+Z83i18qxurZchDXnUqJq0TD9u9iXUoXtmD
nTxzqm4TN8zCSNnvibMNJtRwzvgPdtvd1QtSmfRgy1pBILKO+lGsNviw4LeInd1qMe3vAS0up8pB
HOAPX0HyItt2+LhOCotJdUEcAM0TMT5u2hKGnU0roZDLYRDVPXpRPFrnceS7U+LpWdC+dU51OYRE
aq7DEyg4GIh/Lmw6oluM7hvHMiBn+O+A/13Qg6klso5rIdf5unF68xiU9FBwqlZRl5+Aqx+hyQVu
h9Kdcwa2XlN/3podqI1oLt8duA0E6VTYAJUejgzRI8pw1++JjLrmd4Hz+OEAqCAUCXKkD80ETZwG
SYt7dpS5daN8JHB7Rh5+QyTnwJ0bjrWEJIV48/Pf2Vw68IkiCz6aVd+H8JRDeTJVDPQ6yQCyLPF9
m1Y9ZS3epCrqHaF3v5QYcXrX3Q2IsuYZG6XhYhnjxxyb5E0ZT8Sa2gHzY7EIqmS+hc8nI6gfie9t
PzsGHkQ5Ox5OXDKv/s2XgjOXun5/SUeQJ4MyKoYzIA7VkRTWTgUG29SuHlRXYM9HPxwmSAQS52p7
L3QCY5pUa+ZrN18zqoaDxJm9NaUCeZSWdn8ddzXqFRcDK+eVHQuFAtUkJCwkG1n41bLLBGADWDXT
9Xm5vEId/wcGAk6uC0dzgFk78btyBoEd7S34ZMWX9S8nkAHus+8FsJZClZBLClaek+vEjfxrjNeX
36M8okpgXkjxcAmGtXE5eZWv5aSiRkJrYgHGZQUBs0AJjah9PJk6cIbaRkKeKHCgvpPmKfP71DrD
/WhNjSfcbIJLOnqniliHGd0OdSzYhTmug3Ywt/NVKYblhDYK0/ed9/DL6E91MJeeuM7/IiSlFVEU
FYhSZAvA4mWHxXRAudXq+sEYLjO65cAXLGrXriPqeuo387sZw2bD9reGizSeBrCz3RIn0k/AMYT5
4GDTBcfgcGGXcwQAtC1MSHo026rx9zK5fSeRhaJFPRYfK3O5Ka50cji80bpfA5HsQac0HyaAJ7jd
jzKTeL8kPi1HfZPMkd5f1P7dLMprp87jvA+WkvZv3WY8UIJe1QOSR/9IKMqAYiIBS09cvSVDedC5
bW7rO7QrC4TWE2f4J13+KsB1nQ6dhM1rik6Jggfaq8McTBQhF9lIxo7UBk1m9clBHKtnvmL+JVND
SWypq3KlXnj0h+xOzW8P39yaoUQ1y+ZTtzNVVrKQa2m9c+1OMnOmJCulgPHxEaqk6hdr50a/5/OC
uBM4lisKHmCD+MeoDO20b2H0rNpyay9umgBjZworz3ik0i1/RBGiVu1jlttSxHZlctqReRD1Go9b
Otp9Z3tTR48gmgQUg086a1y3U1HKNp1t9/5/E+S3OJdg9f07QQXyVAw6s51Tx3KbIlGb4ywJlqEM
/PnVmMfZy18j/PB8KHyD7zxBUexJba+Eg8GRfWWgAMZuPjVaCWVVi86FvJJ5ERrYnznxaq9X5mBf
W4Y3BI0PzNPV/9iGO/F3BcwAkmaxyb2L3gENviKH4959hXQTnem3Ez8eEkPTH1ke1AD+OFfmCAvy
vZyb64HlZ2FOSOQRRrB4xOlZgp0xW8ne3rlJiclcde5kFBTQbxK4H3dqldfeN/rIilD6ad5TsUoH
RI4iZCrEqnA3nfobiAsR5xbpuJ+tPKGmumztRB3ODnKZGTHA0ToKv8tbNcq84W2dU2RuMeTPH9ZF
Llk0RTj0U7QH6vzAmX9zFweFkXxPFJcp9FgGi5X634ldSDhSyYDwMQ2Vo1dL3/WlMS7Uk5sPFjz9
JPJelfwPjMs53wL8UAlGhLfVO5QUomvsPJMvKbmiSWXkEfbnN8bndZInd58OupqdeMq4H74S/T8L
Z46YyIvDWriQp6xTQnMsEPb3E4jpX9Pk17OU30kcTjCY0i4F/Lxy/DwRJRnpaMUCkni55wb+KYNa
uXRLxVJIQLQ2aGrc65zazuHJtS9ycPPN3esa3wgvnewCgoFbujHs4e7l8mFNAneAvE0k96VV7ln/
ED+BiZpVREQ5RasHvNdkw4J1KBOmLoDf7HJEn5UGU73UYQoD2xR/HYHe6OC3xFdOzt9RTuWl8xnP
DI5lIB/GuY1FPUNMTgRm8Vn3/S2TYyU+J95SI23TzDp3VZ0Atx67+KBdKslEHmNBe7ls0CyZvCWH
rY3zNejoHzEVRdd98CfVHMgNuX8lcVgY3n9ABBarPXRCW94/jsKosDTFG2z7kvMIgP4roUDYPkOV
ZLGERyrtKqV36kaT18QTG01M0yUZT4gdJv0aqdZQfyrvPzMTduR6uDq6AqL0SbcRlLxBJd/qLnZL
XadpdjWbGeFfdbHHXehJGJcO7NB3bPfpfVlVAAU0A+jEwObcJN42XEays6PJXiPzlaiymjScDHTL
3cUTC8DOVlYTmsH8E8e97xR1idQzbJfZm37XC0QbEnjsRezRsysghBAFJBnKBGL1JAz+dn+idtL4
9SElz0clzoZ01LDbfaK84mtd1Dv+7jjwwN1O6C/0pE93fr+jGiKWYqre2RQR7zGTUcsD5WJh7W6Y
ltBc4VLB03Sb3jxROIkOgl0jFc8tU3vV1DedBE5eUEYNUoj3FE2lWCezPh6TLGpFW0AZL2c2XyR0
Jq+392fL2bLXInNTK6tLt5lJBBOsxZ8mcHRZuaxj39Dscsoi3zdki7TyKmuWgvU2gcBf9ZhD6ZFT
kRbtXndaoG00bNcmy5EETYlc5Gy7konGos1dR+etHPLZovwSbizfcFI0cLNUpePWEXb5vQeqYH3h
As6tcl3ifrJQMHPvbo/plfu2EjGPIr+j5NezpFahnI+AmyZ5C7HVe6zBNQaPMpLrDQB9wfRuD1gB
UPdAJKzMjinpMSO778gTPh4FUIDMvf1huoM96axvN6iLeIfs4HxpWgszJJe5ycqSxl62+QIqe+rv
9KcVEOcYsTWzmIQXdgsyOZ0Dc8RvhGvHkAH+s9i25Ix4ArAB/ksT4R/P//pFLdGEwDtm5hr/vvn1
YKvbYP0kqJTd0oMpo228dY0GRQU2q0Z/unCli6dzuVSittBJm8W+RUXWo0rR3vcorJNB8aqnVc33
ABYZTjX2Wuvd5R0tLEvQ4yAN2Aw1kX8t3Ee3iG8MZQlVgUnh0rFJVfIIW8dfgmRjnlJpOuVuRBL5
cITe2YfSmFSpF/xCkBmp9z9Y6l+xWLBlLkaFSATZOA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
lz3B4KHX5z7HJK6kHiZGMmcEnUqLtTRT/n7HdY7szClNEEBtVq2UQW/wdwwMN27AnOLZPVfuS67c
Y2O4fk1xOw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
OUoXLY9rVEqAKiJgtR19Q8FIQUm9wPmLFXF2sem6w9gJVRflCYIHWjOAqv6eppRvqeqcjaja3KKN
iRxsDXzkmdVb18CNyYXYPgZU4MySqAPoAE8BZ3alC446EKqG5bo3Faah4iFiaQ2fsSYQDhznQFWV
FIedseAJGSJjdgeT43M=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
bHuGx6phwwi065A2gw0E1Tqc2OLDUoohEHY7mOoJcUQwvr9OEJ4yz01Uls3wx2UOc24N+ANXe8aM
YdyfwspjYSBviz8nI/XUT5fPMjNbtL8HFChLorcX+K00Sc+A9m1I9+5W+Wd6GLSKBCVYKnWRn9Os
rc68y/GTowadTW08aEEccqOavDD8XG+R6gQqGpi5C8xq75oqBRmE5yNpxpBXxQRz9mmAsJcZ773H
BpObF8UUngkYlRzDjfxz3vzf6lVAPrLm55l1zEsel1LRtdqlRT8kBTrz1kke43v4c6xNv0u+i1Y0
dvxmNCEmLNrwBuVbcA8l6Jjp0k0WZScEgrEOCA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
4sCk5d4E+rPjLUhUiUrzCNkXo2ztvWgfU4Ic3n3YDGHZzWC7cjzTKSJroiCXwtIaQEIL5FpdrGOo
eHf9JlqikZvG/pLSpSZr6BTZioOpsjgI4CJq9n0wGhpyClKm24hGzYEPH8AkBs4wVmgt4sOHvyYc
mYqTUQDFFlehrx6Wh0E=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
cjjanW9F+fseEMt2SDd6R3KYZVrfLHKeq8ULFHbP0E7BiwY4Vkec6zVJkc5FOAAhZdR5Ywc2FOnS
jk9bJ37QuAeSdAcrSzysHiIJYxA3kbMVuIa63kiSn3dKlLmPc1gZ2/UtM3HTBff0RPQzxl944kH8
SUid8bQM/bx+7wxLnTLuo6uTok/+c8ipzvZZ5iJ9DgzZyHiiuOtKu8JWNRVw1P5d1QqQT3EZ7Q8j
fnqcUNAmoR2w1hlmAhXTJgZbpiKUcMF+Y9/twpUzFl3rdEE6PKGzb5YQ/Re4uf+MJU96/KSTzmBR
Xfe8WjI4zLk+NlEm8eNku5cgYGTA1pkwApl+6w==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30640)
`protect data_block
PKlpisMKFINH4hoELw81Ae+vpIr0xr/BIQZISQh02QmAYRngfWchi+A+2gXJ0ErM+PWm3fbvLHaf
UADT/opvnHMCrmwuOuQX48J/a1y0sztGKIX1Vel5FO6hRMqs8pcwPmwRijMiKvmK732L3/573+MW
lBER2tF/3HIkoP/MaLPA1T2cgrypOOEY+9MoBGOqRpRRGW86D02rQwbmJWhFSRrwlZDw2Gk7EZ/o
+yaJZn0VBgXaKgjAnpYhmJMXhAJDKHo56QN4YzXQQb72j9kibgWDDDGxKgZ5AASH4guaP6rkXsze
bkkeIYt2pTh+ZJ9PFfl2GbaJRH4xZCl7hMG1MFNKSgUvDFKGXMZk0o5lug5sYSa1W8d9fSiqs+Ki
NgPnbvQzOUjXWBhicrVI6CsX9S9lzHPq3M32RQoPQRa8PnGdxmr/QoZQMMEijhFRNeCl3HR/2Res
Upm2hNwowcxPnJsa7WtETA0oZXJ2Yfkm6TSIiYyAZ4TgRFNff0r3fPp2fKx3GTl7iczT8SbvTF1q
fdMlFfvN1RJMgLBA1eLlsxkgBZyuV3m1B/JEJqAPZicrRyEgyX/oBref0koEZu4S4RIniYzehiOp
FHujn+tVAvM7Cns6LJaFor7BcdARrGJnhYEbsP8kSuqo8pk3DiN9vdf01ajeUSMizjXLRHXu5HC9
wvAF3SiIWXpRPREBhEQmCEEQc4D2N2tzzDZdR+LHdbUYOyam+GX0kREemtDoJlHnsCGAFMf+By9n
JQy/6BiafcSIcefxBFdpk3s6Dq01H8Gl/41hNletHHuNN6apEmDcG2FhtvQVtQq6GhZ/FTyL5ALx
UuAQqFu7SmwYQMvAfgn/XypG7H3RfTlUnxOnUCDdGOzVzGL+6asl9sUIysDJdPy9JVvZfXE6l4Ze
ZeqmJrFgh8nd5Z/MR3mspLnkMuYY2uHY1lEpmByu9t0SySRzSWHYik4oefw7zn44Rs45ryDoE8qt
87U+Ajn3TzH5YzmbV+PCkdhS+PrGTqLZ7HnBhvs0UADaQlqnImyDElV0h5+aHCWNVb0ru06CfRFJ
EGWkf3wZvoLk/RX+VUEIETe0wvBiVTzx/kWvOsSyhDerIO2dOIuxHuQwN4d2V83qKHD2k3HoTC7e
lbGRU8Qd68jCA3LvgBLKDo399av7x3LKGfXb8Mjd5Wc1RLFrnfF71c9eO7LZtvZZD+63oBFUJKQC
ciOcSiijAQFGhi0fZgNIiDhtuhmgreEOQfWMIUkJIz3jKNVAG5RNMCW7EzkIUumI2K+J+DKUrcq5
lYmsf41lZOts/A4/NVC732KITTbeA/ZtI8zfOW6z5YkMSYj9vgnhpTM8OqE4fC5yPQ7rzAE1kphs
bXebqv3olwbMys/UsWnFF9Wk6byOxJRKGGwGo9wao7oN12DlfBZI8JI71aoYExCqDKkaRP46ls98
fUTLiZDMgBrNWZy16TlZ1AE8W+y9adS+c3k6W21Q843A19ZtE++YFl7IAtoraAQwMwoa3wAyNnRv
7NULtrcPHaQj3qI/SVBgFNXnMznXjldUj5vGlibiUhhWpii0Z+u13+C9o/yLqLp4ubHDCkudwriH
SXDNzipLiwNbMi+9B2ek4aeaZ32PDGyaLGzfvNuv9XrLCf0LAkXOR417LTCBK0a97LYn8baMzyR7
L7VAJkeiz4lPPQCAma4mYR+JrDjXHAtRJH8ncjbidTFJtwIaWe9PsXrElHiXKm9amkibVAQAYqma
J+dJXcGGjVGKClHzNdtTql8ptBmOmmh3UzTfwgSPrDkzWOBu1B4/3qJCFBnh4RyxYdcmlMvL1rxp
GozGCE/r9axZi7icgIeGKz/YoUBLhlkk3/vuch6a+72ZelStRb/9dBDhFvoxq0Rd/YhGYiYWmqBf
dac6s3qELF6/Jd94pfZqWx6ziZE4ESu+uMMQKMAxIB3YejMQH37tuQmovCcJ51NeUKeEfrtZAGrY
ioJTtfAIVceUQk18WECGGzqfQJIZbAGNyuuV6TgkB9a5egxAwUUx2u7bxCeywYM12OvUmadtqNsM
wYnGUy0MefL57czVZTToDESZqgi6Q28AYKftoVcWAEfgNmlTZoAlMar4il60RoLzRDUx5/rGEgk3
Mc4odpDM64yuKQnxrBnY/8pTrMBdfmBVRwyZ60G/cQf3jGHMVfqlQZiVHZMH47IXTJKDe2YBp9uC
08EX2iudg/ruO7oZ/A/UJPPwvNHSZA8ZoKzi2+po5tfAVAFAs5EY4HsZzzQbgBjE+uk42d8ua0mu
s5TTA+yHCggy37R/C0Jep9i04CfA0IgG9rEjcSpdZna13669pOcOnPE+YOQqgGb83updDN5uL78S
LnTzvGmuQHIe0wwsna7CmKO8+fMkyLoO+8vZhv7fHL8vQK7hrtHxChlT8T2+yQgdkyN0SlyQGEqM
Zux3sxKiW//jvYuL+6BB7fta0QezelSYe1+NdWKu2bJdNEs1omVRDdo4f+fWmzmUMNM7EGEeD8aF
2odjCs/GYh+SKigt8lLaI8qytdUwGVcIyORFuYTNhtgksEqTGUVxmDuyEKUzyHbFXdrIZw0/9fTu
NmReV5rMn/tR73DRRMsuUnPzH6+/L15fHulJooiCscnCQAWuP4lc6tGcXG0JjquDwiADGx6TTZOH
e7JrEZfzIBQEEIlKY2gxs96/ZqdScRseXO/UtuPZSFi+BsBbU5B7SdWs8pCL6Ek2pWqDRXdWet34
urJa7Dw0GtqmRcJ/9mLuBJeNgL84tih8N7QEli3lHF8RbdsZHRHIu6EPNxXp7Ou5QUbaQghP0p2D
gnCa8/FNsHxW0uC//CWJ8ZnXZyD9wpi0iwRaBxSIpfjC0/FpW5uJgpQBRfvHFKobjp3lgVK7ewOU
gPtlRKi3famle22Hr6aRmntrXZ4+hrZNFftEbzuCYrUS2+TYTtpV/d+9iHy1IMYDyPkqPKwZpbdz
QDXJMSfxj3yACvoHeFFzgN+Ej9Ro1CV/E2j8ypC0LVLuNXd5NqSb5uwW5l1xxiFWStLQd95GITVa
nR8jxM49Wv2efszqim+yTo0MFO/kMsYA332KAcHe8ydQdtm/oh2H8PzeO21Adf2PWPCkHICplD2j
t7jRJdwUNe/kb1ukRGOA8fy272MjgDMERX7CPJ2oCmvkFMzqxC6atiXupY94pVwjFrFe7AIoeMMD
u/ewzOLmYYKDtTM6FjyQ3821yQ40ktmQnz+PveoooGduijWEXKqGZrIQKCbDhDwi60OUZL3AKuF+
aRHxm4kfjASt6GuY7DKlY8xcKPi9ktkKTf6vEsUIcHHRIG4hB0JJYZORP5p9ah0zFaaQHl2pfMVB
BH7u9S+9xkI1e8zFn09EOgm+SUY6Vb8JoM0tGOobBUszW/gdrJy3kMdzCn3CwMsiXCWjMcKbWbp0
RIkpDMrxXX5Lbh+JYjjhHsU8iqZ4BuCyxjxtXy4MCxzipOUK1k2mMZFK6wlgKabn+NS0HZgKj1Qn
JQm/qHkl670leV3/pDYLjaiR2XscDQZKmHcbLvdpnaAzmiWa+hQONfjv6KU9r5z82yxt32FVkr3L
MvoFAG+GPT1ItLwyqhwRKMZNOgVayxZRtArhf1lMej5b5uuQjfmS76667x9SZJJyP11OYOPeQvKR
ju8FSDtWDeJw3tUrdCqVhosdAaJ5cUXwdP7O5iyPQ+m4g28ESdwvikp3hnX68WGR8Vq5slAs+By6
kE0pz2hgmHvd2pGn/aRdtB2nN6vy2bR30lxm0A+pDMhSlpqKOjpS8qztEyXopZPDZmGukPyabVtP
HelsCXK+M5c0EfU9GDjO/zvqLOSUY3PVdu0f9az7J4Eh2YzUoCX9V2++7Ph0/o9EcUs9FUvBgS2B
TdvhjxJ3ydMHmQNGUC0OzTteVP8vOf5ZthGUGU0drRF4kazBcuch7f/UGBVrXUXXSBOz33iZB/WL
pBL8zKYkwt7gjvLvKzCGM7rhkliC6dkK4AZXFnQtiouLm9QOzCWEM8QpLum4dINvAojdQaNYY9W8
HJdeeFAP+NUHsfLyqSrORJQ8JROV5kuFgIOOBZDWLGCi+OqgjOTGSC2XKk6qIIxFh1FOrVH0McKa
tX9FYQKrxHOf8c7pAK1WuJbTwa1q4FqdOFQsiAcj3WlLmlfcGczSNE/dcjdXJfHk/cpyZBOr93lz
WKk+GL+0PM27jbIMIoZFqRjJBkLl3rRdIqFidZgCqxpfRHSxqAyDezUk9gl5HbqlM41MjAnNBsT+
x8PAT3yH+qdc/nasUws6i+H9HEc4pmOUSlQ6TCcJE3oDZcUFcieWmqcCxh5J7qo0DY+L3xputE/H
RCM6Qa+hWUJ/QrBPihhNZciD/mRFNX282U7m4VIC3HKN2WZComIAbs9aJjHqAfvdwJ8+elDLFkDK
7YcPmRKciRwviKwzGWnNaooktwG3jhAhdNCQLhsSiv4lW8/bAELOgo03F0NPbsavmL5Xsrw8Lg1K
cZACwkCXQhkaO2sw8lQMBBFStR7igoLbSWSkMWbHJkHXcg8/R63X5INrNFj1TeW74KzzHLuHI/o2
eoISjHCHoFsc19xhGiL+/V+Bd5+S/G9RiTIl0P4KImNb+1SQPizc/rZWhpixMlr47a3aQeG2vOZG
JZwLLJmqPCphx0MIj/frk3Nl8SQMrvmR0+bYaj44s4oenKGnBzNbywExQ2m6DlUZ/srigt+aGpGZ
WzUzEiqkPAXM9xk0haKjBO0e/+u2+DUM/JyDQXWYAYa1Ahg89hmR+xEp8OAGzoqo8wqgv2tJaIO3
AERiFC1XExBUyvXgRaAnx0WYXkA9N6W1ulmLcL+y7+tKfifLeq2BnhYMavY1L8+PzOIt/VB79bxK
EW3+Cc2omTQussPNhcLFYfMu4DfqIaRyqAhjeo4NwiTLxJk216kKeZjyqi0D1cBfZiP9q5kXTs2w
ja/i1pQ0NaZ7qrqhIjHAm3FgMCR1ZooifWOu0z9p6VvUUSJnxkmVKe126yrUnlAt8bC/isKySTRL
Dt2gUip5cQUJXyLf4Tv7VqKeZEBZRD86Y0vcExaWP0+zQto+uhJLYcnbkwElHFvnGVA0IDDkY1Ds
bXp1EAK67fwlZ6VSoU/JlH1GQixBAi5Q4Sn2iYGulX/MYSPMLxVcC2/KECZTbkeC+w1SVVpmRuCy
U5vKEZXNdInlGNtmBQ1UIPWT/pABZnRHHWytMekewusMfPT0yI+cT+lUyyou1+jvLVVZ6XIeoVgs
RE3RPrtTPE/IIy971NjVEGxKtcXR2i6ovFf3YKpJNuCvy2nMW6K+AesLRFYMyiKk95taN57rUm05
gkUTFHL34PbkngihPqj8ZvEKDX7kgSt5nVCy0mPLi2EdoqMO5I4YoqhEQmjpXVqIzGNzunqXaXc9
tKuEkYaGV3Qe/BbyyDlvnrn3KfzWf2sxc+Ak2zlVkhk82YKJ5VPYA1Ora0J+QKWk1kj5+JQHah+b
vXM2/AdlNin6ySmZWDTcKWka5ttuSkRW6M3KSB6OM6iUn26ve8bKiBM6TSccZthXkhW1+r8vzRKH
HK0OeSELmemw59RJ+OpPIU+faoIOcIGUwHCik0Pl4yqEi0AUUQJC/iMEXnbEMQ1viq9p13yO7KhJ
vtly5/J3uJNiJBg/SFzismYFku8rNQiD+c/cRNzCG0b6ALFK0KxA4B8qX7cnAC5kaI0hkxgmEJgJ
hCJ8s02qxFJ7HodK/H62QmMEuYa7hlFMCNrw2pOTPt2Q1eGc7UCpRFsAvo0rvIO9UUVkHJJvXdjJ
V+knXCh7D8xBCGDE9NApyhA9X79O37hZ4zhjEfiJn1N19yC+tehEwLdQSPtxa6mNScCmJRvUupzp
78zSC82jv28f3eR7ulZ6ksnPueRFB2H9TnmjbPdhG7SD7o+hPjxfxelv2CDt+Hvq0aXaJQtiYl0k
rmWLSEDrEoXAIQheTufrwMsSCgDZ2cUFBjlJdS6quh07wIO/78NUbav/R4F8OzB4E7/wUiY36p5Z
JkHhRxlqK/2e2wTRe2Zi0y5Y07uRTHlMmX+WYW0KY2KRQF0MIU9+bE9IvObrLEwV1e8k5c+6MVoH
y+edDgCbnh8XqRUVgFLqa0AEg+Yb4K5UAVLuxAf9I4bsfKu8WjlcGBYyg1JM1HvTba/k0vjcjmTH
/+Ql3c8tOh+riJO5195XI0Vt37vwlx89ZnCyb7El+8Nto8c+eyelHY0L4wddaFleNp55w0d+/ZCH
8stCVGl5qb8GVqdvQv+Bd9f5V2ngPd0JOEqVaF06OGy3wJ6AfLSoNHNqNV0HDEpo7sB0TvqzuSTg
/MkdprQGyh9XFcV18iBWV6ynI/N4uABcZ/kzjuFqgYMOqsrBr9iJz5+vcTxo37LrV01Qhh4G+mvM
X+rgw+lr+dW+Xm/CUT1u4IaWBD6QXu0SQx0OTih/YFm41w9P8d3+Q1dsKmBZ/eAuwCYapYB9u0rG
I7dQEHYA5UnvLSkyyKc8C2W2AINPBubAHUviAc5wU6+xnCE7iNy3+rfVzfbba+oCI1xTC8+XrmOU
RNYhkZDYaCNmMJyQnfTWITKIsYF5GcpNA0L8eojF5nfIAQPUPHeQkP/4BVu5x0+EOKWc/RLhY6rj
+yMDyVY6z1/iodsT9ahUIXwjm+qswU5emMdqMfXb7CocwUiI8DIwSQhtvck7lvJwHXW466qisFRK
e5XAuKESITaJRrNS0BlN4ejH8nVMlgPwx/vSZUMNZe8xBGglO0AvkCrTXSP5DUVa+bil6aKGgL7m
oHHbs1LFd+eYT3fhdpnywWNXL2KFALljfrIfxrEMDMmXL/g9E/T65l1b3t4M0Fm1ZPn3QcESnkhj
vX49o82DoL7uu275L79QN06NJkobjUylwW0ve1aOkS0ItLSMYzW6JdMT+fGfGAhkxOO3oFPbEiC3
rz+0b7aKG/az3wwCX//7gZhP7jv3kJtJKjaLVs93I6lwNivZqLhqra0Ea9b6wCpAEE0MKrZqrBPA
5MQeJDCSjLaq+2BG6f7l8qfhPUjbPCxSPBkPJpW6l5uPRv05lD4lRiVtU93kVh51UbqCMqgxg3Ws
BEWMSZJrrT98qmxr9MjU2YtW3kEwvHjrkFk5k2VLU5q326no8io8uFz7PjaV5lCmMw9dSyh19T8X
RyiPsWShAU0Yn3PydizmJwjmVqsrYHS0THc2M8VYuyqJtYruIyLKAnQAPtcLQkUTg963l5HvSgyl
yS2uvRdhM3SJ78urJNh/PYtCW/NDCJqc/hPUjNIYMWAfufmxSF4erxBkApMbgore9J2Bsy4c0gtX
2migPsssB6+bxOx3PCkCh+4H66ego7hUdWApQmoxQ/j6zZdBM5YdROsBGThfxAqsGDLX48l1i35d
zParmsjmiLOvepkr+C1Md+2If/ifgHn+5OkKJmECev+jRF5BFCGKq3jwRz7LZz+kUecNWX6lc3h2
zamBsL71o5a6iD20RBUax24v9FGKM4PHojMlIJVVny5fXs+Q4F3SPETzQclWjsR1/6lXOG9WXfPb
sCVM/0s1XtUPqywJlYTFsp/O5f7XsPGv6JCBP5JdvheY4ofEyusOkxLkmot5kiC+CJp6gzNYdIAD
ktBIr5znyKjX7AJsW29QFgFVoJBQsaN70cVAiDUI/skunm17WW3bwgiBl+AVZKssO7WzPhYhBgkg
Abv4dFk70AArBfWu8NDv2kRcex6E3hvnRaU/6K9UZ1AX1ReBoz0I8yJMkXQjTUiD8hbGMAJrmAoQ
SyO9qHLozWEMF1wWoKvLbNpfWfVGCFm+9+AltkRoiojLRn2FfNwzpG4T/I4xx2P/a7YCHgZKIqOy
IMXXlxApzyeN7g5TPe10jiRd5aFt1dl7FaRwzjnOaObJfeJMMTSB5/Rx9UVtivUn69zB/zRGIi9L
xttn8MxUioANJo0Dg2niyyEHgXKCgjc7aU6N0gMiY0w0hkqtvnD2rxwIccSacus4cXiLrkfddvPt
/0z0PfVFYC9PIuNmKGjWiWI1M3M2+jST+Zl/z64LGDEvXLck2wrbYGJeiwdIWaBLUm75Ks9oG52F
6fiXnkK/1OxmFgQA8mI91/0bnd6hkWgbUAobEbJmpCGvB59K4S9SrVcBi41p6w5ZMJKJBFpGFL7x
0GwiVLi8/xCHETxBVpk1Ffj0TPwHnfFPOfS6C1YfEDuFitlQ5TLGUZMdqKXxYv4R35jL3LxOnR68
cxz+oC5DE2bRGo4w9bkYNzEzxbbJHpMxA5yeMrnK/htySS0UtZ7f7xT45bu5Y56XHIiDIWhBoZn7
q/+70kJoWJEWely8GM3TXVDYbU3kjvaw4uXyG8T3doSGelp7a3Z8zgfpu29OWQaSqyxQZB3voqbi
sBf8KT0bFGEBBjWAO7nRm9NGvoi6NnFigc+L1sU0kOKaxx0dvRF40G6P/FcWhcmaILrNiv4tx8Rq
3FAB3KVP8cUBggoivazyF8x0MdIhr7hdhYZaZJnhQfzhThLqC7gumOwa8ecB/5cPvt9cxUgYPmNS
QYKgClPYw7hxqdTpblkQ7Q/3cw4JoPVsEb1ajCrZOem3jwwYIQZCdCPBd5N+aLLrQaleQlSZTwZb
NLGLBjdTNeyHkN5EgdjuPclDkc5q9Xj4B2avWtxQT89MwSbENJE5W1ROf0B6sU3FtBHFlUCh75B3
ZycZCvE3bbH7r+/+QusRGoIMO42wIWv0y5sK4G+WvWhMi1AiF+lFBTqY1X79LCXV05qRyp5QL7VZ
VCW6B3jQtw764lOBdBDlCfiBwIAKMXp/5hRNV9PvxU36x7PI89CHxa8H+IPSsWE/tILBFEezkM3A
EVXW12xdbnZ7bI/TI/Nz5XPx+XAPQJiQxyw8YkX+rTAQSwd1KiKxcj4VzKzfQ/H24azBGCtKOrNu
9vv1+DoAVYm8GIgrj/Pl6qwrID34wSujwxPKshuKkH2t2L2mWDKZCJQ1nr9mxzVUruTqfkXGC967
9m8xIlPit7nBEvSSU2JMqlYb7q3lfSKLDLlBBFgNODaO+4hbsQhhtPluDcNilDcukvEMB/B8XZ05
kbpa3Y6aEETA7PoHJFNo3CFqpXZ8YIDtIHgsmPb7pmZHXpAuWRs7sPhtN+jbciKFmUY5h3i8JazG
09H8qofMQgZERbpUmQtaZ4XN1vBZtKEB1Z4HQPS6Gz6IJfcT0Y2u6rKYtwHtGp9jV5p92eebKkeL
SYotM8gj/2kv8nETKVo3DuZK1t2J1U+2Qtg+wIANDVzNnhZUb00zu3y4GPLXbe0FY3GT2pi564bS
enjTSgnUeTh8VvlnU+ZzYn7tlOsWETAQpeVfCOxTV/BX5/P3wVqF4dR4FxE+EGSkCJGPJehrstwP
06LdgBigMzA3NiN3oZqXWaRVbNn69IaJJ/hlZgIbv6h9H2wJMwMihlyCLFO5QnWkeZeHs+oszuDy
1wiEPpQXjMy7vd+HHhLb0Oh1PZXvmzzEYCBZ/tqb/XOcRY0KY9A9RQKCJXj3fODW67RPj15fsI11
rjPp8ireqSaOv11ERb8LYtOWRAa/yUmz/YCUCfmAwxqo5gPHAAss9OeWNhmedryiMXI9EK95ZQJL
sVwPeRT/ZB32mPwX6EATyPalRiw6RFQ9zUV1gUUEtYJqheOXroT+Kp8hy3lnXbSnqVY7FsHPICPU
nAGDi1HIoA4rPCFQ6oyGF/RtwD3SmPz4Wqp4OalNBarM1kXVz6pU9kc1+3mwOulijWDeXgGlSV0C
T0EFPL1DZeInpy/kZwmbjJE95wTfIPu1C8TFKn0roqmz3hq6dIYqbT9VSE8y/RRRpaPQiVqfuC4x
QbO3TeC27TnJBv5OqROUll1OUTDnjBLz5LcICpPsWdNrmqNSj9ZXeg+3FEqlIM6DBvIjQ8U2Q8NI
/X37K2e/XB6PbcY0mi2uQsmzf6+byuStmPOS4M07n12Geyap2yzcgjyo+lAH8Dj+O978JeyM8jvq
ynVw3KFMlbUatTI+1GQnZTuUA+thYUDk0gm5pNGeL8lFf/7ReirTdWbG/FnHsMaTJ5x3LmhtXvzo
hahF7U51oH3upZO5w2Yp20OQCS4d1JgySrtFi3Xjf0iI4UaXoOmooxiIo1GcK8wXZu2E3+ppZITn
L1jJnB/sMzi3bm57Y8od0wt1sYujcSKXMlnWWqU88qFhKKdl3fwzjurAgH1wh+t/zaVDbSqsdcDO
YrRIiqdvnOhAA9d9S+EgQSpH8qfLZ2pHIbOZrCW7Y5cGD7G2/2VznETiX6HjHPGOMlA4ugXxHAsi
Fn/SeBZS/kVrRpGgtId40JShtNFjgTPWrtMo5ZA7xBIvnzv3CLLdfIH4YkYhdSxl+elwrI19mTtQ
2+AjhcgwO0Bo93fpKrpdBSCYO/vmYG32X8yf5a6UejtyzkoKFs7megTkC94jmOczDjacick8L2I/
9zGUhJrzyOMbcg/XQGSsb1uBwOQbyK8DxaFwZ65sU1pzZlsMTyxdI41DN78IzUqr7CZI29pFViCm
dOHtfGcUJO7yt4VXGtqGTLg1p9bcPBm6ASE1TyPiznvU4txvCR3xFyfjQHxLr4bziF4AUe0P71nz
wWIFA/mzo0klWa6LN9SL1qRLI6pwD7F8eAoub/uLVUap61Lf0KmUBtOJ6mdIguhbn9AaIv/cznXl
TGVzCiKKoTi98iQ3Aae4uiEq3NB09NisHRCrxBf7Jo1TxSyZHnYpQYGHim6ncOiER8Yt496S2bLW
RNs+tqnwcLgkg+672hZEmOBvg+u+oMmlS5EUeuyW5Ylabj7WscijRW0/vFwT20sYJuhzpYnhrxV4
8XRy9PK4+LjoT48gJCKJ6DPLKXWLcT6hXtJGx2ZxUF9BfdXeoroSd52VRcuk+4e5Lo/9nQ/sMY+P
wjxGp9izGFYIJofqA0Jsnd21ORcunB3zQNS7r104rqlAN2m+4PCnYfhwlhqR2MLo7LkToQ3nfdG1
186rQPkp8rizHnfMDeUnplcF4WJAaEPsGdFImKe5arK8Ih7imaHoQavRv0f0UDSYlrTWIkywGgtT
q3f5ZYGFS+W/p5BN7en7EBWBhdL/DxrzyMD4hSqfUc9QmdQi7/2Snc/NYvh0MzamqgG9f5cWZsNs
BsGVc+DaHhZntyE4t1jebGj9N+uKovwIgqgHWklR07+lYOs998PvchObweFvPxG82KMQxK9+2Cu8
w0NoaK4Qwacfm4vAoZ4x9cRujfFmHZFZEmXk69709PsqYGIGktvsLTONTujkAlDUM57dMaEPGME3
Avpc0t2tCRZyUWRV7DZOQZSoKyzA5ojeNioOQf0y6hp1wULpU1rBuR6Gmhq0MdsP82xwCLBCMFjV
adiYwxmXUDV+2D2Y7gCjN4X0P4JAfCJozsS8ENXzgiq/6izqZ7GQJBvmwV6X4JSt3vFr3N27k4KW
K5ws4yohyfcNuaOXjZhoWU9gL0niUJLlPZJc5BcDOdkQymQ8Y2OB5peXslHb46Z5BoAlvro6khvH
vO8q/siOFh5ChxJPGEpDSsQZ0gen0WQMn8MM70ILNGckZ4dUyob0LE7y0EphisjpCnPPEKeS1FQp
DwgVRab4x0izLIqPi8rLVXRPuDrs7rWZ8lhA6AIPTd9I2gcg4yms0KGf1JAr3tMfufSx45UyoBap
1eVUTbbhhmI6gVDRr1nw2hAGg/0nG61gXGSa6p82XUsBJrmC6OHe6p76J/WLZerYZdAxO1wM4l/i
Moc4iGRAgVpzJ2ZsaUsmebWPBiPWRteoONhEjpkfH01B3aBilSzxtbuJDqHmeXyxL/XIVhCAyGE6
GwkIB/A+wqEcNedY8g7H/IKFaAm/lbabr6lkfQF4c7sEqqArrgsz3Vkf5pB51Rub/JZ3Y3qkVt61
/qvksO0dzzXpgWHqPDQWUCh6bg2EIXiuj9IFV0/Sz17PT7Wn1mnpQQQMdUJK/hm32HVeb2zlqSYC
c2MOCf9giXJoIV/H3mIHfyZ8UNl7QVMkMJvn7IYNOks8XcsBTBpudxkMWMfp32nTxZ1Qvis2lmaA
submZ23IF09/HhTmPyKda7gUG6ilYQ9mZvxlyfEcDEPtBGKSSOaDSD0SwdHxttP2Pkl7JSmfClvL
lqO0WN7w3P3708TDjU79dP3DbBwoq97rj7KxeYJtIEJy1F5SY2mw1jzB0/nCnFW2zTcLLZ1y6Kpx
lmaDUDki7upDvka3m9Yh9Elj3CXlFsBsLGB1E7BPfKOGJef43yaFxQ2ZNglen4T4ttHB42gjAfQq
4R+OXVLxZKA11cyZWW9SsgBSce+rFUqNNeUo9YSmCJzrQlhNO54Aiq/C2zmML8sgdjDs+PWvaOVX
U1uduK8uRQVAtmMgNmKzlXxS8GcdAsZ/KaBJdNCXGjBKKAHhLcLPWcWRKHZYZCF6Ck2rdWKtsfT6
w0CCOcb18PevX1gnzm/Xj5l5wSnECALYwyCqZeYPL60/fb5MotpsS40MAmI2Hwix92BhKUfmGo71
62T+iqxA1HgrEi11TYZrkBlTdLXag4EN1JI0f88Ph2vx8uI/tXvth7vobN72an7FAn9JAidIjXHw
RuJb0sSosycFxtq/ZKmyPDOXDzDhw0SYQ4NThOfQ2uRj9JIN59NhssP/teMPcKCxWLdskRNIiTXe
mx2FudDwg3zLpmedPqovsllPwBJdo7tOpeSsZFyJ3Pyl0wx1IPodaSvjScHeEqpPHlrQ8F4uf7A6
d6HxyZgUxh3CzVe2c5VoYAbGsLDC4npDMMZ2qF6wGtCdNwKma/uEyyIvUCNxP7apv0cknJV3D02t
PE7hpCCyH5QsFaw1tMid5mdJKTL8T3gysFZpeLEugQUsnk0WTJJyEehSKTm8LQFmdz3k1nngPT/S
cXfh5rUOggR5kS5ddaKcsrT2/0vTKcWOaYc4IpmsW2a87IwD5Io5SPDJnFEnGKY2oVLV80GgzyiL
wgfTG28Nn6Gg5Kq2FmVKkU4ZcPfsNpOmaJiVYDiPug4dmGA5DldHx/dRy7JwEdM+kOmlTXgE8SDo
yRZx82sVdAwcqjUi4zoxGipsHnH2odVbJLX74ZiTwI5vH0++glQ0SoIz8K96548w1q05IvGsD71W
S1BdwkuWDEYMEduMcvmoqQEGI4O23ZwrjBf93LU9xGNdVV3O6vjudkRoNvPZ2YfFGx0yOcstEl8E
7dHpI1T9l72ixxOw7PL7/v0VzhveaGitk8vvlEour0y2crMf4Te7+EA0pI8q0pPzIs+WmXdZkyCa
wkXM3NYUAOiX7lRMDRIw6uIHZ0qdlFFlkKFa0sKz5JYr6UmvB6hqvYvSV28a26fMxDjlIb951Z0z
W5RfqswkHWaiFzO4NidiURStlerFKIdkZlz+IIFeWQKzWq90/kZtgYuogJZrYG4u9HDqPBYhKU44
JyirkXsm9uV+oqcI+X76dzTRxe/nofEBxoByEYO6ikHx+PbzntCRd3Cor3u2GI3n3l9+v97JffMU
xStLwWQ3q+HSH4VnpgwiQtEE0SjjwC32GVRg/Bp0VpNpNCcshnR6b/YYyLwC0qloM7uC7iGVxW0j
NFSelx/5rFd4ipvzH5sN7hcMM4hyH69DFCRH9hos9DsoLznRy7cqlWkSwMrj8puhzfPtCXscoAh0
/7/jnXb4IW8VO+pifu9O+o/CrRAXyfecvq1HRtqe/QMvjxZlY2JfGz9uBz1gq4b7Fnk4+zFMupUG
vkTQfs4/MporIYqt8wa5HgN8MCAYpRuc9auVvh1360tWtjtG7w+t+v6soQMrQcB7zubesJ72Ecti
+1BJetGM4JV2j78TWcItV152TdpO6UW4bOTVX0k1WO4pYKDklCttlz2gxMYA97QTfLwWBoDZ+8md
z2e7Pv7+gGBpMdST8fuBQznFlVhzI+NxrEed0bpaKCUqcPldiSW3a8zFO89YexjRmOqMwHmABBza
3nFSPmnCYCPCW/Y/+nBJXHLVsFMJRztlUF0uDApUcu0IRRBH9rGiS1g5/4R8I8Mt2pD3l8LXm1Xl
JnCREUaRHTl5zfOztm78Vk/pfH9QWuvUsgZUv8QZEa5O9tcVL9YO0hhBNQQ8D0d7ZfJeQrVfezmV
K5aNEydQJlx44Vqrfj3hQhQNCGHA16SO8D9e3LPWxyGcq9qk3TcRSw3s3B45fyecbatI0C2CXcMX
ujvXRg8Z6GQmaTJOQTTTHjvzGD/ilgFJUKMILJ8zGhwtQb8WPX/xO+tgsNF538P+FJpI3WPUSWSZ
MCLbYw156QpE9jaJaqQ23alIrYdD2GEz4Au3UMXQvduXQlkc7KrYOHyBzMVUj9yCCu09pyBDm7ez
9vOTwS1SDi+9CGpw6vExgXv6wu7bCeUQeStD3u4+PZexrHg5Qsrd+z9YiZwOduSRzqmolTVu65rj
MyPCVfjj9fHHw3PvjPvQApfmMzvIeARGn8FHpSJfmuh9/Hz5WTtYzCHLnAvxecSnIpAB32VNOREv
2UAJTLrj4nSEypul5swK8VX1Su//C1JdNTw9JG6kncz6V9pGCjPGhuHRgnG4fwLrGQzvm3OPYPSB
ILTf5V/b3GJGXDErO1VVe4f9HDxSt25A8RFKh8dZ03SMizbO7molw2mdC8okFayJkNXc6++OPAbU
boDBktfzKOAsZz4IArPKsj/0Ce/NXx5IWhYZ0Qv8IWfA6KI9+lA0LlHHjAf+rddvzmTwr7lbtpQa
f3Nj9YN1TlmzNFku3CbS1Mt5fKjZ5rjlB7jfFZXkkkW2WEfuCJxF+XHt8ZdObn2xLiP+KbCLPG0n
l8/zI4OeaDTF4YuPt6S5HqwRakfjo7je1Ad9bjhDoNjQmG8Y9biROMAgDG67SLR/oGyOXVUGWhDc
dsu8vAZT+FGcGb0zKcpGsi4u+BsxsHKGdV30SyJPrisKPvWVI4Ea0Uc3YUgtc03hXA6ZgMhQGjhf
D44+J/dZ/jYb4hFnEi6n2k5DFZnkZZr/qObD5WtHLRSG6xp4mvMp574jrLLAV53DGc3xvK/8R98x
LxSVSNmQQK3m1II9qhOKL1HGgsrELv6bkpFL6M+iDgV+72NRckIPjFGkCjcfQgoWrIhATY9plF2+
tC5l01HQBMwDkjRoYutf/c7O5fQ9e+BSNgKBKhVP/GtwDLsSXD+8LHmzTXMBRprI1gJz292CEqSs
Z9OyBzPhXZ8QV3ky3arOqFCYRLSMbFn7/msVrnz8ulOzjjcb5YQ53N6+nM53UxBKsrxfvByRgydG
rT1zEWyLAQLv6q+O+3UsJSGkkjjUdL0WidQkeFdZsxJo7hyDL01Xw2P8Lj0VZQ/S5sGGNTJk57zD
3EYz/Iuy4UrLLhZnYrZf7KxqObLf4FyPKYInlHTgwMPqju7fNHJLIRjvqDqZOxgApQrtGKasFGn3
e/eLM+MmQXNCYz7yf2RiUGu37vP8RNaEfcj4RT/QQrd09D88aprfrIPLaBC3hTiHNNFuWhIPDQx0
G18CWS/tDAUF6dm93DelWE+moLcXoLkZWDYgEqoMLNo8oe3b59CvqLv/Zc5KgbLJ1kj9zmM9OXE1
B6bmb5gXL5fz5oHfsBgEuE04/5B9SROsVmv5uhWmzJluLQsrSiv+spgqvJ68nsPP3Vt0NyOhPy/O
9UWmmYxpFB03hFDcypXeX/O978IFoJ2UBKuc55swtQu2HgrsykgF1GPqBMVBg3DoOsFSSaxT2PEI
DaM4dxdMLspdVl5XYHekkIEp0h8Rb2gdfDLwbu4tuEXAP7saO5GTfCtZlwuGNvf8ylkrJ2KleIKr
/iDx4eKi+fsH9h+PvjvddZIfSWSGGOguHdObNf00EGHVl+cAuytECi5aje6h+WZ+kMOvrv+swpIB
LrwWhcvmX1qFLnR/ApvksaCAJ7BQhk44b+PLzVCsIHR/YuNzzUleBEV1YsR5Z59qyNEAzcfRoWSW
hERAwfmMZCiyl2An2JG8cOoIxQ/s3E4QKTUbRJB3Fz2DgsvVwudKXZKNX4BZ1AyM07hIIDMjNC9Y
/EQDrxEjuvkNogJLHYEepzfx/ISdFIwQmJdDsifChN1SjYRgyZdO8I4xuvpMhSFTwS6dqivXT+cs
5RtDdZA0kwEUdfcOzI8r2uuOYGMQPTYk0MgUIafDrmQBzGdwhey/gjSOyBdkscWoKcTxylZEiQvJ
xUSmIEW8Mt/jlwlWWs3XlYKWbvIZ/nV9vjJeqGACdOpklTTpN4m+NNPNvxZEVvy/hwX3T2lTWpbC
ZztEH+AFNHU2yMQLUWIa4JOY8PGDVQaerAqGC7JtFJ9FZ24JEADjdDdEACzW8HwVU4QXDvC7rMU1
NABUHPzBrNwaSU/iIobnqAGo786rTQPyzer7u/eBoiV2nwRokuuD2gAsHSx6qLawkCtQ5hqFuz9z
VlHZp6kRzMduzo+kZBA1vZ/ucm5WC95trwzo4YCwb50e921aXJp6B4fL4z790eCDwoJf7K4f+3jV
VVe3cc6TDkn5Tv/H0Fw6zQhJjZzyRIvFPnGk/1LDlZZWRuFDYM4N4t4PIT+EHLoWa+6R8qQ4EBn0
7agyp9ErWEDFz0xx7iG4lx6q8U5oXJVnIemHrbc3p77laXQPCXDcxO7OV3Fk1a+fGVpT7QSZHrx6
eslDoAFvtB5y60lZQNxgt3evhq0t4I0uaGKfSRqdPSqLnT7PIxDZcIvD/ISW5XuBFwfEB9VhbG8B
8rpJn2Lg4CtSAPjdkhyBvFGPfCGNJjCyaomVVwSORbyGZV13FN4oKg2Zkc56lKQoPFF9fFRb9a1T
zq4A0RQINiWi6Vy4BZbeUZocHsxZI6roGhpXF7WPZuNEWG/u4lGoNCgB60zim9Wy/R1qDw3SbQgh
ytMuIBlK7LJ9M8+8MM+RX+QVBEnqGvjOmzmIfOtQXE/l+K5YrqTEC73TgmBAdiv9Me+LKJ8M0lK1
b2mkTE+k5pawq1bQ36+IQzJ90QxHt+GGiYQy+IlwcFs7/BwIr6vvtStu+Rf6zZaCcwepN+kiefH0
nXM5CiNBCW0TedDOhDnYM8M5A2NT3ozuVHA3GDKg4RZKphjfLJBoQadCkALuHSQh4d4YGWpHZcJY
RqiY5NbNX0DqS+uN3axOY2nDXIr7xD8dDHuB22gh96cFFppnQDa80x7UTqNoAyUh8NY+4kIX+5RH
P5tDgwSqYQDfeVjCMs0dCQd6AXPCEVVwSuv6UaC7gETFx+8ehipQw5PJTzJdMRqv774/ZWjcWcrs
a7QlU6Fy/h4gtbdX6m6FSllL/eTHt9jc0R5iNLQc3qyLRa05wmLkKJ+Ic1hTjr67XVjJb8NVREOU
PHG1QdrMarfGrjxOCwvQxxHOVPQk6DAiyQnsW31H1ULUVlbKdNjH00uwdxee/wvMxW3gz0DrP7DD
tkbxUcPxTk7gVBe1AfSVZZqZDT69MMoSWN8WKoClHBvBUe5iut9tWV1iDMHqP0eydCxtOZYee/wq
ZAo7vgNoPsN5XZvfOvESODMfBEFzVwGi0dSltX3TlGb5leHRgGm7iaIamVBhwsBUPy0xt7JLsVog
YGRW+TbnOQSF9txpprjeWTGsAj1h0UsbyU0MwMzoykdiHl7jDfMq2cdowyraOVE5QXCD8Lv/xs93
SDpqk6NnHs3HHdPLdfQKwrAJESBmmG/q0oBO01mHvSHou18FTiT0QA8y/E4+tm1LbAR5QWmO6JyU
O5kn6qgzq056rYV3xUsIWzc0mqb7H/3oK09CZ/6N9f6COpUMyPXOZYzkdYcNqOA4J2UPwRYwpA+k
nM+nxJJgoNB3SpuVyEYpdvhceYXzqgWpsmDqIV3EWt/+k3rF46qGH6WYm7cyEbvAFBbXBSynmH4v
TgD9EgH8yrRHCPDl4OlRiDTj8A7E1QSqK4c3cvnfHq1LvBPBSozdsxCS2bCDrMoTpuq/lVBaAm/s
eHr8Ed2G2qIjRaEKHJ9/eKDF63RWRsK+017L5HO2BMODUajnjIq/ZjIpmuLQwsNt4UmFMRGBY+Tv
vO4JYkYxdhFll7B11bgogGFXMPc2Za7Hfh/C50YjTFUzGoozJ0X5qYBc0WIaepsckaXxBVzvXSd3
0mLW4VecTZUS9s78pRwogpXLbO4bdtUGSoD8hUEGv+2Zuvdq1uHRZx4NnzYrvwaH/7UfaoHcVpsN
oMmQay2eSNqheblMDv6pLu5l05GIvLOpREaGBWnkmwJ4tCC5LvTsF0M8zg4EFfHpT80+EkjYfwQc
1Sf7O3RyBumAXe/xN3ic0e8Q7FzIxzPxdSMmePrhtY+83nrbPgiQXMlpIgqHnLaFRFI2oRYasaQ9
6uUlQLPyLvx8NQYitQEVzepoB5+svQgXscxxfSbMoUs50ip4aLBufcQO2s4JMMAqTZjBw10VJ0kD
DL68Bj+eiiTCVFGkRn/nu9y5hWcXs6X6w6stEyl9X/EyDpLkfXMN+P6tccwbqWAyiFRaRcQJzO5G
JCNSuQSUrhBgTj7tjUhg1saA0CpAcEL1ogGG9jM39/It4rd5kqfDHvHNZXzSHdQQLr17WzVlUkqe
l/5C2IpUKNmyJ5M5QiunDW2D+VSaO0wpLMIrJGpGTKU4wZliq9zucn8jwsiI/uazeEoIFY5bdclP
WkzCwjcev+btOo+3oiv2tKEyd65Exw3XVojqEOnPGiyG80pMoR+lE5fm/rwEBGoqouZmHJzQ6r63
EcIzM1AAHeHDM3RdLd9M86WEavWBhRv7KgZE16cJN6qfsDjwVsEmzZqa9x8hZzvnDMItM+LYqFW1
O2k3eFJWbGxDuEMYLXvclsvtyRqfj+hFqi/VztJKYFni1eT3gxBLZTFUJIKd8ORJNLYAbePOS/U2
EYn7165Wis1oE5XmNtbk206QPXWYUUUu+zB/PC/Lz1YK3B/7QMDChabb7Sri65E0CMxIlU6+BOtS
E3+kla/RlEQJwxjE4IVAo06YBlze+Rpi/+fu/zo0HXEpMoXO/H2OYGle1Hy7gnep4slLWawAe1Fm
CyGYViPM/IcCHjOnRuO09ntPnc8j0udLD4l6gV7HrHT27anTDnY+92aMe9jZ5elfKP63n+VvbZ2M
xPUZajBw4ROUIFUoLAT9Z2G2i4r6t6hZ/ZP2NQyHqwGX9QBZXbassu2wESxRjcOmkeeQOOxiwzKe
YDojpA/IY7aWhlhkJigf8Xg7UgUO7NdhI+lkIo/kUN2m9Yi5+zokdWc6cHbZkI5LCN5XTmZszHGH
jb3YSgxDHfpHzXeVOh9YlbUxnMvbIO0PSFjtqhRuwgyUjhRrsqhVQIVaBdgcTtegu8hEP/wPcK6W
+fE00HJJIzJkmvhQ7J+VXbSRnq8tUZG7w1+SM6pVs8TONuoDPTEobGlpoTjYzjCPHFZKoQRv87Bm
tLi1KLUyp0NLmRFwxmOaqdD8I+vwooM+cYYP1AUga5KMpQ7vXSnALVyhrA9Rq+2vpXNEIg1PRqbC
MgBrJy75IrT/lxwgsVD8oJdQtgxZpPdK16DdjKUpST3DwFrEvQG5Ywc9c7Rwmfb/OwFu/1uRSkAd
pNGLjSE6lqRBDRcWPixqZKLjRQ8cER0Tps4yWSpV5fzaRuSB06V3/WbVxzxxZ0io1+ssIrUQ4jRE
Y3emPSwa3qcDRKIuRRHPfaS/hRJQhtMxGUsayKy7zNr7skT8IaTmDPTx34mPUcsMhRJadhRhMN4w
LLXuXTcqrict2nFiC9hIeLaug+xWo5Mrtsuan+/oiI4DoHnDaNK2Gx7rU1o1roKfvHbEK9QlEgP4
8Lbq/jYIMXAd3utHWKnBBDnRKToIsUtd+o6Usvgm5dj0x2gpsQmYFoaOBSu+/R9cvodfzQJyTrfK
D+CZdqkFsTekZFEMnji9ld8krrXRNGNPA0b7SwfbgHigxZaH2BaQ3SMSVPeZchj8YdHpViIpvaap
qz21FilLExw2PePt89POWZlHT7HoGOJYwyxeJQ3aQtN3HtpnOg7VZu7aT4KUjC2Poj/Fu0uV7oGr
NcR2uLac/qS1qqrjxs2o0S9Q8KiaTKuB+gjUTK+OlxFvpgOt4wJ6SLuJN/YYJYhezPEOTzPNJ/9L
bUcFCE4Ce0/+KdMXXNFVLzUFs6u9f3EW5qP5yCEKoI/N7zD3GqOOVXwfZFgddADka0wdQ4z6qjXd
MpA+y/+ZjrgfldqdGdozRR3uLBYa0QZ+C6my+TRDVxuLB4sdFw3ZFlUgabCzrtR31j8ObhE3jdTT
hHPCfXUaaVMrGQM4uOZG2MOJKP1N488r6X/ybiXmILpgbhcKbu8CpidI5mnVEzUuCEss694Ji4nk
rZTbhmZ9H/2T3e7Rv6xdhJg93PYRc+jS8hlAcZ6hHr5bTd/3QB/XfZLMT4OADcmUH7K85svVh6sf
zp1KMtnxcdnSMk5b1VIZI/vt6RIV/mwnhZa2MAM3ujIux6i4XAfQkkjSkJvh7ttD+NDr56i05m6P
u3xNtQGlXuQvZE8vLDzhL/fvVw1+21PubymbnqJ+figIY7Q1SgBsV4yuwkUUS/0oTc1+vgmclseg
9x5m8PNWry0bu2QX0K/9LjfXsBKReGxn0AeZ628c/uKVtcsU/qUQvAd1DswzMPnGREao9Zwc12pF
e1ZVxjjnXvgjDRwDcxy+fqIN/ZKzIqULnwzgAdcyyku+nFiS/bEsJBC4SrKmP/xta9Crmgo6hXCP
qEBFNOU9d/qmwsWfX+GYZi3RHYxFPEL8eLRSAPsXxo8h6QgjjJPGkThhsGtNtYU+NorgEXb3V+HH
bgeJtLTJOvygH8cbro13V0TjTwgD+VxYn5+BVHKPl9vmLo0K+GK3bxgMAb6sOIz5xrSFQRljD460
1vmKZ+yLh2TzYUgJ1N6Ps9rzKjFOKS9oPoIfgp9MU2ED9z+JkoX38gaW/o5Fa92OrVAkjhZ9HLHQ
p659+Nl2TFofGIXWh8otd0sX9YU1C668tPnzElvBVYSGBb6oqSplPtDoB55KycfDNBtcEtQMlUpC
CbyDJ2i6NUJI0gtMyur/n07A1yk8wLyLlfmuQPDEU77xH/C0AYyB4bEU+dPOtPsraCIDgyK6oqoQ
pqGzA9bAbOtc7gHzsDDcpoW9pPA4sHPZGSTAsp19lhjC115oJOmF3Cs+DYff3bxEDC+Ko6Opc6Ao
YHeadoUFPWlPpimfVEXJkb+kRMe5zoUYLGbHdoNBWZK3Na0rT69f7kPBLJZdHMVhRJ1fcU7nhlAW
QxhCc+08HMSkdn6TQAJqSbuKoloaOkkb5990oXOkQj/kXM7ZGkj/aQDHo0nBLYgAvqKAqgjapDjK
Js8k0laJlNbWuMFw9lyqrdcCEhVz81Ush6cPay7fQ7qc0szD+pJQsf0+296ViBbBW5OBYKuERYb6
X1sH5xurHj5UPWl5d4owaPWaLtozdyUv0xHURvZSGQaOi1Bh9ikOOOIlsCd7s96cgdDoMZpMwK0Z
LVO7zRi22HicLsCkwQsTZJc6v90cgbpHh4P2vdVt2At8x/bfgRhIkhje2kOtH2xZ8Ret1g6w/aBw
LFS+2/vTc8XxusjjiYf61VjyTzhJAPJBnLmgDvNi47qWKIwUuj+NXZnstPu/7FgUwfN7avrtgpl6
WGkeC/t3qJ+BOnbkslbeB2BinbLEW7kun0/Bhdzj6zCE1os5gp/zkYneb2g6Uzzg+ryPcOOsAMH2
kUvEl1Bks0foTQbiSqyh257aG5+kKVfvTwcUAJA6cta9u3Rw5iyMnImfRgKX1ohPVTE9WUJMB7PF
/Ak3o9ptPynECtX+ndGfpimEK83+GWYKwnDriWdjqwuKmwf3lkUFPsqXDEZq2aceo6NkoM6k1Xb5
itwG1yb62j1bkr9CqatIhIeAm7xXtS7qtl1Kcb5CZuIgG5DchyHitL4hmJLYb/tLzl6LAZ5PMKks
YqyNUfIpARvhiyp3NU2WxAO4tWWsjHxZ2yhw5eEXhUffZ+zF7PB9WD8lnWZpGKsZd5H3SEJOpaI6
SmE0hfzU1SMoFyoptUr5mnc+YD5zakWW6lKVWFUUvuHgdOsWC0ZxSQZlxg6FqcUikhHWUUrJ5h0B
cmbZqjQDT7q780fFvnPKLdkDLCPV1b296zQBVw2msn919BgRCm7ejsH4ilm+WuPzGOGyT14YEv7U
QAMQwtHH1JB7L7rKc9g31UJUUzxf5kcbKsfCANVz3PmX6uNqc6eIYtO9M2mtMRJdcmkVtQbiTkhp
2IFpGp8sVLXpd1cz07tLj3DG8AIzFpj9bf6P6OApnUi7JzN89bNv57SI5PBc4Do7BdXpiDHgN3fr
+WMe0APoeY5oNiKS0qsrLQJ0bjR4j535lYOGeCd/jsfaYm2B/56pacnwKI7M8Uayn4IqVaKMonie
Y0NBLcTcLyAM8OOZdnVLhzeEOlZtgANQZim7jzPyC72Dq1j4ScdEcLtJ6NR27q9Gv9wvtL8ec8gy
U1WMQDtPa84Log4rilFbWvuXHChsRJR+LvPQMUedAipKHacFWWIu8UxgxHg7kxBSrmqHlh/gf7BZ
6kV7nqB7PkmwZwVQhsZtjIJY4IG+Ik6PPJdz2mzhVQ/gQ4nl3zCG8cgfme0mh1T2HNJE0lBZGiBS
ObqEsHElkq+4TC8GLyy9lQmIyAVKYt+v332SiuDR7ml9+I0oEbwiAxbCWwllNZ09uMoANGv2JwYy
t8gvX0MEXTJhiSj3g4wJgBmTV8Ek7fTT3GcEBJYzxQk/EaWTU4O0fP+1SEBr+QkOAOKBgqdPeGi8
Ac0KojgEPZwt0VMgJNeNg/TO/cu2t7DKp3Ud7l0z7pz9g55BcAYwKC6s2SDmViUye02oiLccLcOj
Hq3mFHyoG8CNvFOkgEpG38jYtsvJsf3kFSsn3fqvDGs4pkH3NhE9gl3g1ezJwI76ntldO4wVVnN9
0I9J3M3OSt/C7CqYk5NmHbQfp9/qwHdbvfLTERn7mitcifOCUIOcHjS5kANYlwqjPi0d9JcsFVTm
tJ9G/Gn9q1jScZzAsxoD5L0cFJ4hROSxfMzFGdYzZkTFss1Bsw+q4k8Y7JdPT1r5au85bgRTh06T
FBmBecoVXGisZrsL7NWcSvcnuSS0ZqbAw1qHRf91ZK8YvTc6aS8CWmBUpLoT6Ls6mOxStT9nTAbz
+PmYqLhLsF6MuXVVhJ0c9A9WqXwR4KHPU39beGcd3A4wsP1CRK/u+XDJICnIXxSeTjnLz2Vr0HKf
oTx95sXJzOc8IQvcInIy4peD67a4ZSEPcQA6NuoRziFut50yf9bgc2e12euDM537MiwGoCtSBFSF
AfgNzjmWzsI0d0U3X9jF0VvJWx+tmGGHweOue6nAXLbO8XXzQZjEWiXGvYPEZMLeja9OvsdMEjj/
pZUnsSoMh4YtGBHGsG8mdIoRf4QjSgjqNH8qrUeRx0nbtL5W2R5GBYa7pU5ZIoE9iUct4w++rlGg
CRRK8788sh2ivW47hwcmGqgxKSXLifoHr6ia0UbrrQ8dKd/5dmCYNjf+zuXOL+ckur4Y6QaklMhx
wTWrD8Az34HIED4R99LCc0mNRiZXD37po+gt+w0P9ddcgXPgUt6RDftU2vUFF9/RBiVfQfJU01LH
AhvUmoUDpALsfwoDKPH4lH3IM15Kqp5TVXVBed2HE3MI3fYmBCfi0P0C0uvFS33RMm2Va7UlT2fn
VKqOW4qYeORYHhbAjKslHW5tSHvQ8EIA89hkbeerY/3/RK2oFH0qK0l31xy/wGVulK03hBuRwJmm
UI3xkL/TD/uphMwNfYxMXRtVKQLWfNUka802OUEXFM4lFvce+hl9wlnFG9WOBpQR5AI99H+HRf6o
S+9h+2ez7JhbTGb4MFKTLjuNWGxklMlMqAFe76GTFORE12mjfo8TVYQi29H/qG5/LXQUqhe9RHzo
WW4jfMBpJDo19JZqjLRRPHKFnnDSbT9UwQ6TMq2fVDwuYjE42nj9luU3EpJ5I+VAnkpm9j6t774T
TdfvZtu1z7Jt4voVzczXJUQd+//8PjzJElhIXJTAlPlGz4JjEQaguLjtYVyjP/xalAgu5eIE4qhP
9454sc1thwYQXSj+3cdBu1NJaXrn6c+KT/iKkpWJctudH35GOKmQIrOFlf8RFy3EvDi35UcaKy/U
gMyQZZQhw3azi2ZuI8XOQNU6ysemaEkF9hpiseCHPvo4YIHHLq/J4SudUV3yXI206CdFqx8qFPzG
oVdrU7bo2ccpoTB8nt8zAVVYhrkrJHxgkruxvLA2xgzZKCbnyqGSlpQW/CxUcWZIVmPHxnGsqcSK
S76/Lq4gOFICnp26s66dnHBx8LFoAWt6j7MiknInaOS5X1j84CaXyPz/FqAO+ntXX3UGVRpkOszW
Lzfy536LeMORjPSLrmwQnBzruUBExjibL572ky+B2rMZAd1eQ8f+f79vqWYalhAq37px0IQ4Q8jW
6XJXuLBIvUibDo15Amirye7bNAfVFvDav0vvypJXuXTa2aZTUS0BjPOa37z1qY4jcZ13bpZ+OeTq
qoehu5WUuzfEX9/DrrvhpUj/3cC4cQ+9o9jyZWJUsqNLl/ONloR/AIGs4/jwmKXCI0+vpEKGbr8b
B/YvtDcarRochLTJ1gwDeloofdsA1DKqJmm9MXaY32witj6nP+snwixv/tHYemqwtC8MShlyZeeP
+6ikOz6vJFyxjV0Ev1B+/DCh4JPm1obLJ/b6KQ3x6Ggbd7YSJrAU7mvHb15ABsDeB/WkOl5U2qlv
jmB8zdzgGSqMi+Uqeps1jU+tlptxT2gG4PIwJlY4AB9jDUJ1kvmPmv3xZ1YWL3KWYt4QZ0P53Jsn
/OJNkUi6stBKZhjJAEdvUDc864FMeaqeBn3FDCa3RCoCavrK1g8Y3VTv5sd6alcBTHStrOL1DxNe
V9FTyK5fS7S9II4+qTUEWFhp/+c8jUuOpZjkPTIKmVlHrtc51po/0Xs+YMbnELWU5XLUESWI9UA5
3ilGIiNKTnL2/SqNHIDhJW0SPh4ZNolwtWQv9tPSCcHFKdFzIseg6oQoxfXVhfrgUGnbqxWigdmv
T4fBif0SmaH1ttnYmG4gcIfCWyMwcdxUKqy7e4Hxl/ONhIJVnPAHLSRmqYoMo4iXxEDRBHzRa/yE
uiLq2Ow18oLZ6B2KSdPvvrnGol8XWaDQjRMYmortEHQhdmgH7CXUKFbCHgAaG7uOhgbnwSN3aVN8
mCqZjlWWfIoJ1d19o+hG1AdUu/KHvK3C7ZLK26rwGCFJHsLHk3Mqxpdv145V0QS0G5Aob5qKPgez
5p9ZdfO5QgAQPS2Ux2jptR6hi+nPSEJ2vRneBzqpIdslBeg1li6yPbjV81zobMX/fQrWESXUELZu
IXgLXlp2RuAZRQ1B2RQ0Vy8LTdhgUO1Ga2FQ7mNLKLtjN2gOg458qAXqw6Gt7Wke4cynUGNCwjA3
e/q4yOeabx6hRfAbZXNZMFyYd2xpWdQ5s7mj/Vnok7ppY5HetW2oQLCMy9b2Auvr+qtsZ7oeCUik
6LCenl0+SiA7uJtQbZfkyvIEIbQUCELkpgpsR5AKpjBpV91gD7732Y4JCnCqzsIqEfzvDcJ24TgL
jyOTkdZNsGue1ol+FIPCNb765zV900fdoNavRwCWrBl5/gDHFLSXcHiSlK2Og6BNr+dyXrR2lLLH
Z+1l//DsbJIC9n2RTLeovR+BSVpKYQZgt51+wV4J1fZUevVBvE2iBA5B7OABFq0Y4DTXjdPQ5cc1
oaJzrm7/sKQPYEEFfwRdo97sT/FO9UC3SS+k8E/ZG9mCUy1WIqOzeAE+SYafMxW9Vj06rVw4sO/E
iExvN4jJsfvcaC0tOAUgc8+69vPqy2d9wGUbDrA1s+a4IDJ2ff28GZ3XGIXyaAdQiRW6aD4Gux7r
8nEiX4kMCrEeW3vKLrdO475ezN3i7jHmtuSXFtlwcVlZfXQTRWjmyYA0rBm05Ft/T8dmo8QIjnL7
0f7jjWfpyXd0OC0W+InXJGd+LPEdrvJLqFI9i5dkhFZYULulHHSkTWaKjpHmaqLcqitu+5fpPajd
oEiWEMyQfCMa7oinATefkyg+yW0vm4kIdtyqh+t5gCqV5kJV+nNPkjnKxKsuIukc5E0LIDEM3rE+
s+myyYVu8MxBXvLNtp6L05CpEMGeIl3ITvYjHQquo7FBi66noPzsZMOw5po8Khru7n2PhL9SZKbs
Zq8mCbZI90tOBva12qSd5PPGaG82PAHc77HCg2HDxVeK9KZy61oQdEIdvjinmOeLdJ1LQc+ym5x0
GbsoZQLVHiPXJmeqSxnPoV7F7KmwbC4SQOXPTxdrFF/SMmaZPgvppDcIIP9LYonyn+t7x/kruZgD
NniR0zi/2iv76KJYcrgy6DNutwmRaOf0SL62WsVKx/hrjH+ZO0aeywLYVSl5aZ5IilGvCsY5Y33/
WnAiDNcGmbdWINfmoKqS8ZvpA+TrlifDDGfnqZ0oiYqCsEqLQ7Rs2alrhiRy1057szPcfx2nWNce
yipgepZCHGGUFrxcgtijLDKwC4pziEYPYpUYyMVwMtVqHJPaOUL+5soF/UVqLlEaa3ccodGzCwtn
+Shypzl0Fgiu5Ds6/guz0/1Cp4DFxuWQzmWxkwiwRMgumCHgYaol87fo3D6kGyP2/QPbU7N/C03m
67gseJ02m7YCW+aX7CkUoopCIfbj/eWbu4Ow2g+MSciXQErrgN8N2IAAkKdYGdzVHOmhq8McsOto
TJWUkfn3kyG5Ac+Ny5yEks+32aaFKHVJyjBb1LpapiltBST7EaT8izu4loDjAAKCS/nou0xevIAd
hbFcqXGWOA7IvBP5M5zDuzxl20Ir5nSmx8NAw+l/GaM2RkzsvHjU94ha21+2+/6EmNsPK3xT9BDM
XNMyayVjTcVQcovOBx1BTVOTYS85+qttD+ZGY5g8I7GFIKVcEsZ7zm8ENpTSYxIyInmdf2l5o5WX
kYHikoguyzPoRvpLbeyJhHYfBY5da2KYqSKAzpZU/orSAJw0r+SLl7bt5g2kiQ+7xNwcOSJ02d2N
2P2yfZXHxtTMBieK/dCylX7K2/hzFg0Xy1p43Iy8mvqMNGEPNoGuMfByQkxxtpjUSQWA1TPp5yZJ
O34BW42QZAiZrWcUC1oPq8kClqvUtD02O96Ex7YOLKNj4FBidtM9aGmU8MjFK9dEjkbRzBfeEna0
bs9V+5RoN+Do4D0dPiTpyq0camCrIr9eZsI1LPRSs3pIOJY1qkIdqguyZukSfwet/OJPsfL2H87A
B57VzNnren9sRgxy7P884F5KULOJIYI6npdaZ+q5qzf+mWClaYA+D8fqCm6V1yZuSWf0ml9UIH9F
Q4iRQwpv/Bm6MqGM2GCmJ9TiEVfxdePvc/+5JVWE59FCCOTcmmogOrJ3dkHeWDi0MxZJQ4xrebmw
HNX55hQCfEV8YxBVuOxGrL5B9RFFqvOGz/jb1SXdWneJ393JNlaZ2YtbCE9hJN6XrPS5pXD9bCx5
7fyfjuyploy8vJKwIf5bWUG0AUYdyqSOnWgdjhN8Dc/XNHHWaWEE3MTxLs06DQ+XSYXuaMmsC89n
3cGpMuOFCSsltkr+Ka0ueUPH+9mCcxZJ7vuFWy0+sZMZt/RwzqaLTlb2La6SI0tyYBZO5hFg705n
5FA83nJHS2JdLvHli0yrLbhBZuQ1uWnPzkrZ/UU/OKPDlottTfoTt5CTIAxcGsd37nUTrs8OxwZ4
RbuInnth/MCUkF8ocJYlYYjcbrlG02aXfRIKnRRdWqJK/Pdav3XIvd56XuxjMJS3OI5AVGDPT9K9
XyMF3QuNhbOgQpU4Gv87sOVPTKFHusKIxtar3BLrKn8rSd8hUKYADPvdi9oh5CcIcS9MbUdAldIK
fQr5AJnyJdaF1GhYhT08rQDwZMFSxk5e0aMUEzdW6nEu8UdAh/sLWTCuMo73iDRyuZXy2U/MupWG
oPEQdh4WMXvoF/AzMDCfAfiJ6YRvoIEuKXXkkq464VrT2SZMIKdaliQmyrQWNyJsZ8BGLlEhUZ7H
ekIQl0JGU3Jk+RPUx2nU0TrD63VHwyW6LDAXEE7oPOWAPBMuPwG8gGtOZ4NrI66AGSTNkZNGjz33
NgheuS0PMeuOzsPHmz6rUT7mTl1mBEaYFWufp/gcTD8zo5gvItiV4XQYdGo9Z9gYAp+tnPBFZfq5
DlxBx22FAqSWTDVLUVd/HiojOKDRuBo8gg/2PECXzzx8BPEP7H2Pcp6gy8/hkx44jP7dHOhOTFol
ccn6G1eRj8SzAgF5wUu+HWenjn2PyevPdHEHj2wM6dbbWR9lsR9eA7+XgBBQN5cLG4w9WvfHqNUR
PlrWtIeW8Gg1wd+wQwd6TF0pxkikzQewRi1J8PWYHCdZ10EdJ660MSWJ7SKRH4Mi0W0tFXWOFnAF
AnWOvXc7vLXjG0qiYt606tSdYYb1xFCiddPj1MMOOv/hwZc6xhfZu7v+t2vHie7GtWBtxdZIPKcs
Hvasr15BMqhkw+EPTNfi0eBVH5KIgI0f9Fwtm58Wzbm5KsJuT/j470dW+5CBgVxzCI4q+Cm65r9r
51V60FQmtkaJm6sAI7reIy4rcHHeRTH3LbJ9ZKODOFrnJjQ3IMQBIF+DdOXyozQ9SZJ11iyONomb
eAM+HIKUTYF7aXDr7TSh1lDjqxgM7A4sW5O3dn8+3iK8SvWIoPJWGuq5p5MRyVVxNVJv50w0mPOQ
9/CcQSBWsggZw0rtQm/DFsdilkMBJm95Gixo5Z41AKZl6X9A3ZLFtaIemXla5huy1aQ7H8JRR51t
ukw4v2TuXMfTm50y6ltSa0eO/Z/s/WnWsfbOu2yAk3+wm2ZmNM610aQoBD8ZyczWqlPyMFB6/qbD
SJgXx0vPD9AJr5HEFHnWLl8Sz+9GX+qUxhXU4d6lOhDzZN06NgtgE/py2RYHhwgAk9J5oJZs6WXK
3BOqXDWA9+Cme1zc1UvhNbALYV9RlHroGN+VJB65+binmNlVpsFE4cpTxzoNA2fStDk94wAsQI3U
48Gub2Uf6j4b5Y1f3tteAHWbeTDiikc8HRm0339rUWkNDC2YIJr/l1E+ut6Ji9ZVII3vF+ZdAKEg
i1bxgY+pcTQQJryu8iAk6EK72OR+0MJJH0iEKDpZAUAL2lbLA5MRwfXMvuE+YpvSQCGswZ4Znp+9
07jv/2iK61umHmggX2gzVXXhXtmZRzNkvxL5WQpkftBJzCLUQEebXVZwrXiPvEoVxILStF14Fbhp
JOj5svwCHDeFpXOmMhmJwjFn5t6WHA5S1ZetHwv2Q2RKuVXBALJiramUi3HlVFFOXggaijfj/Aey
eAY+6fjmas62V8DfJYlxGCn+gFnJx7WysyE3yUPVceFB2NykbfUu0GEzFepKp+003ILtk6OJwEod
eJuf7jewzwAJcEWvsQzzhsPyx1m6/6X6UTEsFTIH3PQEGi28oy9gKAz2lrJTCpo5RiUUB4F9ovYu
UvZ74GhHsXOePVnlYNw89PpTWvQCizqfmXmP+5LXnwtZE6Bb4+LJwnYoUBcD47D0wIlgJmXiGh9A
nuXO0mNJkSPVSVn8U2GBOf+7bJL5AhLxpYagAxAWR9n48nd+tDh/uBbCJ446orxDSHXBeEojuON0
ielrwkXOu5yiwi2LGflttizoXL2F+krYFHWJ51M93vlHTsVpp4thDPYEkIvf2owSCQ4BgGa7YI+j
MhTorSIfgnzyqLDP/dzZUrPly3sfuNOP0IArOYbf5KzCssvpOc96Nr/dP74CMNCGrr3Gp1cYCtry
8IkwQaZp77KiUm3Nq8ognjnRmzisxfglkujvJNXpm+N3vOcJ+PUPQVUIudFVzh0byMfndbxZL5f+
vDUgw28jRSfLGFVZTk2AGtwW+raffUlBA+I3Ner75ab+7bRDYnhI8aPBRocTqwgXhik7jowwj6fd
Z4rOzxvbou5UNAuubh3BlBMT7DhApMcI2kIdQ1kEjqesCmHJNiNs7d1SlSusgvmv/Y+JLpFEEhCq
MOtX8IFpD6cNzs1pQD4CmQg/7GgHwjlJBGSoZrB7pYK+TCYVbFcH2qV0FkYg4LInEaUWRpHQNNWx
HgfrhDlkVQVsvyjixmuSS0ETPW2eo0soUaFMI2+/SOyxk6EG1x8khYOYDq8B776lojnJWtVg5xVJ
oB2/g4uZuVqvaZR4Fo5VYrhDQ0gfGOd0/jougj8p4Q8GDMfhSwAkB7V7NCVOT5C1dP0GXeo7yPDZ
XK1O3UU1KSGGLYi5jMk2FMkDIYg3qwAi3bAiZFojneenkxBkszuOBvh8wrYsFfI+ILX2ABqFRgY2
l/0768UX9K0+TcuPzzgLEYMWEfzWgjCErt2CR8wMfI7rlauxxonSPMS07ZJro25hu9xylfqsAqNq
C1l878AmRCFdKLxQS+DwJw046cf4aRUdkOX67kYguhKv9DNwE/vgmuCfUP6aeMgJeg0473H9tMl0
8DdmN3ccoD4VC97EygjvqZ6M5f0AOdem4cmgDaf7+FmMs9H+bKpUEvx9/3Xgt+wNbD6SqFp0IGJV
hnKuOa0/N5JXbMnTnE0dUyEd3hor8ISErBexlHltzXRTOUQ9I1aACxGdyzW8NiRmUbO2STsBC7jf
olCJD0fhmV53Pf1lToMnTKeYMos2571XMH8MkvSoCypnhy5a5B7GuxemFxcgeHTitf4covlcC3lc
/vXDBrsUPB/3XGnG0Z1+/VMXPozHuh6REWe36KHbuvwjkIqx2Ih5y0iRAhqjAJQT38I59np24uDT
8d7tilr3Az9vUBGKEbo8PrTusfq0pOwxbsaK1rSIMBsILHBp6Y/bCSrwhYhC7WTParC9dSghLwG2
dOlUtd58wDi5A1hT1jaw93FsGKuIRsS4uD4c27T7/ZJPxbj26XtzLJidm/QA/ueRqK1mnjbBHxw8
pMSC0Sv0SAxY5rF2jezbvejhq8qPSEHxg3tJxxHpC7SHNWJWcBY01lyR3EEJCaCt3eInlgUWB7kE
IHP495GM1Nxddwp1egMe9pthRVcczvtk8MxX6is6/29wXVssW/tbDz01UUGmhShOFAPVHpuSVqYb
iBQ3QCN1m84LuBfIOYN8QJs8KHVk6hvn+OFGyyXG2ZbYX9C+s6PY58o30/tHWB+c3hMXnHOmZHxp
B6DWSY3nI1RkUIKip/+zuOym6/oKm97krVT+G4CpUEWyA2uLYTokN8aVXcsMzQoib82OB66oWxAn
jTdGJ/rQeK5rauiYZCqufCsQU0Tfk29/JwMYYKjFJoi3Ts7g0ZaNRTJovED41+gu36DME6b6K2xM
AkwmLAMBTxPbl+Sc310ijdZDiPKAQG4nvIElOJkLBV2bv5UrsKcYWnGSeHYyvNeoyrATEsvMLyQZ
LFmYJIahKoqvcspNGduHD5NP4XUk0H2z7G5Oh2rRsJqW5C05QSUPgIkTKowfNpvphnJ0eUXOkR/P
jLGF6Ie60ak8KlvZQOV7k8AadxbrRkiYqzhz0vSpdIpx691JW60BTZ40YTtrwPBhYcG+uIoHZm4/
XD6hAJS5OqylaKxGGj3dqlnrmvMqcOe3LrAKvGty01ae2w2dnVWhjKjHhPy4KOCy822a9Wz6eIKA
9eFdT/UPv3Tel2i0W5SqFXmnjlDJl2+fslXElYdjKwkwTgNrZFIDyzSx4arwyeKjMtN227LTCK7P
cEg50L1H7Vaqr8pin9QmL1gpbKeHr0Gjo4OCJgZweoxaLacpoPugNyhXnHPPQEJI/f9GpXNfKhNZ
MIAg/pPnVVvAYFqv2RRV99S+dsklMBikTPOrtXTmpiNgK0K83Z/Zt3elYXs5+ZbX0pG27rW7d4CJ
RuPJjwpeYyH7svImufg4MQJxolBrrUddeTOhpsmg3VUn1T2ZdOTgsRXX7CqTSNNI6oKaxA9mrZ3r
tteMkLEfpc8sHb51h66cls+sC2+8Tg7lW7IFA3meLI4AZffNN4o6cepyEy/V5spIK2MnFW5n6K5q
nLD0ebBG5NWT4qWPUHBFNxRvSQXpTS8yatlKMx+WSFtaQEocjy1czns7VYN+f713uTMaplIpe/dy
jpMf+qIkZJMKUI3CwkWc+/2baBB0F/g7LLkpXjMeYaLxchzRAvEzWqdG6tPSNOz00TWPDkKRD/vX
jGRCOWldIctqvLZixmXjl05BQxThUp4RvG+1bixzgqQQalGvdecTG1kBs8FBPARZLbUPk8B6gyBr
HiE4ryOR08N138UftQ5hHAHleJToTUuTntxtGnX0kPNHense06LnfSRYhr5e1pXrrmYVolxdYdhB
590sROiZp9qhNM7+BI7ufhGs+GwamAf9JEXNKnvZ+hAuKTQsXHdTYthQ2GRJbhKow4DlcBk/jTLJ
QxrIXj+2ejDZNea46U4i7tIWJ0yZzB8a5SWOx9/grA3hwmwaIeH8sr2SXw7GC5EF5SLXVz2t7a0f
QXkhbncvakSBMO1bM9g7vbA7WcE44tvgJ/a3FnGQJ3CtJn+eDIGiaLSwrRIb4CLsHCcD6QjW0Ex2
tMAkMzzGCEkqXce5gwqrR1VDJaAhMOGZV4Bc0eL4VcIYjzw+Wo2jwO/S+woKJluv0FmGBobaSkNE
ibHzcBZw4LnAY7y3IH2T7Cc0Yh7E9HlyOrO8WEcxqV/q0/gTXufE/LZrJlG8uhXgmXx3c8mQIBO5
NdCGZzkJ21YbWNNT8CtCI5RRMjHAkhI3o5AOyBdKGJTvg/ZR8EF0OI/TJNrJffMKC3ReX3ZWQSgl
XA5QqGZvfxM0IY5ajmhXJUON3WY9+LhFCynFOnZxpMnnA/E+fFUy79xIyiuPw88jtMq/0cc8dffF
QSE/Loru+zIjoKxpyCyX9K135AKG35ONYE7IYEj9ZCtswFY9OUcmTq0DR9Bfr0FwWF1IHnxZ9wON
3D1UMO9BrS3Nd1cSgaXrMJ0cQ6IT6vKc2RU/C4awgPWUukeHNhsxWHrZ7SYWneGlv9Eo3rZnxd6x
StsQZtEr2ybzI/bz3x2IS9kFEGcQhlsm9r8tyU5JEuM/w5LgKH89BmT48LWdJv30f5yaMEfdTxLh
HGgdLlh1lu+M5OTPynQH/I8LUme/P5B8zGxwbJvh4gSC2wjhO7BQaMtDYEKE823UX6CNv8+4nHO6
S4giYlWL9AKNBZXtUABon2oB2SLMjJku93wwx1OVboB/zN9g1KynhhLFr1NwCzZheOSIeouNKmjx
Q5w++5pCYAsi2b79c8+R2rxW7A234poXdA8mIbhU/Z6ntZ9qAnZ5Z6I3POznAPNK4qpMUcaAA83x
+tP+DzI/Sn0BL1V1K+n0xOOad6Q8KLBH0S+WU7VLr+SzZ1hYsXZaMCa2K+svcVEcqE5dYI7Tyaew
h/wKoodt2Nt71WWBpuR+91V78pJz0+40raXiY9hx8lJNTfEFozloj30k1aqKu9ML5BlRYE4fIbns
Sz5aWCEL15ZHpkXYye+wdQA3lE/k/0mh9ufDAX54xGmG2WbxEmjneTyvuekY3ybrUfxbKSCht/j6
J6RWd+n3JHOhZZ88eqPjGIUGVE6vY+G7nSMeTiXCnaW2ue9jFODohPZr2/Tq6zWPYBPXFVheLaIv
7Yw8AkEMNY0i5rN3ZtvowcT3hF4czLmfCVh8953d52LnoecXRToY1AJozCxDEbb8AF+g/9Thce/X
oSYZFKixueq+AfAqNx99lD2eizm4HLmfTEixO588A52PHD2pjKauqQMFXRvFi8bFg6XYhXg8KmYZ
ckOdLuePB9hxGa00tkrbFWPyfXeOzgk/PqtK8hwBFhAgokjNcKoiwbcZrHUvUnJAsGhjEbdpgHpY
ZkZpPw44gzfJad+HwNNaDV7eLk+yOSSdUxifbC5BX1T+rMAJWAwrwO8YiLwjP1oIxtwV29FukV8k
jup4oEyVPUl+ZFT0CP/gLmz98/PJOOQ0fqrf4IH8aqTGnnfM1kVJ2XY4G7aJBcYwpspm6WKSVXUp
mPG4c9YpW9Z7+u0aCtWv3O5tZMqjmiJshGQhZvGwDqoTCCGiE4TBVMVK2EbnPrsZXS4RKk6k+gDz
Idur8k0fiH8LKyNoQgvOLpXaYPPgGo6WJEBYz9Uw9h2iOFiw4UNFXU4ywaTk0tU7v09v5/pm7RlT
DuCUSmo34b5ot16XeKize7wdXg0UYBrqvQxKu0qOK/eDFHOsYm0AMqMb5Rhau/cOvqSrOFuZiqym
ledM0K+REv89CAC514gtui8DbbG4UkMObS93WK5GrUwT8IjaTALYcHuoslVR6H9taGmD4tL0g1zU
CvxfOoeXcNhRkQOH5CmdD6QG55ByVRaCyEMEEveQ6wu8qAHzCyF+lfwT5U/wqqCG62f0pUH6iM8P
b2fb+UByukGdN4G5mOLe5qVOxYyxJvIA4z85rJiSYuoZmByM6C/fxBL9CzMfJCYOXwHz3XrXQpR+
DFO+Zy65YZjt5QcQn8s/3p/QaSbLGYXj1SIu7NIS6SojA8HvIpe6BuiXtx58TNkYCX977bPj37wW
7aphnEzNpoFXJjiYhCF2hAqV6AUDr3BsW1mfAs1wf/qeIlqq8y8/Xm6FjMVlYzI/JoF6IrFACu35
zaqO2Iq+H5F71UHJQa8uVCL5UVdq6/JgfT22m7yg7nzO9k+S1RCgWP4JWtMkoITsMkDXX3JjuEgk
0fV9R5TqMjWGNC/2UZecsSPW5gQISDOlUO3AP6/tRkG3dzKpqHqlMZctv69NyeVkQcuUasS49x2R
Dlub+EqIb+pYmuua0ieS8syJP7Qn85lg/Ly3Pg9tlITleJAfWZuVktBIn/sYtmPWeNnDe1uFdfEJ
eSTMxBUnwSEwAsCOKarNG4/M4+SKOc3qaXSFpP2i+1uXqUjG6JeuFI+ShMzv5KPkttQ6nPD2C6aI
x2IQCnMR7Ix/9aV4ZGl1CdR+0CTuwWLmXssV0bsAnTosGzcsTi7pIKEwCCJDR5KZxM7j9jBkVEc4
N0mYCJvGWDXm58pfjXJLSgXMTVDuHhXlyEqWi3vMvXHrdPOFLvYfHLc9wNRAvGW5VB7HlPHCsgdV
bKYODkEG/PL9WeGP1bQHJYDv+QFJj073JMOESInWLsCUyfCbY1LhwS5QfFzXxIklwvDGbetT8cfB
RvIqJL+foUiLknJymVnpn2wl7w7XkWjP1Jd080774v1hL6mP7a9QkqWhYAcB/UDlSx5/DqJdzk/a
FpleJzgjvjOxF9Ik1dRirX4ivy57fW6k71JNYizRYbS4pjjczffpnIwTN56Xy9ixs/GVbpqhzK35
C8djXNd3560oDv/YjFsiqV2EyOQUihGZnhcuq3Loz/o8JmWfoD0vK4EfOER42kStazNOxk1ns2aZ
JG8QAZKur4ezGosBRrP9eBIykz7ZQBQM98vPSXrvuEewJhTR2/YKiWScbYlTbhG3unhPB1tru3E5
7vFQdOSPSXPQ4NKcx0H/eEd4y5FrL2ikShpZAR1sOtrCtIy6baxdRlg8fiSThaujokIPpBQUz0yL
0eIWpPoXeKME27kv7y1ZWzDVUGa9UjNVbyduEbANdGdZ3dBdbPzQrTCVFYpSL68QzVE/tyFiIPFB
YbsDLfzZnz3up+TyCUIUkwxVDyRV7ztpWkwNhTti+vlAEvZ1oN9qfoUiorg29GyAmum6VoxXlMTH
B/tI/3pBakLXcy0JbAfoecXBesq8QlWJI5AsAWMj+mkkZVSvfcj3aJYSupfQS9l2EhaerlE1MNSq
t2hqKAIA4xaFjEFuvFP7Vv1zkNK1zicQGp+YXO3V/iO+bgzCtnjkOAJ4RA179k97WEIhTwvbX/Pv
0nrK0Jyhb5sPYDyMYHGaVtLjc51eVXUdp4Wn47cbqwVW6hLQvPDSNPz7UM7YzeOwIbJtG7dCHlO1
6DFqc1cbTrkv1AiTzk0Fwu2QoIHFLtqLIKtZcetKsEo7j+FCxJE7SH5iNYDCVr7GoGbUct6+NLYl
ZLycfUEOMwhmWn7ucD7gnjAya82M/ULdsaE2XQzHwjXDlVjThMclMIukReEsdhWg509YHGuccbei
a+0Y/p7GPaGjNavAG//jqSETI8vr+a54aUI7avP2fFUjt29VLdi1qLMbbvfZ+CeVr3bWT/+9cXXe
jy01IJt7vVgMbS7ScJSr+ocLXWcmnOmik9zFnScw0r272Kymfp5P0yyqThR/QomhG9AB7ffnLL65
WiGtYUWY/YIiP+zIfGHlPJQRfku3k1jOr+IOEz7wxgPuyTZfABwRm6n8LF5RzfQCDyTqUG9d6nSy
h1Yu6eN5wz4+byA1FFJpyKboVNowQyhWuWk7tPVfeAaWDFekd++WM8a6jFPMzX0ir1WOw/9vkhRc
7tS//41Zkr9A4dE1/D+/rv7s2/KzI1QUcWE1tOji27c3AoGOwqPfFXgDCIn+9AX/KTrR+S4KrHvd
nPsipU3DwStRXW7Yn6TuSleIsNFSts0KYIaeC9IkBbLZDRPQrjBXiE5pWUFAn/SvLRm3GKmmkWfU
arG6TyHa7TeJfebfGIRnfdU75kvY8zB1fvfLlZK/8Tvdbur79Hs5OaoduGYy1O+OuzfFMWK8tOzI
PKLGb1paS5WWNRgm0DE3iWcW+wUwnV9i3vZtVNDI8LSoWVN4dUGGPU44zt/ltCSch9gyicX4944a
9lu1HJM7xhh4Gq9PsLwUmdFXAVqmaXneHaXIDb+ovRG8DxMuEnA6I9G4Zhwo8wxBasw9EYV9iux6
cik05k/m2cGCDDCvdf46n2Fs2WH3j9lcXjLCQQw5wiS4v89pNgnXRU9hcHWPqcyWbIVEm/U5wBKG
vaLmjHHdQ5kalKTfSLRaA4bbLdr4TSsx928ZulaQq/JndWVzl5+y58d+1QHhPef0jC/RtjS8p/bB
KI1Xp54QKVzHmRPL+wpf37+gs71GbGfZ7Ei2hoHW9N1kAsbv07QP53o37rKAB9ozma0l1xsmMw1l
vAkpGjg+oEIDr99CTTBFononWYmGAty/Q8EPYNri8yG+H9T8m6SZV6IQFZKGEdrQvionZdbF9LT0
bE1alvR+pSkj3bu/RU4SFDlPAorBLTN381he+7ZLnMVEOFxuyhAWVM+qhgqGanBOsaCjx5cr0k1Q
s81rHk229Pf+xATIv6vOEFushoSi0xarlzTYxmJIG1FCKEELnP7d/eR3KB5vBc+z+rfJfUPuHEDQ
NsnoL7Ual3hYBT/LlGrcmO5NWeNqt3khShA8ETblUn9kLBzagRfVG6NnAkWt/a8+lqs+yeig2vNV
iiqbbIp5+1VJOIii4h/e1xO4jPnALUyNsVKIcNaBT5oid42LUFr2wKUBNmaQ+vrmjOka1tzKvaKN
tEBd68RxIFCB+zRbSIKk1oWkX9499+LXAAEsYLIOS73cOjIxLHIFGdL+Sjwp7Gyih2I0qyJhnSwt
H+dbBcduvKpa5PHHVoAyAIKR18fNfuUVrJvSmdUnChFCXyZ4c7KJ33tWGbjvy9U+IrWDDEUCFIUl
jWG1ibA5HoIqr3HHkW6Hi8AWepkcMslGCkVzz0r/8fTGJ7WcgAIVAvzZdmEyj/BeX3ZUTCobqbSP
N7feyGUtkY0IiT0USpVj+alk08wCivvtmD7RusrRpyI3EeJ/TYlCWIDjz8LLNMnyOXmNNJnehYj3
h/pS4zyxi+/ka9ToFy8hgeaIUrMcQOKzN0kdf+5DZ2SdWSliTokKre2ruGdawvHNec9SHeiYoyH7
eZdqaMJzLqei2jnvIPH17fx3qim4HItDABn4d2DPwXnO0nLfmwUqQzbfIYiAT/6Rn+02iS3zZMlw
sw74XdbZb0NIwgwpB4mfnfhVLQpm+AWoxKS+/TwXa+Z83i18qxurZchDXnUqJq0TD9u9iXUoXtmD
nTxzqm4TN8zCSNnvibMNJtRwzvgPdtvd1QtSmfRgy1pBILKO+lGsNviw4LeInd1qMe3vAS0up8pB
HOAPX0HyItt2+LhOCotJdUEcAM0TMT5u2hKGnU0roZDLYRDVPXpRPFrnceS7U+LpWdC+dU51OYRE
aq7DEyg4GIh/Lmw6oluM7hvHMiBn+O+A/13Qg6klso5rIdf5unF68xiU9FBwqlZRl5+Aqx+hyQVu
h9Kdcwa2XlN/3podqI1oLt8duA0E6VTYAJUejgzRI8pw1++JjLrmd4Hz+OEAqCAUCXKkD80ETZwG
SYt7dpS5daN8JHB7Rh5+QyTnwJ0bjrWEJIV48/Pf2Vw68IkiCz6aVd+H8JRDeTJVDPQ6yQCyLPF9
m1Y9ZS3epCrqHaF3v5QYcXrX3Q2IsuYZG6XhYhnjxxyb5E0ZT8Sa2gHzY7EIqmS+hc8nI6gfie9t
PzsGHkQ5Ox5OXDKv/s2XgjOXun5/SUeQJ4MyKoYzIA7VkRTWTgUG29SuHlRXYM9HPxwmSAQS52p7
L3QCY5pUa+ZrN18zqoaDxJm9NaUCeZSWdn8ddzXqFRcDK+eVHQuFAtUkJCwkG1n41bLLBGADWDXT
9Xm5vEId/wcGAk6uC0dzgFk78btyBoEd7S34ZMWX9S8nkAHus+8FsJZClZBLClaek+vEjfxrjNeX
36M8okpgXkjxcAmGtXE5eZWv5aSiRkJrYgHGZQUBs0AJjah9PJk6cIbaRkKeKHCgvpPmKfP71DrD
/WhNjSfcbIJLOnqniliHGd0OdSzYhTmug3Ywt/NVKYblhDYK0/ed9/DL6E91MJeeuM7/IiSlFVEU
FYhSZAvA4mWHxXRAudXq+sEYLjO65cAXLGrXriPqeuo387sZw2bD9reGizSeBrCz3RIn0k/AMYT5
4GDTBcfgcGGXcwQAtC1MSHo026rx9zK5fSeRhaJFPRYfK3O5Ka50cji80bpfA5HsQac0HyaAJ7jd
jzKTeL8kPi1HfZPMkd5f1P7dLMprp87jvA+WkvZv3WY8UIJe1QOSR/9IKMqAYiIBS09cvSVDedC5
bW7rO7QrC4TWE2f4J13+KsB1nQ6dhM1rik6Jggfaq8McTBQhF9lIxo7UBk1m9clBHKtnvmL+JVND
SWypq3KlXnj0h+xOzW8P39yaoUQ1y+ZTtzNVVrKQa2m9c+1OMnOmJCulgPHxEaqk6hdr50a/5/OC
uBM4lisKHmCD+MeoDO20b2H0rNpyay9umgBjZworz3ik0i1/RBGiVu1jlttSxHZlctqReRD1Go9b
Otp9Z3tTR48gmgQUg086a1y3U1HKNp1t9/5/E+S3OJdg9f07QQXyVAw6s51Tx3KbIlGb4ywJlqEM
/PnVmMfZy18j/PB8KHyD7zxBUexJba+Eg8GRfWWgAMZuPjVaCWVVi86FvJJ5ERrYnznxaq9X5mBf
W4Y3BI0PzNPV/9iGO/F3BcwAkmaxyb2L3gENviKH4959hXQTnem3Ez8eEkPTH1ke1AD+OFfmCAvy
vZyb64HlZ2FOSOQRRrB4xOlZgp0xW8ne3rlJiclcde5kFBTQbxK4H3dqldfeN/rIilD6ad5TsUoH
RI4iZCrEqnA3nfobiAsR5xbpuJ+tPKGmumztRB3ODnKZGTHA0ToKv8tbNcq84W2dU2RuMeTPH9ZF
Llk0RTj0U7QH6vzAmX9zFweFkXxPFJcp9FgGi5X634ldSDhSyYDwMQ2Vo1dL3/WlMS7Uk5sPFjz9
JPJelfwPjMs53wL8UAlGhLfVO5QUomvsPJMvKbmiSWXkEfbnN8bndZInd58OupqdeMq4H74S/T8L
Z46YyIvDWriQp6xTQnMsEPb3E4jpX9Pk17OU30kcTjCY0i4F/Lxy/DwRJRnpaMUCkni55wb+KYNa
uXRLxVJIQLQ2aGrc65zazuHJtS9ycPPN3esa3wgvnewCgoFbujHs4e7l8mFNAneAvE0k96VV7ln/
ED+BiZpVREQ5RasHvNdkw4J1KBOmLoDf7HJEn5UGU73UYQoD2xR/HYHe6OC3xFdOzt9RTuWl8xnP
DI5lIB/GuY1FPUNMTgRm8Vn3/S2TYyU+J95SI23TzDp3VZ0Atx67+KBdKslEHmNBe7ls0CyZvCWH
rY3zNejoHzEVRdd98CfVHMgNuX8lcVgY3n9ABBarPXRCW94/jsKosDTFG2z7kvMIgP4roUDYPkOV
ZLGERyrtKqV36kaT18QTG01M0yUZT4gdJv0aqdZQfyrvPzMTduR6uDq6AqL0SbcRlLxBJd/qLnZL
XadpdjWbGeFfdbHHXehJGJcO7NB3bPfpfVlVAAU0A+jEwObcJN42XEays6PJXiPzlaiymjScDHTL
3cUTC8DOVlYTmsH8E8e97xR1idQzbJfZm37XC0QbEnjsRezRsysghBAFJBnKBGL1JAz+dn+idtL4
9SElz0clzoZ01LDbfaK84mtd1Dv+7jjwwN1O6C/0pE93fr+jGiKWYqre2RQR7zGTUcsD5WJh7W6Y
ltBc4VLB03Sb3jxROIkOgl0jFc8tU3vV1DedBE5eUEYNUoj3FE2lWCezPh6TLGpFW0AZL2c2XyR0
Jq+392fL2bLXInNTK6tLt5lJBBOsxZ8mcHRZuaxj39Dscsoi3zdki7TyKmuWgvU2gcBf9ZhD6ZFT
kRbtXndaoG00bNcmy5EETYlc5Gy7konGos1dR+etHPLZovwSbizfcFI0cLNUpePWEXb5vQeqYH3h
As6tcl3ifrJQMHPvbo/plfu2EjGPIr+j5NezpFahnI+AmyZ5C7HVe6zBNQaPMpLrDQB9wfRuD1gB
UPdAJKzMjinpMSO778gTPh4FUIDMvf1huoM96axvN6iLeIfs4HxpWgszJJe5ycqSxl62+QIqe+rv
9KcVEOcYsTWzmIQXdgsyOZ0Dc8RvhGvHkAH+s9i25Ix4ArAB/ksT4R/P//pFLdGEwDtm5hr/vvn1
YKvbYP0kqJTd0oMpo228dY0GRQU2q0Z/unCli6dzuVSittBJm8W+RUXWo0rR3vcorJNB8aqnVc33
ABYZTjX2Wuvd5R0tLEvQ4yAN2Aw1kX8t3Ee3iG8MZQlVgUnh0rFJVfIIW8dfgmRjnlJpOuVuRBL5
cITe2YfSmFSpF/xCkBmp9z9Y6l+xWLBlLkaFSATZOA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
lz3B4KHX5z7HJK6kHiZGMmcEnUqLtTRT/n7HdY7szClNEEBtVq2UQW/wdwwMN27AnOLZPVfuS67c
Y2O4fk1xOw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
OUoXLY9rVEqAKiJgtR19Q8FIQUm9wPmLFXF2sem6w9gJVRflCYIHWjOAqv6eppRvqeqcjaja3KKN
iRxsDXzkmdVb18CNyYXYPgZU4MySqAPoAE8BZ3alC446EKqG5bo3Faah4iFiaQ2fsSYQDhznQFWV
FIedseAJGSJjdgeT43M=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
bHuGx6phwwi065A2gw0E1Tqc2OLDUoohEHY7mOoJcUQwvr9OEJ4yz01Uls3wx2UOc24N+ANXe8aM
YdyfwspjYSBviz8nI/XUT5fPMjNbtL8HFChLorcX+K00Sc+A9m1I9+5W+Wd6GLSKBCVYKnWRn9Os
rc68y/GTowadTW08aEEccqOavDD8XG+R6gQqGpi5C8xq75oqBRmE5yNpxpBXxQRz9mmAsJcZ773H
BpObF8UUngkYlRzDjfxz3vzf6lVAPrLm55l1zEsel1LRtdqlRT8kBTrz1kke43v4c6xNv0u+i1Y0
dvxmNCEmLNrwBuVbcA8l6Jjp0k0WZScEgrEOCA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
4sCk5d4E+rPjLUhUiUrzCNkXo2ztvWgfU4Ic3n3YDGHZzWC7cjzTKSJroiCXwtIaQEIL5FpdrGOo
eHf9JlqikZvG/pLSpSZr6BTZioOpsjgI4CJq9n0wGhpyClKm24hGzYEPH8AkBs4wVmgt4sOHvyYc
mYqTUQDFFlehrx6Wh0E=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
cjjanW9F+fseEMt2SDd6R3KYZVrfLHKeq8ULFHbP0E7BiwY4Vkec6zVJkc5FOAAhZdR5Ywc2FOnS
jk9bJ37QuAeSdAcrSzysHiIJYxA3kbMVuIa63kiSn3dKlLmPc1gZ2/UtM3HTBff0RPQzxl944kH8
SUid8bQM/bx+7wxLnTLuo6uTok/+c8ipzvZZ5iJ9DgzZyHiiuOtKu8JWNRVw1P5d1QqQT3EZ7Q8j
fnqcUNAmoR2w1hlmAhXTJgZbpiKUcMF+Y9/twpUzFl3rdEE6PKGzb5YQ/Re4uf+MJU96/KSTzmBR
Xfe8WjI4zLk+NlEm8eNku5cgYGTA1pkwApl+6w==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30640)
`protect data_block
PKlpisMKFINH4hoELw81Ae+vpIr0xr/BIQZISQh02QmAYRngfWchi+A+2gXJ0ErM+PWm3fbvLHaf
UADT/opvnHMCrmwuOuQX48J/a1y0sztGKIX1Vel5FO6hRMqs8pcwPmwRijMiKvmK732L3/573+MW
lBER2tF/3HIkoP/MaLPA1T2cgrypOOEY+9MoBGOqRpRRGW86D02rQwbmJWhFSRrwlZDw2Gk7EZ/o
+yaJZn0VBgXaKgjAnpYhmJMXhAJDKHo56QN4YzXQQb72j9kibgWDDDGxKgZ5AASH4guaP6rkXsze
bkkeIYt2pTh+ZJ9PFfl2GbaJRH4xZCl7hMG1MFNKSgUvDFKGXMZk0o5lug5sYSa1W8d9fSiqs+Ki
NgPnbvQzOUjXWBhicrVI6CsX9S9lzHPq3M32RQoPQRa8PnGdxmr/QoZQMMEijhFRNeCl3HR/2Res
Upm2hNwowcxPnJsa7WtETA0oZXJ2Yfkm6TSIiYyAZ4TgRFNff0r3fPp2fKx3GTl7iczT8SbvTF1q
fdMlFfvN1RJMgLBA1eLlsxkgBZyuV3m1B/JEJqAPZicrRyEgyX/oBref0koEZu4S4RIniYzehiOp
FHujn+tVAvM7Cns6LJaFor7BcdARrGJnhYEbsP8kSuqo8pk3DiN9vdf01ajeUSMizjXLRHXu5HC9
wvAF3SiIWXpRPREBhEQmCEEQc4D2N2tzzDZdR+LHdbUYOyam+GX0kREemtDoJlHnsCGAFMf+By9n
JQy/6BiafcSIcefxBFdpk3s6Dq01H8Gl/41hNletHHuNN6apEmDcG2FhtvQVtQq6GhZ/FTyL5ALx
UuAQqFu7SmwYQMvAfgn/XypG7H3RfTlUnxOnUCDdGOzVzGL+6asl9sUIysDJdPy9JVvZfXE6l4Ze
ZeqmJrFgh8nd5Z/MR3mspLnkMuYY2uHY1lEpmByu9t0SySRzSWHYik4oefw7zn44Rs45ryDoE8qt
87U+Ajn3TzH5YzmbV+PCkdhS+PrGTqLZ7HnBhvs0UADaQlqnImyDElV0h5+aHCWNVb0ru06CfRFJ
EGWkf3wZvoLk/RX+VUEIETe0wvBiVTzx/kWvOsSyhDerIO2dOIuxHuQwN4d2V83qKHD2k3HoTC7e
lbGRU8Qd68jCA3LvgBLKDo399av7x3LKGfXb8Mjd5Wc1RLFrnfF71c9eO7LZtvZZD+63oBFUJKQC
ciOcSiijAQFGhi0fZgNIiDhtuhmgreEOQfWMIUkJIz3jKNVAG5RNMCW7EzkIUumI2K+J+DKUrcq5
lYmsf41lZOts/A4/NVC732KITTbeA/ZtI8zfOW6z5YkMSYj9vgnhpTM8OqE4fC5yPQ7rzAE1kphs
bXebqv3olwbMys/UsWnFF9Wk6byOxJRKGGwGo9wao7oN12DlfBZI8JI71aoYExCqDKkaRP46ls98
fUTLiZDMgBrNWZy16TlZ1AE8W+y9adS+c3k6W21Q843A19ZtE++YFl7IAtoraAQwMwoa3wAyNnRv
7NULtrcPHaQj3qI/SVBgFNXnMznXjldUj5vGlibiUhhWpii0Z+u13+C9o/yLqLp4ubHDCkudwriH
SXDNzipLiwNbMi+9B2ek4aeaZ32PDGyaLGzfvNuv9XrLCf0LAkXOR417LTCBK0a97LYn8baMzyR7
L7VAJkeiz4lPPQCAma4mYR+JrDjXHAtRJH8ncjbidTFJtwIaWe9PsXrElHiXKm9amkibVAQAYqma
J+dJXcGGjVGKClHzNdtTql8ptBmOmmh3UzTfwgSPrDkzWOBu1B4/3qJCFBnh4RyxYdcmlMvL1rxp
GozGCE/r9axZi7icgIeGKz/YoUBLhlkk3/vuch6a+72ZelStRb/9dBDhFvoxq0Rd/YhGYiYWmqBf
dac6s3qELF6/Jd94pfZqWx6ziZE4ESu+uMMQKMAxIB3YejMQH37tuQmovCcJ51NeUKeEfrtZAGrY
ioJTtfAIVceUQk18WECGGzqfQJIZbAGNyuuV6TgkB9a5egxAwUUx2u7bxCeywYM12OvUmadtqNsM
wYnGUy0MefL57czVZTToDESZqgi6Q28AYKftoVcWAEfgNmlTZoAlMar4il60RoLzRDUx5/rGEgk3
Mc4odpDM64yuKQnxrBnY/8pTrMBdfmBVRwyZ60G/cQf3jGHMVfqlQZiVHZMH47IXTJKDe2YBp9uC
08EX2iudg/ruO7oZ/A/UJPPwvNHSZA8ZoKzi2+po5tfAVAFAs5EY4HsZzzQbgBjE+uk42d8ua0mu
s5TTA+yHCggy37R/C0Jep9i04CfA0IgG9rEjcSpdZna13669pOcOnPE+YOQqgGb83updDN5uL78S
LnTzvGmuQHIe0wwsna7CmKO8+fMkyLoO+8vZhv7fHL8vQK7hrtHxChlT8T2+yQgdkyN0SlyQGEqM
Zux3sxKiW//jvYuL+6BB7fta0QezelSYe1+NdWKu2bJdNEs1omVRDdo4f+fWmzmUMNM7EGEeD8aF
2odjCs/GYh+SKigt8lLaI8qytdUwGVcIyORFuYTNhtgksEqTGUVxmDuyEKUzyHbFXdrIZw0/9fTu
NmReV5rMn/tR73DRRMsuUnPzH6+/L15fHulJooiCscnCQAWuP4lc6tGcXG0JjquDwiADGx6TTZOH
e7JrEZfzIBQEEIlKY2gxs96/ZqdScRseXO/UtuPZSFi+BsBbU5B7SdWs8pCL6Ek2pWqDRXdWet34
urJa7Dw0GtqmRcJ/9mLuBJeNgL84tih8N7QEli3lHF8RbdsZHRHIu6EPNxXp7Ou5QUbaQghP0p2D
gnCa8/FNsHxW0uC//CWJ8ZnXZyD9wpi0iwRaBxSIpfjC0/FpW5uJgpQBRfvHFKobjp3lgVK7ewOU
gPtlRKi3famle22Hr6aRmntrXZ4+hrZNFftEbzuCYrUS2+TYTtpV/d+9iHy1IMYDyPkqPKwZpbdz
QDXJMSfxj3yACvoHeFFzgN+Ej9Ro1CV/E2j8ypC0LVLuNXd5NqSb5uwW5l1xxiFWStLQd95GITVa
nR8jxM49Wv2efszqim+yTo0MFO/kMsYA332KAcHe8ydQdtm/oh2H8PzeO21Adf2PWPCkHICplD2j
t7jRJdwUNe/kb1ukRGOA8fy272MjgDMERX7CPJ2oCmvkFMzqxC6atiXupY94pVwjFrFe7AIoeMMD
u/ewzOLmYYKDtTM6FjyQ3821yQ40ktmQnz+PveoooGduijWEXKqGZrIQKCbDhDwi60OUZL3AKuF+
aRHxm4kfjASt6GuY7DKlY8xcKPi9ktkKTf6vEsUIcHHRIG4hB0JJYZORP5p9ah0zFaaQHl2pfMVB
BH7u9S+9xkI1e8zFn09EOgm+SUY6Vb8JoM0tGOobBUszW/gdrJy3kMdzCn3CwMsiXCWjMcKbWbp0
RIkpDMrxXX5Lbh+JYjjhHsU8iqZ4BuCyxjxtXy4MCxzipOUK1k2mMZFK6wlgKabn+NS0HZgKj1Qn
JQm/qHkl670leV3/pDYLjaiR2XscDQZKmHcbLvdpnaAzmiWa+hQONfjv6KU9r5z82yxt32FVkr3L
MvoFAG+GPT1ItLwyqhwRKMZNOgVayxZRtArhf1lMej5b5uuQjfmS76667x9SZJJyP11OYOPeQvKR
ju8FSDtWDeJw3tUrdCqVhosdAaJ5cUXwdP7O5iyPQ+m4g28ESdwvikp3hnX68WGR8Vq5slAs+By6
kE0pz2hgmHvd2pGn/aRdtB2nN6vy2bR30lxm0A+pDMhSlpqKOjpS8qztEyXopZPDZmGukPyabVtP
HelsCXK+M5c0EfU9GDjO/zvqLOSUY3PVdu0f9az7J4Eh2YzUoCX9V2++7Ph0/o9EcUs9FUvBgS2B
TdvhjxJ3ydMHmQNGUC0OzTteVP8vOf5ZthGUGU0drRF4kazBcuch7f/UGBVrXUXXSBOz33iZB/WL
pBL8zKYkwt7gjvLvKzCGM7rhkliC6dkK4AZXFnQtiouLm9QOzCWEM8QpLum4dINvAojdQaNYY9W8
HJdeeFAP+NUHsfLyqSrORJQ8JROV5kuFgIOOBZDWLGCi+OqgjOTGSC2XKk6qIIxFh1FOrVH0McKa
tX9FYQKrxHOf8c7pAK1WuJbTwa1q4FqdOFQsiAcj3WlLmlfcGczSNE/dcjdXJfHk/cpyZBOr93lz
WKk+GL+0PM27jbIMIoZFqRjJBkLl3rRdIqFidZgCqxpfRHSxqAyDezUk9gl5HbqlM41MjAnNBsT+
x8PAT3yH+qdc/nasUws6i+H9HEc4pmOUSlQ6TCcJE3oDZcUFcieWmqcCxh5J7qo0DY+L3xputE/H
RCM6Qa+hWUJ/QrBPihhNZciD/mRFNX282U7m4VIC3HKN2WZComIAbs9aJjHqAfvdwJ8+elDLFkDK
7YcPmRKciRwviKwzGWnNaooktwG3jhAhdNCQLhsSiv4lW8/bAELOgo03F0NPbsavmL5Xsrw8Lg1K
cZACwkCXQhkaO2sw8lQMBBFStR7igoLbSWSkMWbHJkHXcg8/R63X5INrNFj1TeW74KzzHLuHI/o2
eoISjHCHoFsc19xhGiL+/V+Bd5+S/G9RiTIl0P4KImNb+1SQPizc/rZWhpixMlr47a3aQeG2vOZG
JZwLLJmqPCphx0MIj/frk3Nl8SQMrvmR0+bYaj44s4oenKGnBzNbywExQ2m6DlUZ/srigt+aGpGZ
WzUzEiqkPAXM9xk0haKjBO0e/+u2+DUM/JyDQXWYAYa1Ahg89hmR+xEp8OAGzoqo8wqgv2tJaIO3
AERiFC1XExBUyvXgRaAnx0WYXkA9N6W1ulmLcL+y7+tKfifLeq2BnhYMavY1L8+PzOIt/VB79bxK
EW3+Cc2omTQussPNhcLFYfMu4DfqIaRyqAhjeo4NwiTLxJk216kKeZjyqi0D1cBfZiP9q5kXTs2w
ja/i1pQ0NaZ7qrqhIjHAm3FgMCR1ZooifWOu0z9p6VvUUSJnxkmVKe126yrUnlAt8bC/isKySTRL
Dt2gUip5cQUJXyLf4Tv7VqKeZEBZRD86Y0vcExaWP0+zQto+uhJLYcnbkwElHFvnGVA0IDDkY1Ds
bXp1EAK67fwlZ6VSoU/JlH1GQixBAi5Q4Sn2iYGulX/MYSPMLxVcC2/KECZTbkeC+w1SVVpmRuCy
U5vKEZXNdInlGNtmBQ1UIPWT/pABZnRHHWytMekewusMfPT0yI+cT+lUyyou1+jvLVVZ6XIeoVgs
RE3RPrtTPE/IIy971NjVEGxKtcXR2i6ovFf3YKpJNuCvy2nMW6K+AesLRFYMyiKk95taN57rUm05
gkUTFHL34PbkngihPqj8ZvEKDX7kgSt5nVCy0mPLi2EdoqMO5I4YoqhEQmjpXVqIzGNzunqXaXc9
tKuEkYaGV3Qe/BbyyDlvnrn3KfzWf2sxc+Ak2zlVkhk82YKJ5VPYA1Ora0J+QKWk1kj5+JQHah+b
vXM2/AdlNin6ySmZWDTcKWka5ttuSkRW6M3KSB6OM6iUn26ve8bKiBM6TSccZthXkhW1+r8vzRKH
HK0OeSELmemw59RJ+OpPIU+faoIOcIGUwHCik0Pl4yqEi0AUUQJC/iMEXnbEMQ1viq9p13yO7KhJ
vtly5/J3uJNiJBg/SFzismYFku8rNQiD+c/cRNzCG0b6ALFK0KxA4B8qX7cnAC5kaI0hkxgmEJgJ
hCJ8s02qxFJ7HodK/H62QmMEuYa7hlFMCNrw2pOTPt2Q1eGc7UCpRFsAvo0rvIO9UUVkHJJvXdjJ
V+knXCh7D8xBCGDE9NApyhA9X79O37hZ4zhjEfiJn1N19yC+tehEwLdQSPtxa6mNScCmJRvUupzp
78zSC82jv28f3eR7ulZ6ksnPueRFB2H9TnmjbPdhG7SD7o+hPjxfxelv2CDt+Hvq0aXaJQtiYl0k
rmWLSEDrEoXAIQheTufrwMsSCgDZ2cUFBjlJdS6quh07wIO/78NUbav/R4F8OzB4E7/wUiY36p5Z
JkHhRxlqK/2e2wTRe2Zi0y5Y07uRTHlMmX+WYW0KY2KRQF0MIU9+bE9IvObrLEwV1e8k5c+6MVoH
y+edDgCbnh8XqRUVgFLqa0AEg+Yb4K5UAVLuxAf9I4bsfKu8WjlcGBYyg1JM1HvTba/k0vjcjmTH
/+Ql3c8tOh+riJO5195XI0Vt37vwlx89ZnCyb7El+8Nto8c+eyelHY0L4wddaFleNp55w0d+/ZCH
8stCVGl5qb8GVqdvQv+Bd9f5V2ngPd0JOEqVaF06OGy3wJ6AfLSoNHNqNV0HDEpo7sB0TvqzuSTg
/MkdprQGyh9XFcV18iBWV6ynI/N4uABcZ/kzjuFqgYMOqsrBr9iJz5+vcTxo37LrV01Qhh4G+mvM
X+rgw+lr+dW+Xm/CUT1u4IaWBD6QXu0SQx0OTih/YFm41w9P8d3+Q1dsKmBZ/eAuwCYapYB9u0rG
I7dQEHYA5UnvLSkyyKc8C2W2AINPBubAHUviAc5wU6+xnCE7iNy3+rfVzfbba+oCI1xTC8+XrmOU
RNYhkZDYaCNmMJyQnfTWITKIsYF5GcpNA0L8eojF5nfIAQPUPHeQkP/4BVu5x0+EOKWc/RLhY6rj
+yMDyVY6z1/iodsT9ahUIXwjm+qswU5emMdqMfXb7CocwUiI8DIwSQhtvck7lvJwHXW466qisFRK
e5XAuKESITaJRrNS0BlN4ejH8nVMlgPwx/vSZUMNZe8xBGglO0AvkCrTXSP5DUVa+bil6aKGgL7m
oHHbs1LFd+eYT3fhdpnywWNXL2KFALljfrIfxrEMDMmXL/g9E/T65l1b3t4M0Fm1ZPn3QcESnkhj
vX49o82DoL7uu275L79QN06NJkobjUylwW0ve1aOkS0ItLSMYzW6JdMT+fGfGAhkxOO3oFPbEiC3
rz+0b7aKG/az3wwCX//7gZhP7jv3kJtJKjaLVs93I6lwNivZqLhqra0Ea9b6wCpAEE0MKrZqrBPA
5MQeJDCSjLaq+2BG6f7l8qfhPUjbPCxSPBkPJpW6l5uPRv05lD4lRiVtU93kVh51UbqCMqgxg3Ws
BEWMSZJrrT98qmxr9MjU2YtW3kEwvHjrkFk5k2VLU5q326no8io8uFz7PjaV5lCmMw9dSyh19T8X
RyiPsWShAU0Yn3PydizmJwjmVqsrYHS0THc2M8VYuyqJtYruIyLKAnQAPtcLQkUTg963l5HvSgyl
yS2uvRdhM3SJ78urJNh/PYtCW/NDCJqc/hPUjNIYMWAfufmxSF4erxBkApMbgore9J2Bsy4c0gtX
2migPsssB6+bxOx3PCkCh+4H66ego7hUdWApQmoxQ/j6zZdBM5YdROsBGThfxAqsGDLX48l1i35d
zParmsjmiLOvepkr+C1Md+2If/ifgHn+5OkKJmECev+jRF5BFCGKq3jwRz7LZz+kUecNWX6lc3h2
zamBsL71o5a6iD20RBUax24v9FGKM4PHojMlIJVVny5fXs+Q4F3SPETzQclWjsR1/6lXOG9WXfPb
sCVM/0s1XtUPqywJlYTFsp/O5f7XsPGv6JCBP5JdvheY4ofEyusOkxLkmot5kiC+CJp6gzNYdIAD
ktBIr5znyKjX7AJsW29QFgFVoJBQsaN70cVAiDUI/skunm17WW3bwgiBl+AVZKssO7WzPhYhBgkg
Abv4dFk70AArBfWu8NDv2kRcex6E3hvnRaU/6K9UZ1AX1ReBoz0I8yJMkXQjTUiD8hbGMAJrmAoQ
SyO9qHLozWEMF1wWoKvLbNpfWfVGCFm+9+AltkRoiojLRn2FfNwzpG4T/I4xx2P/a7YCHgZKIqOy
IMXXlxApzyeN7g5TPe10jiRd5aFt1dl7FaRwzjnOaObJfeJMMTSB5/Rx9UVtivUn69zB/zRGIi9L
xttn8MxUioANJo0Dg2niyyEHgXKCgjc7aU6N0gMiY0w0hkqtvnD2rxwIccSacus4cXiLrkfddvPt
/0z0PfVFYC9PIuNmKGjWiWI1M3M2+jST+Zl/z64LGDEvXLck2wrbYGJeiwdIWaBLUm75Ks9oG52F
6fiXnkK/1OxmFgQA8mI91/0bnd6hkWgbUAobEbJmpCGvB59K4S9SrVcBi41p6w5ZMJKJBFpGFL7x
0GwiVLi8/xCHETxBVpk1Ffj0TPwHnfFPOfS6C1YfEDuFitlQ5TLGUZMdqKXxYv4R35jL3LxOnR68
cxz+oC5DE2bRGo4w9bkYNzEzxbbJHpMxA5yeMrnK/htySS0UtZ7f7xT45bu5Y56XHIiDIWhBoZn7
q/+70kJoWJEWely8GM3TXVDYbU3kjvaw4uXyG8T3doSGelp7a3Z8zgfpu29OWQaSqyxQZB3voqbi
sBf8KT0bFGEBBjWAO7nRm9NGvoi6NnFigc+L1sU0kOKaxx0dvRF40G6P/FcWhcmaILrNiv4tx8Rq
3FAB3KVP8cUBggoivazyF8x0MdIhr7hdhYZaZJnhQfzhThLqC7gumOwa8ecB/5cPvt9cxUgYPmNS
QYKgClPYw7hxqdTpblkQ7Q/3cw4JoPVsEb1ajCrZOem3jwwYIQZCdCPBd5N+aLLrQaleQlSZTwZb
NLGLBjdTNeyHkN5EgdjuPclDkc5q9Xj4B2avWtxQT89MwSbENJE5W1ROf0B6sU3FtBHFlUCh75B3
ZycZCvE3bbH7r+/+QusRGoIMO42wIWv0y5sK4G+WvWhMi1AiF+lFBTqY1X79LCXV05qRyp5QL7VZ
VCW6B3jQtw764lOBdBDlCfiBwIAKMXp/5hRNV9PvxU36x7PI89CHxa8H+IPSsWE/tILBFEezkM3A
EVXW12xdbnZ7bI/TI/Nz5XPx+XAPQJiQxyw8YkX+rTAQSwd1KiKxcj4VzKzfQ/H24azBGCtKOrNu
9vv1+DoAVYm8GIgrj/Pl6qwrID34wSujwxPKshuKkH2t2L2mWDKZCJQ1nr9mxzVUruTqfkXGC967
9m8xIlPit7nBEvSSU2JMqlYb7q3lfSKLDLlBBFgNODaO+4hbsQhhtPluDcNilDcukvEMB/B8XZ05
kbpa3Y6aEETA7PoHJFNo3CFqpXZ8YIDtIHgsmPb7pmZHXpAuWRs7sPhtN+jbciKFmUY5h3i8JazG
09H8qofMQgZERbpUmQtaZ4XN1vBZtKEB1Z4HQPS6Gz6IJfcT0Y2u6rKYtwHtGp9jV5p92eebKkeL
SYotM8gj/2kv8nETKVo3DuZK1t2J1U+2Qtg+wIANDVzNnhZUb00zu3y4GPLXbe0FY3GT2pi564bS
enjTSgnUeTh8VvlnU+ZzYn7tlOsWETAQpeVfCOxTV/BX5/P3wVqF4dR4FxE+EGSkCJGPJehrstwP
06LdgBigMzA3NiN3oZqXWaRVbNn69IaJJ/hlZgIbv6h9H2wJMwMihlyCLFO5QnWkeZeHs+oszuDy
1wiEPpQXjMy7vd+HHhLb0Oh1PZXvmzzEYCBZ/tqb/XOcRY0KY9A9RQKCJXj3fODW67RPj15fsI11
rjPp8ireqSaOv11ERb8LYtOWRAa/yUmz/YCUCfmAwxqo5gPHAAss9OeWNhmedryiMXI9EK95ZQJL
sVwPeRT/ZB32mPwX6EATyPalRiw6RFQ9zUV1gUUEtYJqheOXroT+Kp8hy3lnXbSnqVY7FsHPICPU
nAGDi1HIoA4rPCFQ6oyGF/RtwD3SmPz4Wqp4OalNBarM1kXVz6pU9kc1+3mwOulijWDeXgGlSV0C
T0EFPL1DZeInpy/kZwmbjJE95wTfIPu1C8TFKn0roqmz3hq6dIYqbT9VSE8y/RRRpaPQiVqfuC4x
QbO3TeC27TnJBv5OqROUll1OUTDnjBLz5LcICpPsWdNrmqNSj9ZXeg+3FEqlIM6DBvIjQ8U2Q8NI
/X37K2e/XB6PbcY0mi2uQsmzf6+byuStmPOS4M07n12Geyap2yzcgjyo+lAH8Dj+O978JeyM8jvq
ynVw3KFMlbUatTI+1GQnZTuUA+thYUDk0gm5pNGeL8lFf/7ReirTdWbG/FnHsMaTJ5x3LmhtXvzo
hahF7U51oH3upZO5w2Yp20OQCS4d1JgySrtFi3Xjf0iI4UaXoOmooxiIo1GcK8wXZu2E3+ppZITn
L1jJnB/sMzi3bm57Y8od0wt1sYujcSKXMlnWWqU88qFhKKdl3fwzjurAgH1wh+t/zaVDbSqsdcDO
YrRIiqdvnOhAA9d9S+EgQSpH8qfLZ2pHIbOZrCW7Y5cGD7G2/2VznETiX6HjHPGOMlA4ugXxHAsi
Fn/SeBZS/kVrRpGgtId40JShtNFjgTPWrtMo5ZA7xBIvnzv3CLLdfIH4YkYhdSxl+elwrI19mTtQ
2+AjhcgwO0Bo93fpKrpdBSCYO/vmYG32X8yf5a6UejtyzkoKFs7megTkC94jmOczDjacick8L2I/
9zGUhJrzyOMbcg/XQGSsb1uBwOQbyK8DxaFwZ65sU1pzZlsMTyxdI41DN78IzUqr7CZI29pFViCm
dOHtfGcUJO7yt4VXGtqGTLg1p9bcPBm6ASE1TyPiznvU4txvCR3xFyfjQHxLr4bziF4AUe0P71nz
wWIFA/mzo0klWa6LN9SL1qRLI6pwD7F8eAoub/uLVUap61Lf0KmUBtOJ6mdIguhbn9AaIv/cznXl
TGVzCiKKoTi98iQ3Aae4uiEq3NB09NisHRCrxBf7Jo1TxSyZHnYpQYGHim6ncOiER8Yt496S2bLW
RNs+tqnwcLgkg+672hZEmOBvg+u+oMmlS5EUeuyW5Ylabj7WscijRW0/vFwT20sYJuhzpYnhrxV4
8XRy9PK4+LjoT48gJCKJ6DPLKXWLcT6hXtJGx2ZxUF9BfdXeoroSd52VRcuk+4e5Lo/9nQ/sMY+P
wjxGp9izGFYIJofqA0Jsnd21ORcunB3zQNS7r104rqlAN2m+4PCnYfhwlhqR2MLo7LkToQ3nfdG1
186rQPkp8rizHnfMDeUnplcF4WJAaEPsGdFImKe5arK8Ih7imaHoQavRv0f0UDSYlrTWIkywGgtT
q3f5ZYGFS+W/p5BN7en7EBWBhdL/DxrzyMD4hSqfUc9QmdQi7/2Snc/NYvh0MzamqgG9f5cWZsNs
BsGVc+DaHhZntyE4t1jebGj9N+uKovwIgqgHWklR07+lYOs998PvchObweFvPxG82KMQxK9+2Cu8
w0NoaK4Qwacfm4vAoZ4x9cRujfFmHZFZEmXk69709PsqYGIGktvsLTONTujkAlDUM57dMaEPGME3
Avpc0t2tCRZyUWRV7DZOQZSoKyzA5ojeNioOQf0y6hp1wULpU1rBuR6Gmhq0MdsP82xwCLBCMFjV
adiYwxmXUDV+2D2Y7gCjN4X0P4JAfCJozsS8ENXzgiq/6izqZ7GQJBvmwV6X4JSt3vFr3N27k4KW
K5ws4yohyfcNuaOXjZhoWU9gL0niUJLlPZJc5BcDOdkQymQ8Y2OB5peXslHb46Z5BoAlvro6khvH
vO8q/siOFh5ChxJPGEpDSsQZ0gen0WQMn8MM70ILNGckZ4dUyob0LE7y0EphisjpCnPPEKeS1FQp
DwgVRab4x0izLIqPi8rLVXRPuDrs7rWZ8lhA6AIPTd9I2gcg4yms0KGf1JAr3tMfufSx45UyoBap
1eVUTbbhhmI6gVDRr1nw2hAGg/0nG61gXGSa6p82XUsBJrmC6OHe6p76J/WLZerYZdAxO1wM4l/i
Moc4iGRAgVpzJ2ZsaUsmebWPBiPWRteoONhEjpkfH01B3aBilSzxtbuJDqHmeXyxL/XIVhCAyGE6
GwkIB/A+wqEcNedY8g7H/IKFaAm/lbabr6lkfQF4c7sEqqArrgsz3Vkf5pB51Rub/JZ3Y3qkVt61
/qvksO0dzzXpgWHqPDQWUCh6bg2EIXiuj9IFV0/Sz17PT7Wn1mnpQQQMdUJK/hm32HVeb2zlqSYC
c2MOCf9giXJoIV/H3mIHfyZ8UNl7QVMkMJvn7IYNOks8XcsBTBpudxkMWMfp32nTxZ1Qvis2lmaA
submZ23IF09/HhTmPyKda7gUG6ilYQ9mZvxlyfEcDEPtBGKSSOaDSD0SwdHxttP2Pkl7JSmfClvL
lqO0WN7w3P3708TDjU79dP3DbBwoq97rj7KxeYJtIEJy1F5SY2mw1jzB0/nCnFW2zTcLLZ1y6Kpx
lmaDUDki7upDvka3m9Yh9Elj3CXlFsBsLGB1E7BPfKOGJef43yaFxQ2ZNglen4T4ttHB42gjAfQq
4R+OXVLxZKA11cyZWW9SsgBSce+rFUqNNeUo9YSmCJzrQlhNO54Aiq/C2zmML8sgdjDs+PWvaOVX
U1uduK8uRQVAtmMgNmKzlXxS8GcdAsZ/KaBJdNCXGjBKKAHhLcLPWcWRKHZYZCF6Ck2rdWKtsfT6
w0CCOcb18PevX1gnzm/Xj5l5wSnECALYwyCqZeYPL60/fb5MotpsS40MAmI2Hwix92BhKUfmGo71
62T+iqxA1HgrEi11TYZrkBlTdLXag4EN1JI0f88Ph2vx8uI/tXvth7vobN72an7FAn9JAidIjXHw
RuJb0sSosycFxtq/ZKmyPDOXDzDhw0SYQ4NThOfQ2uRj9JIN59NhssP/teMPcKCxWLdskRNIiTXe
mx2FudDwg3zLpmedPqovsllPwBJdo7tOpeSsZFyJ3Pyl0wx1IPodaSvjScHeEqpPHlrQ8F4uf7A6
d6HxyZgUxh3CzVe2c5VoYAbGsLDC4npDMMZ2qF6wGtCdNwKma/uEyyIvUCNxP7apv0cknJV3D02t
PE7hpCCyH5QsFaw1tMid5mdJKTL8T3gysFZpeLEugQUsnk0WTJJyEehSKTm8LQFmdz3k1nngPT/S
cXfh5rUOggR5kS5ddaKcsrT2/0vTKcWOaYc4IpmsW2a87IwD5Io5SPDJnFEnGKY2oVLV80GgzyiL
wgfTG28Nn6Gg5Kq2FmVKkU4ZcPfsNpOmaJiVYDiPug4dmGA5DldHx/dRy7JwEdM+kOmlTXgE8SDo
yRZx82sVdAwcqjUi4zoxGipsHnH2odVbJLX74ZiTwI5vH0++glQ0SoIz8K96548w1q05IvGsD71W
S1BdwkuWDEYMEduMcvmoqQEGI4O23ZwrjBf93LU9xGNdVV3O6vjudkRoNvPZ2YfFGx0yOcstEl8E
7dHpI1T9l72ixxOw7PL7/v0VzhveaGitk8vvlEour0y2crMf4Te7+EA0pI8q0pPzIs+WmXdZkyCa
wkXM3NYUAOiX7lRMDRIw6uIHZ0qdlFFlkKFa0sKz5JYr6UmvB6hqvYvSV28a26fMxDjlIb951Z0z
W5RfqswkHWaiFzO4NidiURStlerFKIdkZlz+IIFeWQKzWq90/kZtgYuogJZrYG4u9HDqPBYhKU44
JyirkXsm9uV+oqcI+X76dzTRxe/nofEBxoByEYO6ikHx+PbzntCRd3Cor3u2GI3n3l9+v97JffMU
xStLwWQ3q+HSH4VnpgwiQtEE0SjjwC32GVRg/Bp0VpNpNCcshnR6b/YYyLwC0qloM7uC7iGVxW0j
NFSelx/5rFd4ipvzH5sN7hcMM4hyH69DFCRH9hos9DsoLznRy7cqlWkSwMrj8puhzfPtCXscoAh0
/7/jnXb4IW8VO+pifu9O+o/CrRAXyfecvq1HRtqe/QMvjxZlY2JfGz9uBz1gq4b7Fnk4+zFMupUG
vkTQfs4/MporIYqt8wa5HgN8MCAYpRuc9auVvh1360tWtjtG7w+t+v6soQMrQcB7zubesJ72Ecti
+1BJetGM4JV2j78TWcItV152TdpO6UW4bOTVX0k1WO4pYKDklCttlz2gxMYA97QTfLwWBoDZ+8md
z2e7Pv7+gGBpMdST8fuBQznFlVhzI+NxrEed0bpaKCUqcPldiSW3a8zFO89YexjRmOqMwHmABBza
3nFSPmnCYCPCW/Y/+nBJXHLVsFMJRztlUF0uDApUcu0IRRBH9rGiS1g5/4R8I8Mt2pD3l8LXm1Xl
JnCREUaRHTl5zfOztm78Vk/pfH9QWuvUsgZUv8QZEa5O9tcVL9YO0hhBNQQ8D0d7ZfJeQrVfezmV
K5aNEydQJlx44Vqrfj3hQhQNCGHA16SO8D9e3LPWxyGcq9qk3TcRSw3s3B45fyecbatI0C2CXcMX
ujvXRg8Z6GQmaTJOQTTTHjvzGD/ilgFJUKMILJ8zGhwtQb8WPX/xO+tgsNF538P+FJpI3WPUSWSZ
MCLbYw156QpE9jaJaqQ23alIrYdD2GEz4Au3UMXQvduXQlkc7KrYOHyBzMVUj9yCCu09pyBDm7ez
9vOTwS1SDi+9CGpw6vExgXv6wu7bCeUQeStD3u4+PZexrHg5Qsrd+z9YiZwOduSRzqmolTVu65rj
MyPCVfjj9fHHw3PvjPvQApfmMzvIeARGn8FHpSJfmuh9/Hz5WTtYzCHLnAvxecSnIpAB32VNOREv
2UAJTLrj4nSEypul5swK8VX1Su//C1JdNTw9JG6kncz6V9pGCjPGhuHRgnG4fwLrGQzvm3OPYPSB
ILTf5V/b3GJGXDErO1VVe4f9HDxSt25A8RFKh8dZ03SMizbO7molw2mdC8okFayJkNXc6++OPAbU
boDBktfzKOAsZz4IArPKsj/0Ce/NXx5IWhYZ0Qv8IWfA6KI9+lA0LlHHjAf+rddvzmTwr7lbtpQa
f3Nj9YN1TlmzNFku3CbS1Mt5fKjZ5rjlB7jfFZXkkkW2WEfuCJxF+XHt8ZdObn2xLiP+KbCLPG0n
l8/zI4OeaDTF4YuPt6S5HqwRakfjo7je1Ad9bjhDoNjQmG8Y9biROMAgDG67SLR/oGyOXVUGWhDc
dsu8vAZT+FGcGb0zKcpGsi4u+BsxsHKGdV30SyJPrisKPvWVI4Ea0Uc3YUgtc03hXA6ZgMhQGjhf
D44+J/dZ/jYb4hFnEi6n2k5DFZnkZZr/qObD5WtHLRSG6xp4mvMp574jrLLAV53DGc3xvK/8R98x
LxSVSNmQQK3m1II9qhOKL1HGgsrELv6bkpFL6M+iDgV+72NRckIPjFGkCjcfQgoWrIhATY9plF2+
tC5l01HQBMwDkjRoYutf/c7O5fQ9e+BSNgKBKhVP/GtwDLsSXD+8LHmzTXMBRprI1gJz292CEqSs
Z9OyBzPhXZ8QV3ky3arOqFCYRLSMbFn7/msVrnz8ulOzjjcb5YQ53N6+nM53UxBKsrxfvByRgydG
rT1zEWyLAQLv6q+O+3UsJSGkkjjUdL0WidQkeFdZsxJo7hyDL01Xw2P8Lj0VZQ/S5sGGNTJk57zD
3EYz/Iuy4UrLLhZnYrZf7KxqObLf4FyPKYInlHTgwMPqju7fNHJLIRjvqDqZOxgApQrtGKasFGn3
e/eLM+MmQXNCYz7yf2RiUGu37vP8RNaEfcj4RT/QQrd09D88aprfrIPLaBC3hTiHNNFuWhIPDQx0
G18CWS/tDAUF6dm93DelWE+moLcXoLkZWDYgEqoMLNo8oe3b59CvqLv/Zc5KgbLJ1kj9zmM9OXE1
B6bmb5gXL5fz5oHfsBgEuE04/5B9SROsVmv5uhWmzJluLQsrSiv+spgqvJ68nsPP3Vt0NyOhPy/O
9UWmmYxpFB03hFDcypXeX/O978IFoJ2UBKuc55swtQu2HgrsykgF1GPqBMVBg3DoOsFSSaxT2PEI
DaM4dxdMLspdVl5XYHekkIEp0h8Rb2gdfDLwbu4tuEXAP7saO5GTfCtZlwuGNvf8ylkrJ2KleIKr
/iDx4eKi+fsH9h+PvjvddZIfSWSGGOguHdObNf00EGHVl+cAuytECi5aje6h+WZ+kMOvrv+swpIB
LrwWhcvmX1qFLnR/ApvksaCAJ7BQhk44b+PLzVCsIHR/YuNzzUleBEV1YsR5Z59qyNEAzcfRoWSW
hERAwfmMZCiyl2An2JG8cOoIxQ/s3E4QKTUbRJB3Fz2DgsvVwudKXZKNX4BZ1AyM07hIIDMjNC9Y
/EQDrxEjuvkNogJLHYEepzfx/ISdFIwQmJdDsifChN1SjYRgyZdO8I4xuvpMhSFTwS6dqivXT+cs
5RtDdZA0kwEUdfcOzI8r2uuOYGMQPTYk0MgUIafDrmQBzGdwhey/gjSOyBdkscWoKcTxylZEiQvJ
xUSmIEW8Mt/jlwlWWs3XlYKWbvIZ/nV9vjJeqGACdOpklTTpN4m+NNPNvxZEVvy/hwX3T2lTWpbC
ZztEH+AFNHU2yMQLUWIa4JOY8PGDVQaerAqGC7JtFJ9FZ24JEADjdDdEACzW8HwVU4QXDvC7rMU1
NABUHPzBrNwaSU/iIobnqAGo786rTQPyzer7u/eBoiV2nwRokuuD2gAsHSx6qLawkCtQ5hqFuz9z
VlHZp6kRzMduzo+kZBA1vZ/ucm5WC95trwzo4YCwb50e921aXJp6B4fL4z790eCDwoJf7K4f+3jV
VVe3cc6TDkn5Tv/H0Fw6zQhJjZzyRIvFPnGk/1LDlZZWRuFDYM4N4t4PIT+EHLoWa+6R8qQ4EBn0
7agyp9ErWEDFz0xx7iG4lx6q8U5oXJVnIemHrbc3p77laXQPCXDcxO7OV3Fk1a+fGVpT7QSZHrx6
eslDoAFvtB5y60lZQNxgt3evhq0t4I0uaGKfSRqdPSqLnT7PIxDZcIvD/ISW5XuBFwfEB9VhbG8B
8rpJn2Lg4CtSAPjdkhyBvFGPfCGNJjCyaomVVwSORbyGZV13FN4oKg2Zkc56lKQoPFF9fFRb9a1T
zq4A0RQINiWi6Vy4BZbeUZocHsxZI6roGhpXF7WPZuNEWG/u4lGoNCgB60zim9Wy/R1qDw3SbQgh
ytMuIBlK7LJ9M8+8MM+RX+QVBEnqGvjOmzmIfOtQXE/l+K5YrqTEC73TgmBAdiv9Me+LKJ8M0lK1
b2mkTE+k5pawq1bQ36+IQzJ90QxHt+GGiYQy+IlwcFs7/BwIr6vvtStu+Rf6zZaCcwepN+kiefH0
nXM5CiNBCW0TedDOhDnYM8M5A2NT3ozuVHA3GDKg4RZKphjfLJBoQadCkALuHSQh4d4YGWpHZcJY
RqiY5NbNX0DqS+uN3axOY2nDXIr7xD8dDHuB22gh96cFFppnQDa80x7UTqNoAyUh8NY+4kIX+5RH
P5tDgwSqYQDfeVjCMs0dCQd6AXPCEVVwSuv6UaC7gETFx+8ehipQw5PJTzJdMRqv774/ZWjcWcrs
a7QlU6Fy/h4gtbdX6m6FSllL/eTHt9jc0R5iNLQc3qyLRa05wmLkKJ+Ic1hTjr67XVjJb8NVREOU
PHG1QdrMarfGrjxOCwvQxxHOVPQk6DAiyQnsW31H1ULUVlbKdNjH00uwdxee/wvMxW3gz0DrP7DD
tkbxUcPxTk7gVBe1AfSVZZqZDT69MMoSWN8WKoClHBvBUe5iut9tWV1iDMHqP0eydCxtOZYee/wq
ZAo7vgNoPsN5XZvfOvESODMfBEFzVwGi0dSltX3TlGb5leHRgGm7iaIamVBhwsBUPy0xt7JLsVog
YGRW+TbnOQSF9txpprjeWTGsAj1h0UsbyU0MwMzoykdiHl7jDfMq2cdowyraOVE5QXCD8Lv/xs93
SDpqk6NnHs3HHdPLdfQKwrAJESBmmG/q0oBO01mHvSHou18FTiT0QA8y/E4+tm1LbAR5QWmO6JyU
O5kn6qgzq056rYV3xUsIWzc0mqb7H/3oK09CZ/6N9f6COpUMyPXOZYzkdYcNqOA4J2UPwRYwpA+k
nM+nxJJgoNB3SpuVyEYpdvhceYXzqgWpsmDqIV3EWt/+k3rF46qGH6WYm7cyEbvAFBbXBSynmH4v
TgD9EgH8yrRHCPDl4OlRiDTj8A7E1QSqK4c3cvnfHq1LvBPBSozdsxCS2bCDrMoTpuq/lVBaAm/s
eHr8Ed2G2qIjRaEKHJ9/eKDF63RWRsK+017L5HO2BMODUajnjIq/ZjIpmuLQwsNt4UmFMRGBY+Tv
vO4JYkYxdhFll7B11bgogGFXMPc2Za7Hfh/C50YjTFUzGoozJ0X5qYBc0WIaepsckaXxBVzvXSd3
0mLW4VecTZUS9s78pRwogpXLbO4bdtUGSoD8hUEGv+2Zuvdq1uHRZx4NnzYrvwaH/7UfaoHcVpsN
oMmQay2eSNqheblMDv6pLu5l05GIvLOpREaGBWnkmwJ4tCC5LvTsF0M8zg4EFfHpT80+EkjYfwQc
1Sf7O3RyBumAXe/xN3ic0e8Q7FzIxzPxdSMmePrhtY+83nrbPgiQXMlpIgqHnLaFRFI2oRYasaQ9
6uUlQLPyLvx8NQYitQEVzepoB5+svQgXscxxfSbMoUs50ip4aLBufcQO2s4JMMAqTZjBw10VJ0kD
DL68Bj+eiiTCVFGkRn/nu9y5hWcXs6X6w6stEyl9X/EyDpLkfXMN+P6tccwbqWAyiFRaRcQJzO5G
JCNSuQSUrhBgTj7tjUhg1saA0CpAcEL1ogGG9jM39/It4rd5kqfDHvHNZXzSHdQQLr17WzVlUkqe
l/5C2IpUKNmyJ5M5QiunDW2D+VSaO0wpLMIrJGpGTKU4wZliq9zucn8jwsiI/uazeEoIFY5bdclP
WkzCwjcev+btOo+3oiv2tKEyd65Exw3XVojqEOnPGiyG80pMoR+lE5fm/rwEBGoqouZmHJzQ6r63
EcIzM1AAHeHDM3RdLd9M86WEavWBhRv7KgZE16cJN6qfsDjwVsEmzZqa9x8hZzvnDMItM+LYqFW1
O2k3eFJWbGxDuEMYLXvclsvtyRqfj+hFqi/VztJKYFni1eT3gxBLZTFUJIKd8ORJNLYAbePOS/U2
EYn7165Wis1oE5XmNtbk206QPXWYUUUu+zB/PC/Lz1YK3B/7QMDChabb7Sri65E0CMxIlU6+BOtS
E3+kla/RlEQJwxjE4IVAo06YBlze+Rpi/+fu/zo0HXEpMoXO/H2OYGle1Hy7gnep4slLWawAe1Fm
CyGYViPM/IcCHjOnRuO09ntPnc8j0udLD4l6gV7HrHT27anTDnY+92aMe9jZ5elfKP63n+VvbZ2M
xPUZajBw4ROUIFUoLAT9Z2G2i4r6t6hZ/ZP2NQyHqwGX9QBZXbassu2wESxRjcOmkeeQOOxiwzKe
YDojpA/IY7aWhlhkJigf8Xg7UgUO7NdhI+lkIo/kUN2m9Yi5+zokdWc6cHbZkI5LCN5XTmZszHGH
jb3YSgxDHfpHzXeVOh9YlbUxnMvbIO0PSFjtqhRuwgyUjhRrsqhVQIVaBdgcTtegu8hEP/wPcK6W
+fE00HJJIzJkmvhQ7J+VXbSRnq8tUZG7w1+SM6pVs8TONuoDPTEobGlpoTjYzjCPHFZKoQRv87Bm
tLi1KLUyp0NLmRFwxmOaqdD8I+vwooM+cYYP1AUga5KMpQ7vXSnALVyhrA9Rq+2vpXNEIg1PRqbC
MgBrJy75IrT/lxwgsVD8oJdQtgxZpPdK16DdjKUpST3DwFrEvQG5Ywc9c7Rwmfb/OwFu/1uRSkAd
pNGLjSE6lqRBDRcWPixqZKLjRQ8cER0Tps4yWSpV5fzaRuSB06V3/WbVxzxxZ0io1+ssIrUQ4jRE
Y3emPSwa3qcDRKIuRRHPfaS/hRJQhtMxGUsayKy7zNr7skT8IaTmDPTx34mPUcsMhRJadhRhMN4w
LLXuXTcqrict2nFiC9hIeLaug+xWo5Mrtsuan+/oiI4DoHnDaNK2Gx7rU1o1roKfvHbEK9QlEgP4
8Lbq/jYIMXAd3utHWKnBBDnRKToIsUtd+o6Usvgm5dj0x2gpsQmYFoaOBSu+/R9cvodfzQJyTrfK
D+CZdqkFsTekZFEMnji9ld8krrXRNGNPA0b7SwfbgHigxZaH2BaQ3SMSVPeZchj8YdHpViIpvaap
qz21FilLExw2PePt89POWZlHT7HoGOJYwyxeJQ3aQtN3HtpnOg7VZu7aT4KUjC2Poj/Fu0uV7oGr
NcR2uLac/qS1qqrjxs2o0S9Q8KiaTKuB+gjUTK+OlxFvpgOt4wJ6SLuJN/YYJYhezPEOTzPNJ/9L
bUcFCE4Ce0/+KdMXXNFVLzUFs6u9f3EW5qP5yCEKoI/N7zD3GqOOVXwfZFgddADka0wdQ4z6qjXd
MpA+y/+ZjrgfldqdGdozRR3uLBYa0QZ+C6my+TRDVxuLB4sdFw3ZFlUgabCzrtR31j8ObhE3jdTT
hHPCfXUaaVMrGQM4uOZG2MOJKP1N488r6X/ybiXmILpgbhcKbu8CpidI5mnVEzUuCEss694Ji4nk
rZTbhmZ9H/2T3e7Rv6xdhJg93PYRc+jS8hlAcZ6hHr5bTd/3QB/XfZLMT4OADcmUH7K85svVh6sf
zp1KMtnxcdnSMk5b1VIZI/vt6RIV/mwnhZa2MAM3ujIux6i4XAfQkkjSkJvh7ttD+NDr56i05m6P
u3xNtQGlXuQvZE8vLDzhL/fvVw1+21PubymbnqJ+figIY7Q1SgBsV4yuwkUUS/0oTc1+vgmclseg
9x5m8PNWry0bu2QX0K/9LjfXsBKReGxn0AeZ628c/uKVtcsU/qUQvAd1DswzMPnGREao9Zwc12pF
e1ZVxjjnXvgjDRwDcxy+fqIN/ZKzIqULnwzgAdcyyku+nFiS/bEsJBC4SrKmP/xta9Crmgo6hXCP
qEBFNOU9d/qmwsWfX+GYZi3RHYxFPEL8eLRSAPsXxo8h6QgjjJPGkThhsGtNtYU+NorgEXb3V+HH
bgeJtLTJOvygH8cbro13V0TjTwgD+VxYn5+BVHKPl9vmLo0K+GK3bxgMAb6sOIz5xrSFQRljD460
1vmKZ+yLh2TzYUgJ1N6Ps9rzKjFOKS9oPoIfgp9MU2ED9z+JkoX38gaW/o5Fa92OrVAkjhZ9HLHQ
p659+Nl2TFofGIXWh8otd0sX9YU1C668tPnzElvBVYSGBb6oqSplPtDoB55KycfDNBtcEtQMlUpC
CbyDJ2i6NUJI0gtMyur/n07A1yk8wLyLlfmuQPDEU77xH/C0AYyB4bEU+dPOtPsraCIDgyK6oqoQ
pqGzA9bAbOtc7gHzsDDcpoW9pPA4sHPZGSTAsp19lhjC115oJOmF3Cs+DYff3bxEDC+Ko6Opc6Ao
YHeadoUFPWlPpimfVEXJkb+kRMe5zoUYLGbHdoNBWZK3Na0rT69f7kPBLJZdHMVhRJ1fcU7nhlAW
QxhCc+08HMSkdn6TQAJqSbuKoloaOkkb5990oXOkQj/kXM7ZGkj/aQDHo0nBLYgAvqKAqgjapDjK
Js8k0laJlNbWuMFw9lyqrdcCEhVz81Ush6cPay7fQ7qc0szD+pJQsf0+296ViBbBW5OBYKuERYb6
X1sH5xurHj5UPWl5d4owaPWaLtozdyUv0xHURvZSGQaOi1Bh9ikOOOIlsCd7s96cgdDoMZpMwK0Z
LVO7zRi22HicLsCkwQsTZJc6v90cgbpHh4P2vdVt2At8x/bfgRhIkhje2kOtH2xZ8Ret1g6w/aBw
LFS+2/vTc8XxusjjiYf61VjyTzhJAPJBnLmgDvNi47qWKIwUuj+NXZnstPu/7FgUwfN7avrtgpl6
WGkeC/t3qJ+BOnbkslbeB2BinbLEW7kun0/Bhdzj6zCE1os5gp/zkYneb2g6Uzzg+ryPcOOsAMH2
kUvEl1Bks0foTQbiSqyh257aG5+kKVfvTwcUAJA6cta9u3Rw5iyMnImfRgKX1ohPVTE9WUJMB7PF
/Ak3o9ptPynECtX+ndGfpimEK83+GWYKwnDriWdjqwuKmwf3lkUFPsqXDEZq2aceo6NkoM6k1Xb5
itwG1yb62j1bkr9CqatIhIeAm7xXtS7qtl1Kcb5CZuIgG5DchyHitL4hmJLYb/tLzl6LAZ5PMKks
YqyNUfIpARvhiyp3NU2WxAO4tWWsjHxZ2yhw5eEXhUffZ+zF7PB9WD8lnWZpGKsZd5H3SEJOpaI6
SmE0hfzU1SMoFyoptUr5mnc+YD5zakWW6lKVWFUUvuHgdOsWC0ZxSQZlxg6FqcUikhHWUUrJ5h0B
cmbZqjQDT7q780fFvnPKLdkDLCPV1b296zQBVw2msn919BgRCm7ejsH4ilm+WuPzGOGyT14YEv7U
QAMQwtHH1JB7L7rKc9g31UJUUzxf5kcbKsfCANVz3PmX6uNqc6eIYtO9M2mtMRJdcmkVtQbiTkhp
2IFpGp8sVLXpd1cz07tLj3DG8AIzFpj9bf6P6OApnUi7JzN89bNv57SI5PBc4Do7BdXpiDHgN3fr
+WMe0APoeY5oNiKS0qsrLQJ0bjR4j535lYOGeCd/jsfaYm2B/56pacnwKI7M8Uayn4IqVaKMonie
Y0NBLcTcLyAM8OOZdnVLhzeEOlZtgANQZim7jzPyC72Dq1j4ScdEcLtJ6NR27q9Gv9wvtL8ec8gy
U1WMQDtPa84Log4rilFbWvuXHChsRJR+LvPQMUedAipKHacFWWIu8UxgxHg7kxBSrmqHlh/gf7BZ
6kV7nqB7PkmwZwVQhsZtjIJY4IG+Ik6PPJdz2mzhVQ/gQ4nl3zCG8cgfme0mh1T2HNJE0lBZGiBS
ObqEsHElkq+4TC8GLyy9lQmIyAVKYt+v332SiuDR7ml9+I0oEbwiAxbCWwllNZ09uMoANGv2JwYy
t8gvX0MEXTJhiSj3g4wJgBmTV8Ek7fTT3GcEBJYzxQk/EaWTU4O0fP+1SEBr+QkOAOKBgqdPeGi8
Ac0KojgEPZwt0VMgJNeNg/TO/cu2t7DKp3Ud7l0z7pz9g55BcAYwKC6s2SDmViUye02oiLccLcOj
Hq3mFHyoG8CNvFOkgEpG38jYtsvJsf3kFSsn3fqvDGs4pkH3NhE9gl3g1ezJwI76ntldO4wVVnN9
0I9J3M3OSt/C7CqYk5NmHbQfp9/qwHdbvfLTERn7mitcifOCUIOcHjS5kANYlwqjPi0d9JcsFVTm
tJ9G/Gn9q1jScZzAsxoD5L0cFJ4hROSxfMzFGdYzZkTFss1Bsw+q4k8Y7JdPT1r5au85bgRTh06T
FBmBecoVXGisZrsL7NWcSvcnuSS0ZqbAw1qHRf91ZK8YvTc6aS8CWmBUpLoT6Ls6mOxStT9nTAbz
+PmYqLhLsF6MuXVVhJ0c9A9WqXwR4KHPU39beGcd3A4wsP1CRK/u+XDJICnIXxSeTjnLz2Vr0HKf
oTx95sXJzOc8IQvcInIy4peD67a4ZSEPcQA6NuoRziFut50yf9bgc2e12euDM537MiwGoCtSBFSF
AfgNzjmWzsI0d0U3X9jF0VvJWx+tmGGHweOue6nAXLbO8XXzQZjEWiXGvYPEZMLeja9OvsdMEjj/
pZUnsSoMh4YtGBHGsG8mdIoRf4QjSgjqNH8qrUeRx0nbtL5W2R5GBYa7pU5ZIoE9iUct4w++rlGg
CRRK8788sh2ivW47hwcmGqgxKSXLifoHr6ia0UbrrQ8dKd/5dmCYNjf+zuXOL+ckur4Y6QaklMhx
wTWrD8Az34HIED4R99LCc0mNRiZXD37po+gt+w0P9ddcgXPgUt6RDftU2vUFF9/RBiVfQfJU01LH
AhvUmoUDpALsfwoDKPH4lH3IM15Kqp5TVXVBed2HE3MI3fYmBCfi0P0C0uvFS33RMm2Va7UlT2fn
VKqOW4qYeORYHhbAjKslHW5tSHvQ8EIA89hkbeerY/3/RK2oFH0qK0l31xy/wGVulK03hBuRwJmm
UI3xkL/TD/uphMwNfYxMXRtVKQLWfNUka802OUEXFM4lFvce+hl9wlnFG9WOBpQR5AI99H+HRf6o
S+9h+2ez7JhbTGb4MFKTLjuNWGxklMlMqAFe76GTFORE12mjfo8TVYQi29H/qG5/LXQUqhe9RHzo
WW4jfMBpJDo19JZqjLRRPHKFnnDSbT9UwQ6TMq2fVDwuYjE42nj9luU3EpJ5I+VAnkpm9j6t774T
TdfvZtu1z7Jt4voVzczXJUQd+//8PjzJElhIXJTAlPlGz4JjEQaguLjtYVyjP/xalAgu5eIE4qhP
9454sc1thwYQXSj+3cdBu1NJaXrn6c+KT/iKkpWJctudH35GOKmQIrOFlf8RFy3EvDi35UcaKy/U
gMyQZZQhw3azi2ZuI8XOQNU6ysemaEkF9hpiseCHPvo4YIHHLq/J4SudUV3yXI206CdFqx8qFPzG
oVdrU7bo2ccpoTB8nt8zAVVYhrkrJHxgkruxvLA2xgzZKCbnyqGSlpQW/CxUcWZIVmPHxnGsqcSK
S76/Lq4gOFICnp26s66dnHBx8LFoAWt6j7MiknInaOS5X1j84CaXyPz/FqAO+ntXX3UGVRpkOszW
Lzfy536LeMORjPSLrmwQnBzruUBExjibL572ky+B2rMZAd1eQ8f+f79vqWYalhAq37px0IQ4Q8jW
6XJXuLBIvUibDo15Amirye7bNAfVFvDav0vvypJXuXTa2aZTUS0BjPOa37z1qY4jcZ13bpZ+OeTq
qoehu5WUuzfEX9/DrrvhpUj/3cC4cQ+9o9jyZWJUsqNLl/ONloR/AIGs4/jwmKXCI0+vpEKGbr8b
B/YvtDcarRochLTJ1gwDeloofdsA1DKqJmm9MXaY32witj6nP+snwixv/tHYemqwtC8MShlyZeeP
+6ikOz6vJFyxjV0Ev1B+/DCh4JPm1obLJ/b6KQ3x6Ggbd7YSJrAU7mvHb15ABsDeB/WkOl5U2qlv
jmB8zdzgGSqMi+Uqeps1jU+tlptxT2gG4PIwJlY4AB9jDUJ1kvmPmv3xZ1YWL3KWYt4QZ0P53Jsn
/OJNkUi6stBKZhjJAEdvUDc864FMeaqeBn3FDCa3RCoCavrK1g8Y3VTv5sd6alcBTHStrOL1DxNe
V9FTyK5fS7S9II4+qTUEWFhp/+c8jUuOpZjkPTIKmVlHrtc51po/0Xs+YMbnELWU5XLUESWI9UA5
3ilGIiNKTnL2/SqNHIDhJW0SPh4ZNolwtWQv9tPSCcHFKdFzIseg6oQoxfXVhfrgUGnbqxWigdmv
T4fBif0SmaH1ttnYmG4gcIfCWyMwcdxUKqy7e4Hxl/ONhIJVnPAHLSRmqYoMo4iXxEDRBHzRa/yE
uiLq2Ow18oLZ6B2KSdPvvrnGol8XWaDQjRMYmortEHQhdmgH7CXUKFbCHgAaG7uOhgbnwSN3aVN8
mCqZjlWWfIoJ1d19o+hG1AdUu/KHvK3C7ZLK26rwGCFJHsLHk3Mqxpdv145V0QS0G5Aob5qKPgez
5p9ZdfO5QgAQPS2Ux2jptR6hi+nPSEJ2vRneBzqpIdslBeg1li6yPbjV81zobMX/fQrWESXUELZu
IXgLXlp2RuAZRQ1B2RQ0Vy8LTdhgUO1Ga2FQ7mNLKLtjN2gOg458qAXqw6Gt7Wke4cynUGNCwjA3
e/q4yOeabx6hRfAbZXNZMFyYd2xpWdQ5s7mj/Vnok7ppY5HetW2oQLCMy9b2Auvr+qtsZ7oeCUik
6LCenl0+SiA7uJtQbZfkyvIEIbQUCELkpgpsR5AKpjBpV91gD7732Y4JCnCqzsIqEfzvDcJ24TgL
jyOTkdZNsGue1ol+FIPCNb765zV900fdoNavRwCWrBl5/gDHFLSXcHiSlK2Og6BNr+dyXrR2lLLH
Z+1l//DsbJIC9n2RTLeovR+BSVpKYQZgt51+wV4J1fZUevVBvE2iBA5B7OABFq0Y4DTXjdPQ5cc1
oaJzrm7/sKQPYEEFfwRdo97sT/FO9UC3SS+k8E/ZG9mCUy1WIqOzeAE+SYafMxW9Vj06rVw4sO/E
iExvN4jJsfvcaC0tOAUgc8+69vPqy2d9wGUbDrA1s+a4IDJ2ff28GZ3XGIXyaAdQiRW6aD4Gux7r
8nEiX4kMCrEeW3vKLrdO475ezN3i7jHmtuSXFtlwcVlZfXQTRWjmyYA0rBm05Ft/T8dmo8QIjnL7
0f7jjWfpyXd0OC0W+InXJGd+LPEdrvJLqFI9i5dkhFZYULulHHSkTWaKjpHmaqLcqitu+5fpPajd
oEiWEMyQfCMa7oinATefkyg+yW0vm4kIdtyqh+t5gCqV5kJV+nNPkjnKxKsuIukc5E0LIDEM3rE+
s+myyYVu8MxBXvLNtp6L05CpEMGeIl3ITvYjHQquo7FBi66noPzsZMOw5po8Khru7n2PhL9SZKbs
Zq8mCbZI90tOBva12qSd5PPGaG82PAHc77HCg2HDxVeK9KZy61oQdEIdvjinmOeLdJ1LQc+ym5x0
GbsoZQLVHiPXJmeqSxnPoV7F7KmwbC4SQOXPTxdrFF/SMmaZPgvppDcIIP9LYonyn+t7x/kruZgD
NniR0zi/2iv76KJYcrgy6DNutwmRaOf0SL62WsVKx/hrjH+ZO0aeywLYVSl5aZ5IilGvCsY5Y33/
WnAiDNcGmbdWINfmoKqS8ZvpA+TrlifDDGfnqZ0oiYqCsEqLQ7Rs2alrhiRy1057szPcfx2nWNce
yipgepZCHGGUFrxcgtijLDKwC4pziEYPYpUYyMVwMtVqHJPaOUL+5soF/UVqLlEaa3ccodGzCwtn
+Shypzl0Fgiu5Ds6/guz0/1Cp4DFxuWQzmWxkwiwRMgumCHgYaol87fo3D6kGyP2/QPbU7N/C03m
67gseJ02m7YCW+aX7CkUoopCIfbj/eWbu4Ow2g+MSciXQErrgN8N2IAAkKdYGdzVHOmhq8McsOto
TJWUkfn3kyG5Ac+Ny5yEks+32aaFKHVJyjBb1LpapiltBST7EaT8izu4loDjAAKCS/nou0xevIAd
hbFcqXGWOA7IvBP5M5zDuzxl20Ir5nSmx8NAw+l/GaM2RkzsvHjU94ha21+2+/6EmNsPK3xT9BDM
XNMyayVjTcVQcovOBx1BTVOTYS85+qttD+ZGY5g8I7GFIKVcEsZ7zm8ENpTSYxIyInmdf2l5o5WX
kYHikoguyzPoRvpLbeyJhHYfBY5da2KYqSKAzpZU/orSAJw0r+SLl7bt5g2kiQ+7xNwcOSJ02d2N
2P2yfZXHxtTMBieK/dCylX7K2/hzFg0Xy1p43Iy8mvqMNGEPNoGuMfByQkxxtpjUSQWA1TPp5yZJ
O34BW42QZAiZrWcUC1oPq8kClqvUtD02O96Ex7YOLKNj4FBidtM9aGmU8MjFK9dEjkbRzBfeEna0
bs9V+5RoN+Do4D0dPiTpyq0camCrIr9eZsI1LPRSs3pIOJY1qkIdqguyZukSfwet/OJPsfL2H87A
B57VzNnren9sRgxy7P884F5KULOJIYI6npdaZ+q5qzf+mWClaYA+D8fqCm6V1yZuSWf0ml9UIH9F
Q4iRQwpv/Bm6MqGM2GCmJ9TiEVfxdePvc/+5JVWE59FCCOTcmmogOrJ3dkHeWDi0MxZJQ4xrebmw
HNX55hQCfEV8YxBVuOxGrL5B9RFFqvOGz/jb1SXdWneJ393JNlaZ2YtbCE9hJN6XrPS5pXD9bCx5
7fyfjuyploy8vJKwIf5bWUG0AUYdyqSOnWgdjhN8Dc/XNHHWaWEE3MTxLs06DQ+XSYXuaMmsC89n
3cGpMuOFCSsltkr+Ka0ueUPH+9mCcxZJ7vuFWy0+sZMZt/RwzqaLTlb2La6SI0tyYBZO5hFg705n
5FA83nJHS2JdLvHli0yrLbhBZuQ1uWnPzkrZ/UU/OKPDlottTfoTt5CTIAxcGsd37nUTrs8OxwZ4
RbuInnth/MCUkF8ocJYlYYjcbrlG02aXfRIKnRRdWqJK/Pdav3XIvd56XuxjMJS3OI5AVGDPT9K9
XyMF3QuNhbOgQpU4Gv87sOVPTKFHusKIxtar3BLrKn8rSd8hUKYADPvdi9oh5CcIcS9MbUdAldIK
fQr5AJnyJdaF1GhYhT08rQDwZMFSxk5e0aMUEzdW6nEu8UdAh/sLWTCuMo73iDRyuZXy2U/MupWG
oPEQdh4WMXvoF/AzMDCfAfiJ6YRvoIEuKXXkkq464VrT2SZMIKdaliQmyrQWNyJsZ8BGLlEhUZ7H
ekIQl0JGU3Jk+RPUx2nU0TrD63VHwyW6LDAXEE7oPOWAPBMuPwG8gGtOZ4NrI66AGSTNkZNGjz33
NgheuS0PMeuOzsPHmz6rUT7mTl1mBEaYFWufp/gcTD8zo5gvItiV4XQYdGo9Z9gYAp+tnPBFZfq5
DlxBx22FAqSWTDVLUVd/HiojOKDRuBo8gg/2PECXzzx8BPEP7H2Pcp6gy8/hkx44jP7dHOhOTFol
ccn6G1eRj8SzAgF5wUu+HWenjn2PyevPdHEHj2wM6dbbWR9lsR9eA7+XgBBQN5cLG4w9WvfHqNUR
PlrWtIeW8Gg1wd+wQwd6TF0pxkikzQewRi1J8PWYHCdZ10EdJ660MSWJ7SKRH4Mi0W0tFXWOFnAF
AnWOvXc7vLXjG0qiYt606tSdYYb1xFCiddPj1MMOOv/hwZc6xhfZu7v+t2vHie7GtWBtxdZIPKcs
Hvasr15BMqhkw+EPTNfi0eBVH5KIgI0f9Fwtm58Wzbm5KsJuT/j470dW+5CBgVxzCI4q+Cm65r9r
51V60FQmtkaJm6sAI7reIy4rcHHeRTH3LbJ9ZKODOFrnJjQ3IMQBIF+DdOXyozQ9SZJ11iyONomb
eAM+HIKUTYF7aXDr7TSh1lDjqxgM7A4sW5O3dn8+3iK8SvWIoPJWGuq5p5MRyVVxNVJv50w0mPOQ
9/CcQSBWsggZw0rtQm/DFsdilkMBJm95Gixo5Z41AKZl6X9A3ZLFtaIemXla5huy1aQ7H8JRR51t
ukw4v2TuXMfTm50y6ltSa0eO/Z/s/WnWsfbOu2yAk3+wm2ZmNM610aQoBD8ZyczWqlPyMFB6/qbD
SJgXx0vPD9AJr5HEFHnWLl8Sz+9GX+qUxhXU4d6lOhDzZN06NgtgE/py2RYHhwgAk9J5oJZs6WXK
3BOqXDWA9+Cme1zc1UvhNbALYV9RlHroGN+VJB65+binmNlVpsFE4cpTxzoNA2fStDk94wAsQI3U
48Gub2Uf6j4b5Y1f3tteAHWbeTDiikc8HRm0339rUWkNDC2YIJr/l1E+ut6Ji9ZVII3vF+ZdAKEg
i1bxgY+pcTQQJryu8iAk6EK72OR+0MJJH0iEKDpZAUAL2lbLA5MRwfXMvuE+YpvSQCGswZ4Znp+9
07jv/2iK61umHmggX2gzVXXhXtmZRzNkvxL5WQpkftBJzCLUQEebXVZwrXiPvEoVxILStF14Fbhp
JOj5svwCHDeFpXOmMhmJwjFn5t6WHA5S1ZetHwv2Q2RKuVXBALJiramUi3HlVFFOXggaijfj/Aey
eAY+6fjmas62V8DfJYlxGCn+gFnJx7WysyE3yUPVceFB2NykbfUu0GEzFepKp+003ILtk6OJwEod
eJuf7jewzwAJcEWvsQzzhsPyx1m6/6X6UTEsFTIH3PQEGi28oy9gKAz2lrJTCpo5RiUUB4F9ovYu
UvZ74GhHsXOePVnlYNw89PpTWvQCizqfmXmP+5LXnwtZE6Bb4+LJwnYoUBcD47D0wIlgJmXiGh9A
nuXO0mNJkSPVSVn8U2GBOf+7bJL5AhLxpYagAxAWR9n48nd+tDh/uBbCJ446orxDSHXBeEojuON0
ielrwkXOu5yiwi2LGflttizoXL2F+krYFHWJ51M93vlHTsVpp4thDPYEkIvf2owSCQ4BgGa7YI+j
MhTorSIfgnzyqLDP/dzZUrPly3sfuNOP0IArOYbf5KzCssvpOc96Nr/dP74CMNCGrr3Gp1cYCtry
8IkwQaZp77KiUm3Nq8ognjnRmzisxfglkujvJNXpm+N3vOcJ+PUPQVUIudFVzh0byMfndbxZL5f+
vDUgw28jRSfLGFVZTk2AGtwW+raffUlBA+I3Ner75ab+7bRDYnhI8aPBRocTqwgXhik7jowwj6fd
Z4rOzxvbou5UNAuubh3BlBMT7DhApMcI2kIdQ1kEjqesCmHJNiNs7d1SlSusgvmv/Y+JLpFEEhCq
MOtX8IFpD6cNzs1pQD4CmQg/7GgHwjlJBGSoZrB7pYK+TCYVbFcH2qV0FkYg4LInEaUWRpHQNNWx
HgfrhDlkVQVsvyjixmuSS0ETPW2eo0soUaFMI2+/SOyxk6EG1x8khYOYDq8B776lojnJWtVg5xVJ
oB2/g4uZuVqvaZR4Fo5VYrhDQ0gfGOd0/jougj8p4Q8GDMfhSwAkB7V7NCVOT5C1dP0GXeo7yPDZ
XK1O3UU1KSGGLYi5jMk2FMkDIYg3qwAi3bAiZFojneenkxBkszuOBvh8wrYsFfI+ILX2ABqFRgY2
l/0768UX9K0+TcuPzzgLEYMWEfzWgjCErt2CR8wMfI7rlauxxonSPMS07ZJro25hu9xylfqsAqNq
C1l878AmRCFdKLxQS+DwJw046cf4aRUdkOX67kYguhKv9DNwE/vgmuCfUP6aeMgJeg0473H9tMl0
8DdmN3ccoD4VC97EygjvqZ6M5f0AOdem4cmgDaf7+FmMs9H+bKpUEvx9/3Xgt+wNbD6SqFp0IGJV
hnKuOa0/N5JXbMnTnE0dUyEd3hor8ISErBexlHltzXRTOUQ9I1aACxGdyzW8NiRmUbO2STsBC7jf
olCJD0fhmV53Pf1lToMnTKeYMos2571XMH8MkvSoCypnhy5a5B7GuxemFxcgeHTitf4covlcC3lc
/vXDBrsUPB/3XGnG0Z1+/VMXPozHuh6REWe36KHbuvwjkIqx2Ih5y0iRAhqjAJQT38I59np24uDT
8d7tilr3Az9vUBGKEbo8PrTusfq0pOwxbsaK1rSIMBsILHBp6Y/bCSrwhYhC7WTParC9dSghLwG2
dOlUtd58wDi5A1hT1jaw93FsGKuIRsS4uD4c27T7/ZJPxbj26XtzLJidm/QA/ueRqK1mnjbBHxw8
pMSC0Sv0SAxY5rF2jezbvejhq8qPSEHxg3tJxxHpC7SHNWJWcBY01lyR3EEJCaCt3eInlgUWB7kE
IHP495GM1Nxddwp1egMe9pthRVcczvtk8MxX6is6/29wXVssW/tbDz01UUGmhShOFAPVHpuSVqYb
iBQ3QCN1m84LuBfIOYN8QJs8KHVk6hvn+OFGyyXG2ZbYX9C+s6PY58o30/tHWB+c3hMXnHOmZHxp
B6DWSY3nI1RkUIKip/+zuOym6/oKm97krVT+G4CpUEWyA2uLYTokN8aVXcsMzQoib82OB66oWxAn
jTdGJ/rQeK5rauiYZCqufCsQU0Tfk29/JwMYYKjFJoi3Ts7g0ZaNRTJovED41+gu36DME6b6K2xM
AkwmLAMBTxPbl+Sc310ijdZDiPKAQG4nvIElOJkLBV2bv5UrsKcYWnGSeHYyvNeoyrATEsvMLyQZ
LFmYJIahKoqvcspNGduHD5NP4XUk0H2z7G5Oh2rRsJqW5C05QSUPgIkTKowfNpvphnJ0eUXOkR/P
jLGF6Ie60ak8KlvZQOV7k8AadxbrRkiYqzhz0vSpdIpx691JW60BTZ40YTtrwPBhYcG+uIoHZm4/
XD6hAJS5OqylaKxGGj3dqlnrmvMqcOe3LrAKvGty01ae2w2dnVWhjKjHhPy4KOCy822a9Wz6eIKA
9eFdT/UPv3Tel2i0W5SqFXmnjlDJl2+fslXElYdjKwkwTgNrZFIDyzSx4arwyeKjMtN227LTCK7P
cEg50L1H7Vaqr8pin9QmL1gpbKeHr0Gjo4OCJgZweoxaLacpoPugNyhXnHPPQEJI/f9GpXNfKhNZ
MIAg/pPnVVvAYFqv2RRV99S+dsklMBikTPOrtXTmpiNgK0K83Z/Zt3elYXs5+ZbX0pG27rW7d4CJ
RuPJjwpeYyH7svImufg4MQJxolBrrUddeTOhpsmg3VUn1T2ZdOTgsRXX7CqTSNNI6oKaxA9mrZ3r
tteMkLEfpc8sHb51h66cls+sC2+8Tg7lW7IFA3meLI4AZffNN4o6cepyEy/V5spIK2MnFW5n6K5q
nLD0ebBG5NWT4qWPUHBFNxRvSQXpTS8yatlKMx+WSFtaQEocjy1czns7VYN+f713uTMaplIpe/dy
jpMf+qIkZJMKUI3CwkWc+/2baBB0F/g7LLkpXjMeYaLxchzRAvEzWqdG6tPSNOz00TWPDkKRD/vX
jGRCOWldIctqvLZixmXjl05BQxThUp4RvG+1bixzgqQQalGvdecTG1kBs8FBPARZLbUPk8B6gyBr
HiE4ryOR08N138UftQ5hHAHleJToTUuTntxtGnX0kPNHense06LnfSRYhr5e1pXrrmYVolxdYdhB
590sROiZp9qhNM7+BI7ufhGs+GwamAf9JEXNKnvZ+hAuKTQsXHdTYthQ2GRJbhKow4DlcBk/jTLJ
QxrIXj+2ejDZNea46U4i7tIWJ0yZzB8a5SWOx9/grA3hwmwaIeH8sr2SXw7GC5EF5SLXVz2t7a0f
QXkhbncvakSBMO1bM9g7vbA7WcE44tvgJ/a3FnGQJ3CtJn+eDIGiaLSwrRIb4CLsHCcD6QjW0Ex2
tMAkMzzGCEkqXce5gwqrR1VDJaAhMOGZV4Bc0eL4VcIYjzw+Wo2jwO/S+woKJluv0FmGBobaSkNE
ibHzcBZw4LnAY7y3IH2T7Cc0Yh7E9HlyOrO8WEcxqV/q0/gTXufE/LZrJlG8uhXgmXx3c8mQIBO5
NdCGZzkJ21YbWNNT8CtCI5RRMjHAkhI3o5AOyBdKGJTvg/ZR8EF0OI/TJNrJffMKC3ReX3ZWQSgl
XA5QqGZvfxM0IY5ajmhXJUON3WY9+LhFCynFOnZxpMnnA/E+fFUy79xIyiuPw88jtMq/0cc8dffF
QSE/Loru+zIjoKxpyCyX9K135AKG35ONYE7IYEj9ZCtswFY9OUcmTq0DR9Bfr0FwWF1IHnxZ9wON
3D1UMO9BrS3Nd1cSgaXrMJ0cQ6IT6vKc2RU/C4awgPWUukeHNhsxWHrZ7SYWneGlv9Eo3rZnxd6x
StsQZtEr2ybzI/bz3x2IS9kFEGcQhlsm9r8tyU5JEuM/w5LgKH89BmT48LWdJv30f5yaMEfdTxLh
HGgdLlh1lu+M5OTPynQH/I8LUme/P5B8zGxwbJvh4gSC2wjhO7BQaMtDYEKE823UX6CNv8+4nHO6
S4giYlWL9AKNBZXtUABon2oB2SLMjJku93wwx1OVboB/zN9g1KynhhLFr1NwCzZheOSIeouNKmjx
Q5w++5pCYAsi2b79c8+R2rxW7A234poXdA8mIbhU/Z6ntZ9qAnZ5Z6I3POznAPNK4qpMUcaAA83x
+tP+DzI/Sn0BL1V1K+n0xOOad6Q8KLBH0S+WU7VLr+SzZ1hYsXZaMCa2K+svcVEcqE5dYI7Tyaew
h/wKoodt2Nt71WWBpuR+91V78pJz0+40raXiY9hx8lJNTfEFozloj30k1aqKu9ML5BlRYE4fIbns
Sz5aWCEL15ZHpkXYye+wdQA3lE/k/0mh9ufDAX54xGmG2WbxEmjneTyvuekY3ybrUfxbKSCht/j6
J6RWd+n3JHOhZZ88eqPjGIUGVE6vY+G7nSMeTiXCnaW2ue9jFODohPZr2/Tq6zWPYBPXFVheLaIv
7Yw8AkEMNY0i5rN3ZtvowcT3hF4czLmfCVh8953d52LnoecXRToY1AJozCxDEbb8AF+g/9Thce/X
oSYZFKixueq+AfAqNx99lD2eizm4HLmfTEixO588A52PHD2pjKauqQMFXRvFi8bFg6XYhXg8KmYZ
ckOdLuePB9hxGa00tkrbFWPyfXeOzgk/PqtK8hwBFhAgokjNcKoiwbcZrHUvUnJAsGhjEbdpgHpY
ZkZpPw44gzfJad+HwNNaDV7eLk+yOSSdUxifbC5BX1T+rMAJWAwrwO8YiLwjP1oIxtwV29FukV8k
jup4oEyVPUl+ZFT0CP/gLmz98/PJOOQ0fqrf4IH8aqTGnnfM1kVJ2XY4G7aJBcYwpspm6WKSVXUp
mPG4c9YpW9Z7+u0aCtWv3O5tZMqjmiJshGQhZvGwDqoTCCGiE4TBVMVK2EbnPrsZXS4RKk6k+gDz
Idur8k0fiH8LKyNoQgvOLpXaYPPgGo6WJEBYz9Uw9h2iOFiw4UNFXU4ywaTk0tU7v09v5/pm7RlT
DuCUSmo34b5ot16XeKize7wdXg0UYBrqvQxKu0qOK/eDFHOsYm0AMqMb5Rhau/cOvqSrOFuZiqym
ledM0K+REv89CAC514gtui8DbbG4UkMObS93WK5GrUwT8IjaTALYcHuoslVR6H9taGmD4tL0g1zU
CvxfOoeXcNhRkQOH5CmdD6QG55ByVRaCyEMEEveQ6wu8qAHzCyF+lfwT5U/wqqCG62f0pUH6iM8P
b2fb+UByukGdN4G5mOLe5qVOxYyxJvIA4z85rJiSYuoZmByM6C/fxBL9CzMfJCYOXwHz3XrXQpR+
DFO+Zy65YZjt5QcQn8s/3p/QaSbLGYXj1SIu7NIS6SojA8HvIpe6BuiXtx58TNkYCX977bPj37wW
7aphnEzNpoFXJjiYhCF2hAqV6AUDr3BsW1mfAs1wf/qeIlqq8y8/Xm6FjMVlYzI/JoF6IrFACu35
zaqO2Iq+H5F71UHJQa8uVCL5UVdq6/JgfT22m7yg7nzO9k+S1RCgWP4JWtMkoITsMkDXX3JjuEgk
0fV9R5TqMjWGNC/2UZecsSPW5gQISDOlUO3AP6/tRkG3dzKpqHqlMZctv69NyeVkQcuUasS49x2R
Dlub+EqIb+pYmuua0ieS8syJP7Qn85lg/Ly3Pg9tlITleJAfWZuVktBIn/sYtmPWeNnDe1uFdfEJ
eSTMxBUnwSEwAsCOKarNG4/M4+SKOc3qaXSFpP2i+1uXqUjG6JeuFI+ShMzv5KPkttQ6nPD2C6aI
x2IQCnMR7Ix/9aV4ZGl1CdR+0CTuwWLmXssV0bsAnTosGzcsTi7pIKEwCCJDR5KZxM7j9jBkVEc4
N0mYCJvGWDXm58pfjXJLSgXMTVDuHhXlyEqWi3vMvXHrdPOFLvYfHLc9wNRAvGW5VB7HlPHCsgdV
bKYODkEG/PL9WeGP1bQHJYDv+QFJj073JMOESInWLsCUyfCbY1LhwS5QfFzXxIklwvDGbetT8cfB
RvIqJL+foUiLknJymVnpn2wl7w7XkWjP1Jd080774v1hL6mP7a9QkqWhYAcB/UDlSx5/DqJdzk/a
FpleJzgjvjOxF9Ik1dRirX4ivy57fW6k71JNYizRYbS4pjjczffpnIwTN56Xy9ixs/GVbpqhzK35
C8djXNd3560oDv/YjFsiqV2EyOQUihGZnhcuq3Loz/o8JmWfoD0vK4EfOER42kStazNOxk1ns2aZ
JG8QAZKur4ezGosBRrP9eBIykz7ZQBQM98vPSXrvuEewJhTR2/YKiWScbYlTbhG3unhPB1tru3E5
7vFQdOSPSXPQ4NKcx0H/eEd4y5FrL2ikShpZAR1sOtrCtIy6baxdRlg8fiSThaujokIPpBQUz0yL
0eIWpPoXeKME27kv7y1ZWzDVUGa9UjNVbyduEbANdGdZ3dBdbPzQrTCVFYpSL68QzVE/tyFiIPFB
YbsDLfzZnz3up+TyCUIUkwxVDyRV7ztpWkwNhTti+vlAEvZ1oN9qfoUiorg29GyAmum6VoxXlMTH
B/tI/3pBakLXcy0JbAfoecXBesq8QlWJI5AsAWMj+mkkZVSvfcj3aJYSupfQS9l2EhaerlE1MNSq
t2hqKAIA4xaFjEFuvFP7Vv1zkNK1zicQGp+YXO3V/iO+bgzCtnjkOAJ4RA179k97WEIhTwvbX/Pv
0nrK0Jyhb5sPYDyMYHGaVtLjc51eVXUdp4Wn47cbqwVW6hLQvPDSNPz7UM7YzeOwIbJtG7dCHlO1
6DFqc1cbTrkv1AiTzk0Fwu2QoIHFLtqLIKtZcetKsEo7j+FCxJE7SH5iNYDCVr7GoGbUct6+NLYl
ZLycfUEOMwhmWn7ucD7gnjAya82M/ULdsaE2XQzHwjXDlVjThMclMIukReEsdhWg509YHGuccbei
a+0Y/p7GPaGjNavAG//jqSETI8vr+a54aUI7avP2fFUjt29VLdi1qLMbbvfZ+CeVr3bWT/+9cXXe
jy01IJt7vVgMbS7ScJSr+ocLXWcmnOmik9zFnScw0r272Kymfp5P0yyqThR/QomhG9AB7ffnLL65
WiGtYUWY/YIiP+zIfGHlPJQRfku3k1jOr+IOEz7wxgPuyTZfABwRm6n8LF5RzfQCDyTqUG9d6nSy
h1Yu6eN5wz4+byA1FFJpyKboVNowQyhWuWk7tPVfeAaWDFekd++WM8a6jFPMzX0ir1WOw/9vkhRc
7tS//41Zkr9A4dE1/D+/rv7s2/KzI1QUcWE1tOji27c3AoGOwqPfFXgDCIn+9AX/KTrR+S4KrHvd
nPsipU3DwStRXW7Yn6TuSleIsNFSts0KYIaeC9IkBbLZDRPQrjBXiE5pWUFAn/SvLRm3GKmmkWfU
arG6TyHa7TeJfebfGIRnfdU75kvY8zB1fvfLlZK/8Tvdbur79Hs5OaoduGYy1O+OuzfFMWK8tOzI
PKLGb1paS5WWNRgm0DE3iWcW+wUwnV9i3vZtVNDI8LSoWVN4dUGGPU44zt/ltCSch9gyicX4944a
9lu1HJM7xhh4Gq9PsLwUmdFXAVqmaXneHaXIDb+ovRG8DxMuEnA6I9G4Zhwo8wxBasw9EYV9iux6
cik05k/m2cGCDDCvdf46n2Fs2WH3j9lcXjLCQQw5wiS4v89pNgnXRU9hcHWPqcyWbIVEm/U5wBKG
vaLmjHHdQ5kalKTfSLRaA4bbLdr4TSsx928ZulaQq/JndWVzl5+y58d+1QHhPef0jC/RtjS8p/bB
KI1Xp54QKVzHmRPL+wpf37+gs71GbGfZ7Ei2hoHW9N1kAsbv07QP53o37rKAB9ozma0l1xsmMw1l
vAkpGjg+oEIDr99CTTBFononWYmGAty/Q8EPYNri8yG+H9T8m6SZV6IQFZKGEdrQvionZdbF9LT0
bE1alvR+pSkj3bu/RU4SFDlPAorBLTN381he+7ZLnMVEOFxuyhAWVM+qhgqGanBOsaCjx5cr0k1Q
s81rHk229Pf+xATIv6vOEFushoSi0xarlzTYxmJIG1FCKEELnP7d/eR3KB5vBc+z+rfJfUPuHEDQ
NsnoL7Ual3hYBT/LlGrcmO5NWeNqt3khShA8ETblUn9kLBzagRfVG6NnAkWt/a8+lqs+yeig2vNV
iiqbbIp5+1VJOIii4h/e1xO4jPnALUyNsVKIcNaBT5oid42LUFr2wKUBNmaQ+vrmjOka1tzKvaKN
tEBd68RxIFCB+zRbSIKk1oWkX9499+LXAAEsYLIOS73cOjIxLHIFGdL+Sjwp7Gyih2I0qyJhnSwt
H+dbBcduvKpa5PHHVoAyAIKR18fNfuUVrJvSmdUnChFCXyZ4c7KJ33tWGbjvy9U+IrWDDEUCFIUl
jWG1ibA5HoIqr3HHkW6Hi8AWepkcMslGCkVzz0r/8fTGJ7WcgAIVAvzZdmEyj/BeX3ZUTCobqbSP
N7feyGUtkY0IiT0USpVj+alk08wCivvtmD7RusrRpyI3EeJ/TYlCWIDjz8LLNMnyOXmNNJnehYj3
h/pS4zyxi+/ka9ToFy8hgeaIUrMcQOKzN0kdf+5DZ2SdWSliTokKre2ruGdawvHNec9SHeiYoyH7
eZdqaMJzLqei2jnvIPH17fx3qim4HItDABn4d2DPwXnO0nLfmwUqQzbfIYiAT/6Rn+02iS3zZMlw
sw74XdbZb0NIwgwpB4mfnfhVLQpm+AWoxKS+/TwXa+Z83i18qxurZchDXnUqJq0TD9u9iXUoXtmD
nTxzqm4TN8zCSNnvibMNJtRwzvgPdtvd1QtSmfRgy1pBILKO+lGsNviw4LeInd1qMe3vAS0up8pB
HOAPX0HyItt2+LhOCotJdUEcAM0TMT5u2hKGnU0roZDLYRDVPXpRPFrnceS7U+LpWdC+dU51OYRE
aq7DEyg4GIh/Lmw6oluM7hvHMiBn+O+A/13Qg6klso5rIdf5unF68xiU9FBwqlZRl5+Aqx+hyQVu
h9Kdcwa2XlN/3podqI1oLt8duA0E6VTYAJUejgzRI8pw1++JjLrmd4Hz+OEAqCAUCXKkD80ETZwG
SYt7dpS5daN8JHB7Rh5+QyTnwJ0bjrWEJIV48/Pf2Vw68IkiCz6aVd+H8JRDeTJVDPQ6yQCyLPF9
m1Y9ZS3epCrqHaF3v5QYcXrX3Q2IsuYZG6XhYhnjxxyb5E0ZT8Sa2gHzY7EIqmS+hc8nI6gfie9t
PzsGHkQ5Ox5OXDKv/s2XgjOXun5/SUeQJ4MyKoYzIA7VkRTWTgUG29SuHlRXYM9HPxwmSAQS52p7
L3QCY5pUa+ZrN18zqoaDxJm9NaUCeZSWdn8ddzXqFRcDK+eVHQuFAtUkJCwkG1n41bLLBGADWDXT
9Xm5vEId/wcGAk6uC0dzgFk78btyBoEd7S34ZMWX9S8nkAHus+8FsJZClZBLClaek+vEjfxrjNeX
36M8okpgXkjxcAmGtXE5eZWv5aSiRkJrYgHGZQUBs0AJjah9PJk6cIbaRkKeKHCgvpPmKfP71DrD
/WhNjSfcbIJLOnqniliHGd0OdSzYhTmug3Ywt/NVKYblhDYK0/ed9/DL6E91MJeeuM7/IiSlFVEU
FYhSZAvA4mWHxXRAudXq+sEYLjO65cAXLGrXriPqeuo387sZw2bD9reGizSeBrCz3RIn0k/AMYT5
4GDTBcfgcGGXcwQAtC1MSHo026rx9zK5fSeRhaJFPRYfK3O5Ka50cji80bpfA5HsQac0HyaAJ7jd
jzKTeL8kPi1HfZPMkd5f1P7dLMprp87jvA+WkvZv3WY8UIJe1QOSR/9IKMqAYiIBS09cvSVDedC5
bW7rO7QrC4TWE2f4J13+KsB1nQ6dhM1rik6Jggfaq8McTBQhF9lIxo7UBk1m9clBHKtnvmL+JVND
SWypq3KlXnj0h+xOzW8P39yaoUQ1y+ZTtzNVVrKQa2m9c+1OMnOmJCulgPHxEaqk6hdr50a/5/OC
uBM4lisKHmCD+MeoDO20b2H0rNpyay9umgBjZworz3ik0i1/RBGiVu1jlttSxHZlctqReRD1Go9b
Otp9Z3tTR48gmgQUg086a1y3U1HKNp1t9/5/E+S3OJdg9f07QQXyVAw6s51Tx3KbIlGb4ywJlqEM
/PnVmMfZy18j/PB8KHyD7zxBUexJba+Eg8GRfWWgAMZuPjVaCWVVi86FvJJ5ERrYnznxaq9X5mBf
W4Y3BI0PzNPV/9iGO/F3BcwAkmaxyb2L3gENviKH4959hXQTnem3Ez8eEkPTH1ke1AD+OFfmCAvy
vZyb64HlZ2FOSOQRRrB4xOlZgp0xW8ne3rlJiclcde5kFBTQbxK4H3dqldfeN/rIilD6ad5TsUoH
RI4iZCrEqnA3nfobiAsR5xbpuJ+tPKGmumztRB3ODnKZGTHA0ToKv8tbNcq84W2dU2RuMeTPH9ZF
Llk0RTj0U7QH6vzAmX9zFweFkXxPFJcp9FgGi5X634ldSDhSyYDwMQ2Vo1dL3/WlMS7Uk5sPFjz9
JPJelfwPjMs53wL8UAlGhLfVO5QUomvsPJMvKbmiSWXkEfbnN8bndZInd58OupqdeMq4H74S/T8L
Z46YyIvDWriQp6xTQnMsEPb3E4jpX9Pk17OU30kcTjCY0i4F/Lxy/DwRJRnpaMUCkni55wb+KYNa
uXRLxVJIQLQ2aGrc65zazuHJtS9ycPPN3esa3wgvnewCgoFbujHs4e7l8mFNAneAvE0k96VV7ln/
ED+BiZpVREQ5RasHvNdkw4J1KBOmLoDf7HJEn5UGU73UYQoD2xR/HYHe6OC3xFdOzt9RTuWl8xnP
DI5lIB/GuY1FPUNMTgRm8Vn3/S2TYyU+J95SI23TzDp3VZ0Atx67+KBdKslEHmNBe7ls0CyZvCWH
rY3zNejoHzEVRdd98CfVHMgNuX8lcVgY3n9ABBarPXRCW94/jsKosDTFG2z7kvMIgP4roUDYPkOV
ZLGERyrtKqV36kaT18QTG01M0yUZT4gdJv0aqdZQfyrvPzMTduR6uDq6AqL0SbcRlLxBJd/qLnZL
XadpdjWbGeFfdbHHXehJGJcO7NB3bPfpfVlVAAU0A+jEwObcJN42XEays6PJXiPzlaiymjScDHTL
3cUTC8DOVlYTmsH8E8e97xR1idQzbJfZm37XC0QbEnjsRezRsysghBAFJBnKBGL1JAz+dn+idtL4
9SElz0clzoZ01LDbfaK84mtd1Dv+7jjwwN1O6C/0pE93fr+jGiKWYqre2RQR7zGTUcsD5WJh7W6Y
ltBc4VLB03Sb3jxROIkOgl0jFc8tU3vV1DedBE5eUEYNUoj3FE2lWCezPh6TLGpFW0AZL2c2XyR0
Jq+392fL2bLXInNTK6tLt5lJBBOsxZ8mcHRZuaxj39Dscsoi3zdki7TyKmuWgvU2gcBf9ZhD6ZFT
kRbtXndaoG00bNcmy5EETYlc5Gy7konGos1dR+etHPLZovwSbizfcFI0cLNUpePWEXb5vQeqYH3h
As6tcl3ifrJQMHPvbo/plfu2EjGPIr+j5NezpFahnI+AmyZ5C7HVe6zBNQaPMpLrDQB9wfRuD1gB
UPdAJKzMjinpMSO778gTPh4FUIDMvf1huoM96axvN6iLeIfs4HxpWgszJJe5ycqSxl62+QIqe+rv
9KcVEOcYsTWzmIQXdgsyOZ0Dc8RvhGvHkAH+s9i25Ix4ArAB/ksT4R/P//pFLdGEwDtm5hr/vvn1
YKvbYP0kqJTd0oMpo228dY0GRQU2q0Z/unCli6dzuVSittBJm8W+RUXWo0rR3vcorJNB8aqnVc33
ABYZTjX2Wuvd5R0tLEvQ4yAN2Aw1kX8t3Ee3iG8MZQlVgUnh0rFJVfIIW8dfgmRjnlJpOuVuRBL5
cITe2YfSmFSpF/xCkBmp9z9Y6l+xWLBlLkaFSATZOA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
lz3B4KHX5z7HJK6kHiZGMmcEnUqLtTRT/n7HdY7szClNEEBtVq2UQW/wdwwMN27AnOLZPVfuS67c
Y2O4fk1xOw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
OUoXLY9rVEqAKiJgtR19Q8FIQUm9wPmLFXF2sem6w9gJVRflCYIHWjOAqv6eppRvqeqcjaja3KKN
iRxsDXzkmdVb18CNyYXYPgZU4MySqAPoAE8BZ3alC446EKqG5bo3Faah4iFiaQ2fsSYQDhznQFWV
FIedseAJGSJjdgeT43M=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
bHuGx6phwwi065A2gw0E1Tqc2OLDUoohEHY7mOoJcUQwvr9OEJ4yz01Uls3wx2UOc24N+ANXe8aM
YdyfwspjYSBviz8nI/XUT5fPMjNbtL8HFChLorcX+K00Sc+A9m1I9+5W+Wd6GLSKBCVYKnWRn9Os
rc68y/GTowadTW08aEEccqOavDD8XG+R6gQqGpi5C8xq75oqBRmE5yNpxpBXxQRz9mmAsJcZ773H
BpObF8UUngkYlRzDjfxz3vzf6lVAPrLm55l1zEsel1LRtdqlRT8kBTrz1kke43v4c6xNv0u+i1Y0
dvxmNCEmLNrwBuVbcA8l6Jjp0k0WZScEgrEOCA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
4sCk5d4E+rPjLUhUiUrzCNkXo2ztvWgfU4Ic3n3YDGHZzWC7cjzTKSJroiCXwtIaQEIL5FpdrGOo
eHf9JlqikZvG/pLSpSZr6BTZioOpsjgI4CJq9n0wGhpyClKm24hGzYEPH8AkBs4wVmgt4sOHvyYc
mYqTUQDFFlehrx6Wh0E=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
cjjanW9F+fseEMt2SDd6R3KYZVrfLHKeq8ULFHbP0E7BiwY4Vkec6zVJkc5FOAAhZdR5Ywc2FOnS
jk9bJ37QuAeSdAcrSzysHiIJYxA3kbMVuIa63kiSn3dKlLmPc1gZ2/UtM3HTBff0RPQzxl944kH8
SUid8bQM/bx+7wxLnTLuo6uTok/+c8ipzvZZ5iJ9DgzZyHiiuOtKu8JWNRVw1P5d1QqQT3EZ7Q8j
fnqcUNAmoR2w1hlmAhXTJgZbpiKUcMF+Y9/twpUzFl3rdEE6PKGzb5YQ/Re4uf+MJU96/KSTzmBR
Xfe8WjI4zLk+NlEm8eNku5cgYGTA1pkwApl+6w==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30640)
`protect data_block
PKlpisMKFINH4hoELw81Ae+vpIr0xr/BIQZISQh02QmAYRngfWchi+A+2gXJ0ErM+PWm3fbvLHaf
UADT/opvnHMCrmwuOuQX48J/a1y0sztGKIX1Vel5FO6hRMqs8pcwPmwRijMiKvmK732L3/573+MW
lBER2tF/3HIkoP/MaLPA1T2cgrypOOEY+9MoBGOqRpRRGW86D02rQwbmJWhFSRrwlZDw2Gk7EZ/o
+yaJZn0VBgXaKgjAnpYhmJMXhAJDKHo56QN4YzXQQb72j9kibgWDDDGxKgZ5AASH4guaP6rkXsze
bkkeIYt2pTh+ZJ9PFfl2GbaJRH4xZCl7hMG1MFNKSgUvDFKGXMZk0o5lug5sYSa1W8d9fSiqs+Ki
NgPnbvQzOUjXWBhicrVI6CsX9S9lzHPq3M32RQoPQRa8PnGdxmr/QoZQMMEijhFRNeCl3HR/2Res
Upm2hNwowcxPnJsa7WtETA0oZXJ2Yfkm6TSIiYyAZ4TgRFNff0r3fPp2fKx3GTl7iczT8SbvTF1q
fdMlFfvN1RJMgLBA1eLlsxkgBZyuV3m1B/JEJqAPZicrRyEgyX/oBref0koEZu4S4RIniYzehiOp
FHujn+tVAvM7Cns6LJaFor7BcdARrGJnhYEbsP8kSuqo8pk3DiN9vdf01ajeUSMizjXLRHXu5HC9
wvAF3SiIWXpRPREBhEQmCEEQc4D2N2tzzDZdR+LHdbUYOyam+GX0kREemtDoJlHnsCGAFMf+By9n
JQy/6BiafcSIcefxBFdpk3s6Dq01H8Gl/41hNletHHuNN6apEmDcG2FhtvQVtQq6GhZ/FTyL5ALx
UuAQqFu7SmwYQMvAfgn/XypG7H3RfTlUnxOnUCDdGOzVzGL+6asl9sUIysDJdPy9JVvZfXE6l4Ze
ZeqmJrFgh8nd5Z/MR3mspLnkMuYY2uHY1lEpmByu9t0SySRzSWHYik4oefw7zn44Rs45ryDoE8qt
87U+Ajn3TzH5YzmbV+PCkdhS+PrGTqLZ7HnBhvs0UADaQlqnImyDElV0h5+aHCWNVb0ru06CfRFJ
EGWkf3wZvoLk/RX+VUEIETe0wvBiVTzx/kWvOsSyhDerIO2dOIuxHuQwN4d2V83qKHD2k3HoTC7e
lbGRU8Qd68jCA3LvgBLKDo399av7x3LKGfXb8Mjd5Wc1RLFrnfF71c9eO7LZtvZZD+63oBFUJKQC
ciOcSiijAQFGhi0fZgNIiDhtuhmgreEOQfWMIUkJIz3jKNVAG5RNMCW7EzkIUumI2K+J+DKUrcq5
lYmsf41lZOts/A4/NVC732KITTbeA/ZtI8zfOW6z5YkMSYj9vgnhpTM8OqE4fC5yPQ7rzAE1kphs
bXebqv3olwbMys/UsWnFF9Wk6byOxJRKGGwGo9wao7oN12DlfBZI8JI71aoYExCqDKkaRP46ls98
fUTLiZDMgBrNWZy16TlZ1AE8W+y9adS+c3k6W21Q843A19ZtE++YFl7IAtoraAQwMwoa3wAyNnRv
7NULtrcPHaQj3qI/SVBgFNXnMznXjldUj5vGlibiUhhWpii0Z+u13+C9o/yLqLp4ubHDCkudwriH
SXDNzipLiwNbMi+9B2ek4aeaZ32PDGyaLGzfvNuv9XrLCf0LAkXOR417LTCBK0a97LYn8baMzyR7
L7VAJkeiz4lPPQCAma4mYR+JrDjXHAtRJH8ncjbidTFJtwIaWe9PsXrElHiXKm9amkibVAQAYqma
J+dJXcGGjVGKClHzNdtTql8ptBmOmmh3UzTfwgSPrDkzWOBu1B4/3qJCFBnh4RyxYdcmlMvL1rxp
GozGCE/r9axZi7icgIeGKz/YoUBLhlkk3/vuch6a+72ZelStRb/9dBDhFvoxq0Rd/YhGYiYWmqBf
dac6s3qELF6/Jd94pfZqWx6ziZE4ESu+uMMQKMAxIB3YejMQH37tuQmovCcJ51NeUKeEfrtZAGrY
ioJTtfAIVceUQk18WECGGzqfQJIZbAGNyuuV6TgkB9a5egxAwUUx2u7bxCeywYM12OvUmadtqNsM
wYnGUy0MefL57czVZTToDESZqgi6Q28AYKftoVcWAEfgNmlTZoAlMar4il60RoLzRDUx5/rGEgk3
Mc4odpDM64yuKQnxrBnY/8pTrMBdfmBVRwyZ60G/cQf3jGHMVfqlQZiVHZMH47IXTJKDe2YBp9uC
08EX2iudg/ruO7oZ/A/UJPPwvNHSZA8ZoKzi2+po5tfAVAFAs5EY4HsZzzQbgBjE+uk42d8ua0mu
s5TTA+yHCggy37R/C0Jep9i04CfA0IgG9rEjcSpdZna13669pOcOnPE+YOQqgGb83updDN5uL78S
LnTzvGmuQHIe0wwsna7CmKO8+fMkyLoO+8vZhv7fHL8vQK7hrtHxChlT8T2+yQgdkyN0SlyQGEqM
Zux3sxKiW//jvYuL+6BB7fta0QezelSYe1+NdWKu2bJdNEs1omVRDdo4f+fWmzmUMNM7EGEeD8aF
2odjCs/GYh+SKigt8lLaI8qytdUwGVcIyORFuYTNhtgksEqTGUVxmDuyEKUzyHbFXdrIZw0/9fTu
NmReV5rMn/tR73DRRMsuUnPzH6+/L15fHulJooiCscnCQAWuP4lc6tGcXG0JjquDwiADGx6TTZOH
e7JrEZfzIBQEEIlKY2gxs96/ZqdScRseXO/UtuPZSFi+BsBbU5B7SdWs8pCL6Ek2pWqDRXdWet34
urJa7Dw0GtqmRcJ/9mLuBJeNgL84tih8N7QEli3lHF8RbdsZHRHIu6EPNxXp7Ou5QUbaQghP0p2D
gnCa8/FNsHxW0uC//CWJ8ZnXZyD9wpi0iwRaBxSIpfjC0/FpW5uJgpQBRfvHFKobjp3lgVK7ewOU
gPtlRKi3famle22Hr6aRmntrXZ4+hrZNFftEbzuCYrUS2+TYTtpV/d+9iHy1IMYDyPkqPKwZpbdz
QDXJMSfxj3yACvoHeFFzgN+Ej9Ro1CV/E2j8ypC0LVLuNXd5NqSb5uwW5l1xxiFWStLQd95GITVa
nR8jxM49Wv2efszqim+yTo0MFO/kMsYA332KAcHe8ydQdtm/oh2H8PzeO21Adf2PWPCkHICplD2j
t7jRJdwUNe/kb1ukRGOA8fy272MjgDMERX7CPJ2oCmvkFMzqxC6atiXupY94pVwjFrFe7AIoeMMD
u/ewzOLmYYKDtTM6FjyQ3821yQ40ktmQnz+PveoooGduijWEXKqGZrIQKCbDhDwi60OUZL3AKuF+
aRHxm4kfjASt6GuY7DKlY8xcKPi9ktkKTf6vEsUIcHHRIG4hB0JJYZORP5p9ah0zFaaQHl2pfMVB
BH7u9S+9xkI1e8zFn09EOgm+SUY6Vb8JoM0tGOobBUszW/gdrJy3kMdzCn3CwMsiXCWjMcKbWbp0
RIkpDMrxXX5Lbh+JYjjhHsU8iqZ4BuCyxjxtXy4MCxzipOUK1k2mMZFK6wlgKabn+NS0HZgKj1Qn
JQm/qHkl670leV3/pDYLjaiR2XscDQZKmHcbLvdpnaAzmiWa+hQONfjv6KU9r5z82yxt32FVkr3L
MvoFAG+GPT1ItLwyqhwRKMZNOgVayxZRtArhf1lMej5b5uuQjfmS76667x9SZJJyP11OYOPeQvKR
ju8FSDtWDeJw3tUrdCqVhosdAaJ5cUXwdP7O5iyPQ+m4g28ESdwvikp3hnX68WGR8Vq5slAs+By6
kE0pz2hgmHvd2pGn/aRdtB2nN6vy2bR30lxm0A+pDMhSlpqKOjpS8qztEyXopZPDZmGukPyabVtP
HelsCXK+M5c0EfU9GDjO/zvqLOSUY3PVdu0f9az7J4Eh2YzUoCX9V2++7Ph0/o9EcUs9FUvBgS2B
TdvhjxJ3ydMHmQNGUC0OzTteVP8vOf5ZthGUGU0drRF4kazBcuch7f/UGBVrXUXXSBOz33iZB/WL
pBL8zKYkwt7gjvLvKzCGM7rhkliC6dkK4AZXFnQtiouLm9QOzCWEM8QpLum4dINvAojdQaNYY9W8
HJdeeFAP+NUHsfLyqSrORJQ8JROV5kuFgIOOBZDWLGCi+OqgjOTGSC2XKk6qIIxFh1FOrVH0McKa
tX9FYQKrxHOf8c7pAK1WuJbTwa1q4FqdOFQsiAcj3WlLmlfcGczSNE/dcjdXJfHk/cpyZBOr93lz
WKk+GL+0PM27jbIMIoZFqRjJBkLl3rRdIqFidZgCqxpfRHSxqAyDezUk9gl5HbqlM41MjAnNBsT+
x8PAT3yH+qdc/nasUws6i+H9HEc4pmOUSlQ6TCcJE3oDZcUFcieWmqcCxh5J7qo0DY+L3xputE/H
RCM6Qa+hWUJ/QrBPihhNZciD/mRFNX282U7m4VIC3HKN2WZComIAbs9aJjHqAfvdwJ8+elDLFkDK
7YcPmRKciRwviKwzGWnNaooktwG3jhAhdNCQLhsSiv4lW8/bAELOgo03F0NPbsavmL5Xsrw8Lg1K
cZACwkCXQhkaO2sw8lQMBBFStR7igoLbSWSkMWbHJkHXcg8/R63X5INrNFj1TeW74KzzHLuHI/o2
eoISjHCHoFsc19xhGiL+/V+Bd5+S/G9RiTIl0P4KImNb+1SQPizc/rZWhpixMlr47a3aQeG2vOZG
JZwLLJmqPCphx0MIj/frk3Nl8SQMrvmR0+bYaj44s4oenKGnBzNbywExQ2m6DlUZ/srigt+aGpGZ
WzUzEiqkPAXM9xk0haKjBO0e/+u2+DUM/JyDQXWYAYa1Ahg89hmR+xEp8OAGzoqo8wqgv2tJaIO3
AERiFC1XExBUyvXgRaAnx0WYXkA9N6W1ulmLcL+y7+tKfifLeq2BnhYMavY1L8+PzOIt/VB79bxK
EW3+Cc2omTQussPNhcLFYfMu4DfqIaRyqAhjeo4NwiTLxJk216kKeZjyqi0D1cBfZiP9q5kXTs2w
ja/i1pQ0NaZ7qrqhIjHAm3FgMCR1ZooifWOu0z9p6VvUUSJnxkmVKe126yrUnlAt8bC/isKySTRL
Dt2gUip5cQUJXyLf4Tv7VqKeZEBZRD86Y0vcExaWP0+zQto+uhJLYcnbkwElHFvnGVA0IDDkY1Ds
bXp1EAK67fwlZ6VSoU/JlH1GQixBAi5Q4Sn2iYGulX/MYSPMLxVcC2/KECZTbkeC+w1SVVpmRuCy
U5vKEZXNdInlGNtmBQ1UIPWT/pABZnRHHWytMekewusMfPT0yI+cT+lUyyou1+jvLVVZ6XIeoVgs
RE3RPrtTPE/IIy971NjVEGxKtcXR2i6ovFf3YKpJNuCvy2nMW6K+AesLRFYMyiKk95taN57rUm05
gkUTFHL34PbkngihPqj8ZvEKDX7kgSt5nVCy0mPLi2EdoqMO5I4YoqhEQmjpXVqIzGNzunqXaXc9
tKuEkYaGV3Qe/BbyyDlvnrn3KfzWf2sxc+Ak2zlVkhk82YKJ5VPYA1Ora0J+QKWk1kj5+JQHah+b
vXM2/AdlNin6ySmZWDTcKWka5ttuSkRW6M3KSB6OM6iUn26ve8bKiBM6TSccZthXkhW1+r8vzRKH
HK0OeSELmemw59RJ+OpPIU+faoIOcIGUwHCik0Pl4yqEi0AUUQJC/iMEXnbEMQ1viq9p13yO7KhJ
vtly5/J3uJNiJBg/SFzismYFku8rNQiD+c/cRNzCG0b6ALFK0KxA4B8qX7cnAC5kaI0hkxgmEJgJ
hCJ8s02qxFJ7HodK/H62QmMEuYa7hlFMCNrw2pOTPt2Q1eGc7UCpRFsAvo0rvIO9UUVkHJJvXdjJ
V+knXCh7D8xBCGDE9NApyhA9X79O37hZ4zhjEfiJn1N19yC+tehEwLdQSPtxa6mNScCmJRvUupzp
78zSC82jv28f3eR7ulZ6ksnPueRFB2H9TnmjbPdhG7SD7o+hPjxfxelv2CDt+Hvq0aXaJQtiYl0k
rmWLSEDrEoXAIQheTufrwMsSCgDZ2cUFBjlJdS6quh07wIO/78NUbav/R4F8OzB4E7/wUiY36p5Z
JkHhRxlqK/2e2wTRe2Zi0y5Y07uRTHlMmX+WYW0KY2KRQF0MIU9+bE9IvObrLEwV1e8k5c+6MVoH
y+edDgCbnh8XqRUVgFLqa0AEg+Yb4K5UAVLuxAf9I4bsfKu8WjlcGBYyg1JM1HvTba/k0vjcjmTH
/+Ql3c8tOh+riJO5195XI0Vt37vwlx89ZnCyb7El+8Nto8c+eyelHY0L4wddaFleNp55w0d+/ZCH
8stCVGl5qb8GVqdvQv+Bd9f5V2ngPd0JOEqVaF06OGy3wJ6AfLSoNHNqNV0HDEpo7sB0TvqzuSTg
/MkdprQGyh9XFcV18iBWV6ynI/N4uABcZ/kzjuFqgYMOqsrBr9iJz5+vcTxo37LrV01Qhh4G+mvM
X+rgw+lr+dW+Xm/CUT1u4IaWBD6QXu0SQx0OTih/YFm41w9P8d3+Q1dsKmBZ/eAuwCYapYB9u0rG
I7dQEHYA5UnvLSkyyKc8C2W2AINPBubAHUviAc5wU6+xnCE7iNy3+rfVzfbba+oCI1xTC8+XrmOU
RNYhkZDYaCNmMJyQnfTWITKIsYF5GcpNA0L8eojF5nfIAQPUPHeQkP/4BVu5x0+EOKWc/RLhY6rj
+yMDyVY6z1/iodsT9ahUIXwjm+qswU5emMdqMfXb7CocwUiI8DIwSQhtvck7lvJwHXW466qisFRK
e5XAuKESITaJRrNS0BlN4ejH8nVMlgPwx/vSZUMNZe8xBGglO0AvkCrTXSP5DUVa+bil6aKGgL7m
oHHbs1LFd+eYT3fhdpnywWNXL2KFALljfrIfxrEMDMmXL/g9E/T65l1b3t4M0Fm1ZPn3QcESnkhj
vX49o82DoL7uu275L79QN06NJkobjUylwW0ve1aOkS0ItLSMYzW6JdMT+fGfGAhkxOO3oFPbEiC3
rz+0b7aKG/az3wwCX//7gZhP7jv3kJtJKjaLVs93I6lwNivZqLhqra0Ea9b6wCpAEE0MKrZqrBPA
5MQeJDCSjLaq+2BG6f7l8qfhPUjbPCxSPBkPJpW6l5uPRv05lD4lRiVtU93kVh51UbqCMqgxg3Ws
BEWMSZJrrT98qmxr9MjU2YtW3kEwvHjrkFk5k2VLU5q326no8io8uFz7PjaV5lCmMw9dSyh19T8X
RyiPsWShAU0Yn3PydizmJwjmVqsrYHS0THc2M8VYuyqJtYruIyLKAnQAPtcLQkUTg963l5HvSgyl
yS2uvRdhM3SJ78urJNh/PYtCW/NDCJqc/hPUjNIYMWAfufmxSF4erxBkApMbgore9J2Bsy4c0gtX
2migPsssB6+bxOx3PCkCh+4H66ego7hUdWApQmoxQ/j6zZdBM5YdROsBGThfxAqsGDLX48l1i35d
zParmsjmiLOvepkr+C1Md+2If/ifgHn+5OkKJmECev+jRF5BFCGKq3jwRz7LZz+kUecNWX6lc3h2
zamBsL71o5a6iD20RBUax24v9FGKM4PHojMlIJVVny5fXs+Q4F3SPETzQclWjsR1/6lXOG9WXfPb
sCVM/0s1XtUPqywJlYTFsp/O5f7XsPGv6JCBP5JdvheY4ofEyusOkxLkmot5kiC+CJp6gzNYdIAD
ktBIr5znyKjX7AJsW29QFgFVoJBQsaN70cVAiDUI/skunm17WW3bwgiBl+AVZKssO7WzPhYhBgkg
Abv4dFk70AArBfWu8NDv2kRcex6E3hvnRaU/6K9UZ1AX1ReBoz0I8yJMkXQjTUiD8hbGMAJrmAoQ
SyO9qHLozWEMF1wWoKvLbNpfWfVGCFm+9+AltkRoiojLRn2FfNwzpG4T/I4xx2P/a7YCHgZKIqOy
IMXXlxApzyeN7g5TPe10jiRd5aFt1dl7FaRwzjnOaObJfeJMMTSB5/Rx9UVtivUn69zB/zRGIi9L
xttn8MxUioANJo0Dg2niyyEHgXKCgjc7aU6N0gMiY0w0hkqtvnD2rxwIccSacus4cXiLrkfddvPt
/0z0PfVFYC9PIuNmKGjWiWI1M3M2+jST+Zl/z64LGDEvXLck2wrbYGJeiwdIWaBLUm75Ks9oG52F
6fiXnkK/1OxmFgQA8mI91/0bnd6hkWgbUAobEbJmpCGvB59K4S9SrVcBi41p6w5ZMJKJBFpGFL7x
0GwiVLi8/xCHETxBVpk1Ffj0TPwHnfFPOfS6C1YfEDuFitlQ5TLGUZMdqKXxYv4R35jL3LxOnR68
cxz+oC5DE2bRGo4w9bkYNzEzxbbJHpMxA5yeMrnK/htySS0UtZ7f7xT45bu5Y56XHIiDIWhBoZn7
q/+70kJoWJEWely8GM3TXVDYbU3kjvaw4uXyG8T3doSGelp7a3Z8zgfpu29OWQaSqyxQZB3voqbi
sBf8KT0bFGEBBjWAO7nRm9NGvoi6NnFigc+L1sU0kOKaxx0dvRF40G6P/FcWhcmaILrNiv4tx8Rq
3FAB3KVP8cUBggoivazyF8x0MdIhr7hdhYZaZJnhQfzhThLqC7gumOwa8ecB/5cPvt9cxUgYPmNS
QYKgClPYw7hxqdTpblkQ7Q/3cw4JoPVsEb1ajCrZOem3jwwYIQZCdCPBd5N+aLLrQaleQlSZTwZb
NLGLBjdTNeyHkN5EgdjuPclDkc5q9Xj4B2avWtxQT89MwSbENJE5W1ROf0B6sU3FtBHFlUCh75B3
ZycZCvE3bbH7r+/+QusRGoIMO42wIWv0y5sK4G+WvWhMi1AiF+lFBTqY1X79LCXV05qRyp5QL7VZ
VCW6B3jQtw764lOBdBDlCfiBwIAKMXp/5hRNV9PvxU36x7PI89CHxa8H+IPSsWE/tILBFEezkM3A
EVXW12xdbnZ7bI/TI/Nz5XPx+XAPQJiQxyw8YkX+rTAQSwd1KiKxcj4VzKzfQ/H24azBGCtKOrNu
9vv1+DoAVYm8GIgrj/Pl6qwrID34wSujwxPKshuKkH2t2L2mWDKZCJQ1nr9mxzVUruTqfkXGC967
9m8xIlPit7nBEvSSU2JMqlYb7q3lfSKLDLlBBFgNODaO+4hbsQhhtPluDcNilDcukvEMB/B8XZ05
kbpa3Y6aEETA7PoHJFNo3CFqpXZ8YIDtIHgsmPb7pmZHXpAuWRs7sPhtN+jbciKFmUY5h3i8JazG
09H8qofMQgZERbpUmQtaZ4XN1vBZtKEB1Z4HQPS6Gz6IJfcT0Y2u6rKYtwHtGp9jV5p92eebKkeL
SYotM8gj/2kv8nETKVo3DuZK1t2J1U+2Qtg+wIANDVzNnhZUb00zu3y4GPLXbe0FY3GT2pi564bS
enjTSgnUeTh8VvlnU+ZzYn7tlOsWETAQpeVfCOxTV/BX5/P3wVqF4dR4FxE+EGSkCJGPJehrstwP
06LdgBigMzA3NiN3oZqXWaRVbNn69IaJJ/hlZgIbv6h9H2wJMwMihlyCLFO5QnWkeZeHs+oszuDy
1wiEPpQXjMy7vd+HHhLb0Oh1PZXvmzzEYCBZ/tqb/XOcRY0KY9A9RQKCJXj3fODW67RPj15fsI11
rjPp8ireqSaOv11ERb8LYtOWRAa/yUmz/YCUCfmAwxqo5gPHAAss9OeWNhmedryiMXI9EK95ZQJL
sVwPeRT/ZB32mPwX6EATyPalRiw6RFQ9zUV1gUUEtYJqheOXroT+Kp8hy3lnXbSnqVY7FsHPICPU
nAGDi1HIoA4rPCFQ6oyGF/RtwD3SmPz4Wqp4OalNBarM1kXVz6pU9kc1+3mwOulijWDeXgGlSV0C
T0EFPL1DZeInpy/kZwmbjJE95wTfIPu1C8TFKn0roqmz3hq6dIYqbT9VSE8y/RRRpaPQiVqfuC4x
QbO3TeC27TnJBv5OqROUll1OUTDnjBLz5LcICpPsWdNrmqNSj9ZXeg+3FEqlIM6DBvIjQ8U2Q8NI
/X37K2e/XB6PbcY0mi2uQsmzf6+byuStmPOS4M07n12Geyap2yzcgjyo+lAH8Dj+O978JeyM8jvq
ynVw3KFMlbUatTI+1GQnZTuUA+thYUDk0gm5pNGeL8lFf/7ReirTdWbG/FnHsMaTJ5x3LmhtXvzo
hahF7U51oH3upZO5w2Yp20OQCS4d1JgySrtFi3Xjf0iI4UaXoOmooxiIo1GcK8wXZu2E3+ppZITn
L1jJnB/sMzi3bm57Y8od0wt1sYujcSKXMlnWWqU88qFhKKdl3fwzjurAgH1wh+t/zaVDbSqsdcDO
YrRIiqdvnOhAA9d9S+EgQSpH8qfLZ2pHIbOZrCW7Y5cGD7G2/2VznETiX6HjHPGOMlA4ugXxHAsi
Fn/SeBZS/kVrRpGgtId40JShtNFjgTPWrtMo5ZA7xBIvnzv3CLLdfIH4YkYhdSxl+elwrI19mTtQ
2+AjhcgwO0Bo93fpKrpdBSCYO/vmYG32X8yf5a6UejtyzkoKFs7megTkC94jmOczDjacick8L2I/
9zGUhJrzyOMbcg/XQGSsb1uBwOQbyK8DxaFwZ65sU1pzZlsMTyxdI41DN78IzUqr7CZI29pFViCm
dOHtfGcUJO7yt4VXGtqGTLg1p9bcPBm6ASE1TyPiznvU4txvCR3xFyfjQHxLr4bziF4AUe0P71nz
wWIFA/mzo0klWa6LN9SL1qRLI6pwD7F8eAoub/uLVUap61Lf0KmUBtOJ6mdIguhbn9AaIv/cznXl
TGVzCiKKoTi98iQ3Aae4uiEq3NB09NisHRCrxBf7Jo1TxSyZHnYpQYGHim6ncOiER8Yt496S2bLW
RNs+tqnwcLgkg+672hZEmOBvg+u+oMmlS5EUeuyW5Ylabj7WscijRW0/vFwT20sYJuhzpYnhrxV4
8XRy9PK4+LjoT48gJCKJ6DPLKXWLcT6hXtJGx2ZxUF9BfdXeoroSd52VRcuk+4e5Lo/9nQ/sMY+P
wjxGp9izGFYIJofqA0Jsnd21ORcunB3zQNS7r104rqlAN2m+4PCnYfhwlhqR2MLo7LkToQ3nfdG1
186rQPkp8rizHnfMDeUnplcF4WJAaEPsGdFImKe5arK8Ih7imaHoQavRv0f0UDSYlrTWIkywGgtT
q3f5ZYGFS+W/p5BN7en7EBWBhdL/DxrzyMD4hSqfUc9QmdQi7/2Snc/NYvh0MzamqgG9f5cWZsNs
BsGVc+DaHhZntyE4t1jebGj9N+uKovwIgqgHWklR07+lYOs998PvchObweFvPxG82KMQxK9+2Cu8
w0NoaK4Qwacfm4vAoZ4x9cRujfFmHZFZEmXk69709PsqYGIGktvsLTONTujkAlDUM57dMaEPGME3
Avpc0t2tCRZyUWRV7DZOQZSoKyzA5ojeNioOQf0y6hp1wULpU1rBuR6Gmhq0MdsP82xwCLBCMFjV
adiYwxmXUDV+2D2Y7gCjN4X0P4JAfCJozsS8ENXzgiq/6izqZ7GQJBvmwV6X4JSt3vFr3N27k4KW
K5ws4yohyfcNuaOXjZhoWU9gL0niUJLlPZJc5BcDOdkQymQ8Y2OB5peXslHb46Z5BoAlvro6khvH
vO8q/siOFh5ChxJPGEpDSsQZ0gen0WQMn8MM70ILNGckZ4dUyob0LE7y0EphisjpCnPPEKeS1FQp
DwgVRab4x0izLIqPi8rLVXRPuDrs7rWZ8lhA6AIPTd9I2gcg4yms0KGf1JAr3tMfufSx45UyoBap
1eVUTbbhhmI6gVDRr1nw2hAGg/0nG61gXGSa6p82XUsBJrmC6OHe6p76J/WLZerYZdAxO1wM4l/i
Moc4iGRAgVpzJ2ZsaUsmebWPBiPWRteoONhEjpkfH01B3aBilSzxtbuJDqHmeXyxL/XIVhCAyGE6
GwkIB/A+wqEcNedY8g7H/IKFaAm/lbabr6lkfQF4c7sEqqArrgsz3Vkf5pB51Rub/JZ3Y3qkVt61
/qvksO0dzzXpgWHqPDQWUCh6bg2EIXiuj9IFV0/Sz17PT7Wn1mnpQQQMdUJK/hm32HVeb2zlqSYC
c2MOCf9giXJoIV/H3mIHfyZ8UNl7QVMkMJvn7IYNOks8XcsBTBpudxkMWMfp32nTxZ1Qvis2lmaA
submZ23IF09/HhTmPyKda7gUG6ilYQ9mZvxlyfEcDEPtBGKSSOaDSD0SwdHxttP2Pkl7JSmfClvL
lqO0WN7w3P3708TDjU79dP3DbBwoq97rj7KxeYJtIEJy1F5SY2mw1jzB0/nCnFW2zTcLLZ1y6Kpx
lmaDUDki7upDvka3m9Yh9Elj3CXlFsBsLGB1E7BPfKOGJef43yaFxQ2ZNglen4T4ttHB42gjAfQq
4R+OXVLxZKA11cyZWW9SsgBSce+rFUqNNeUo9YSmCJzrQlhNO54Aiq/C2zmML8sgdjDs+PWvaOVX
U1uduK8uRQVAtmMgNmKzlXxS8GcdAsZ/KaBJdNCXGjBKKAHhLcLPWcWRKHZYZCF6Ck2rdWKtsfT6
w0CCOcb18PevX1gnzm/Xj5l5wSnECALYwyCqZeYPL60/fb5MotpsS40MAmI2Hwix92BhKUfmGo71
62T+iqxA1HgrEi11TYZrkBlTdLXag4EN1JI0f88Ph2vx8uI/tXvth7vobN72an7FAn9JAidIjXHw
RuJb0sSosycFxtq/ZKmyPDOXDzDhw0SYQ4NThOfQ2uRj9JIN59NhssP/teMPcKCxWLdskRNIiTXe
mx2FudDwg3zLpmedPqovsllPwBJdo7tOpeSsZFyJ3Pyl0wx1IPodaSvjScHeEqpPHlrQ8F4uf7A6
d6HxyZgUxh3CzVe2c5VoYAbGsLDC4npDMMZ2qF6wGtCdNwKma/uEyyIvUCNxP7apv0cknJV3D02t
PE7hpCCyH5QsFaw1tMid5mdJKTL8T3gysFZpeLEugQUsnk0WTJJyEehSKTm8LQFmdz3k1nngPT/S
cXfh5rUOggR5kS5ddaKcsrT2/0vTKcWOaYc4IpmsW2a87IwD5Io5SPDJnFEnGKY2oVLV80GgzyiL
wgfTG28Nn6Gg5Kq2FmVKkU4ZcPfsNpOmaJiVYDiPug4dmGA5DldHx/dRy7JwEdM+kOmlTXgE8SDo
yRZx82sVdAwcqjUi4zoxGipsHnH2odVbJLX74ZiTwI5vH0++glQ0SoIz8K96548w1q05IvGsD71W
S1BdwkuWDEYMEduMcvmoqQEGI4O23ZwrjBf93LU9xGNdVV3O6vjudkRoNvPZ2YfFGx0yOcstEl8E
7dHpI1T9l72ixxOw7PL7/v0VzhveaGitk8vvlEour0y2crMf4Te7+EA0pI8q0pPzIs+WmXdZkyCa
wkXM3NYUAOiX7lRMDRIw6uIHZ0qdlFFlkKFa0sKz5JYr6UmvB6hqvYvSV28a26fMxDjlIb951Z0z
W5RfqswkHWaiFzO4NidiURStlerFKIdkZlz+IIFeWQKzWq90/kZtgYuogJZrYG4u9HDqPBYhKU44
JyirkXsm9uV+oqcI+X76dzTRxe/nofEBxoByEYO6ikHx+PbzntCRd3Cor3u2GI3n3l9+v97JffMU
xStLwWQ3q+HSH4VnpgwiQtEE0SjjwC32GVRg/Bp0VpNpNCcshnR6b/YYyLwC0qloM7uC7iGVxW0j
NFSelx/5rFd4ipvzH5sN7hcMM4hyH69DFCRH9hos9DsoLznRy7cqlWkSwMrj8puhzfPtCXscoAh0
/7/jnXb4IW8VO+pifu9O+o/CrRAXyfecvq1HRtqe/QMvjxZlY2JfGz9uBz1gq4b7Fnk4+zFMupUG
vkTQfs4/MporIYqt8wa5HgN8MCAYpRuc9auVvh1360tWtjtG7w+t+v6soQMrQcB7zubesJ72Ecti
+1BJetGM4JV2j78TWcItV152TdpO6UW4bOTVX0k1WO4pYKDklCttlz2gxMYA97QTfLwWBoDZ+8md
z2e7Pv7+gGBpMdST8fuBQznFlVhzI+NxrEed0bpaKCUqcPldiSW3a8zFO89YexjRmOqMwHmABBza
3nFSPmnCYCPCW/Y/+nBJXHLVsFMJRztlUF0uDApUcu0IRRBH9rGiS1g5/4R8I8Mt2pD3l8LXm1Xl
JnCREUaRHTl5zfOztm78Vk/pfH9QWuvUsgZUv8QZEa5O9tcVL9YO0hhBNQQ8D0d7ZfJeQrVfezmV
K5aNEydQJlx44Vqrfj3hQhQNCGHA16SO8D9e3LPWxyGcq9qk3TcRSw3s3B45fyecbatI0C2CXcMX
ujvXRg8Z6GQmaTJOQTTTHjvzGD/ilgFJUKMILJ8zGhwtQb8WPX/xO+tgsNF538P+FJpI3WPUSWSZ
MCLbYw156QpE9jaJaqQ23alIrYdD2GEz4Au3UMXQvduXQlkc7KrYOHyBzMVUj9yCCu09pyBDm7ez
9vOTwS1SDi+9CGpw6vExgXv6wu7bCeUQeStD3u4+PZexrHg5Qsrd+z9YiZwOduSRzqmolTVu65rj
MyPCVfjj9fHHw3PvjPvQApfmMzvIeARGn8FHpSJfmuh9/Hz5WTtYzCHLnAvxecSnIpAB32VNOREv
2UAJTLrj4nSEypul5swK8VX1Su//C1JdNTw9JG6kncz6V9pGCjPGhuHRgnG4fwLrGQzvm3OPYPSB
ILTf5V/b3GJGXDErO1VVe4f9HDxSt25A8RFKh8dZ03SMizbO7molw2mdC8okFayJkNXc6++OPAbU
boDBktfzKOAsZz4IArPKsj/0Ce/NXx5IWhYZ0Qv8IWfA6KI9+lA0LlHHjAf+rddvzmTwr7lbtpQa
f3Nj9YN1TlmzNFku3CbS1Mt5fKjZ5rjlB7jfFZXkkkW2WEfuCJxF+XHt8ZdObn2xLiP+KbCLPG0n
l8/zI4OeaDTF4YuPt6S5HqwRakfjo7je1Ad9bjhDoNjQmG8Y9biROMAgDG67SLR/oGyOXVUGWhDc
dsu8vAZT+FGcGb0zKcpGsi4u+BsxsHKGdV30SyJPrisKPvWVI4Ea0Uc3YUgtc03hXA6ZgMhQGjhf
D44+J/dZ/jYb4hFnEi6n2k5DFZnkZZr/qObD5WtHLRSG6xp4mvMp574jrLLAV53DGc3xvK/8R98x
LxSVSNmQQK3m1II9qhOKL1HGgsrELv6bkpFL6M+iDgV+72NRckIPjFGkCjcfQgoWrIhATY9plF2+
tC5l01HQBMwDkjRoYutf/c7O5fQ9e+BSNgKBKhVP/GtwDLsSXD+8LHmzTXMBRprI1gJz292CEqSs
Z9OyBzPhXZ8QV3ky3arOqFCYRLSMbFn7/msVrnz8ulOzjjcb5YQ53N6+nM53UxBKsrxfvByRgydG
rT1zEWyLAQLv6q+O+3UsJSGkkjjUdL0WidQkeFdZsxJo7hyDL01Xw2P8Lj0VZQ/S5sGGNTJk57zD
3EYz/Iuy4UrLLhZnYrZf7KxqObLf4FyPKYInlHTgwMPqju7fNHJLIRjvqDqZOxgApQrtGKasFGn3
e/eLM+MmQXNCYz7yf2RiUGu37vP8RNaEfcj4RT/QQrd09D88aprfrIPLaBC3hTiHNNFuWhIPDQx0
G18CWS/tDAUF6dm93DelWE+moLcXoLkZWDYgEqoMLNo8oe3b59CvqLv/Zc5KgbLJ1kj9zmM9OXE1
B6bmb5gXL5fz5oHfsBgEuE04/5B9SROsVmv5uhWmzJluLQsrSiv+spgqvJ68nsPP3Vt0NyOhPy/O
9UWmmYxpFB03hFDcypXeX/O978IFoJ2UBKuc55swtQu2HgrsykgF1GPqBMVBg3DoOsFSSaxT2PEI
DaM4dxdMLspdVl5XYHekkIEp0h8Rb2gdfDLwbu4tuEXAP7saO5GTfCtZlwuGNvf8ylkrJ2KleIKr
/iDx4eKi+fsH9h+PvjvddZIfSWSGGOguHdObNf00EGHVl+cAuytECi5aje6h+WZ+kMOvrv+swpIB
LrwWhcvmX1qFLnR/ApvksaCAJ7BQhk44b+PLzVCsIHR/YuNzzUleBEV1YsR5Z59qyNEAzcfRoWSW
hERAwfmMZCiyl2An2JG8cOoIxQ/s3E4QKTUbRJB3Fz2DgsvVwudKXZKNX4BZ1AyM07hIIDMjNC9Y
/EQDrxEjuvkNogJLHYEepzfx/ISdFIwQmJdDsifChN1SjYRgyZdO8I4xuvpMhSFTwS6dqivXT+cs
5RtDdZA0kwEUdfcOzI8r2uuOYGMQPTYk0MgUIafDrmQBzGdwhey/gjSOyBdkscWoKcTxylZEiQvJ
xUSmIEW8Mt/jlwlWWs3XlYKWbvIZ/nV9vjJeqGACdOpklTTpN4m+NNPNvxZEVvy/hwX3T2lTWpbC
ZztEH+AFNHU2yMQLUWIa4JOY8PGDVQaerAqGC7JtFJ9FZ24JEADjdDdEACzW8HwVU4QXDvC7rMU1
NABUHPzBrNwaSU/iIobnqAGo786rTQPyzer7u/eBoiV2nwRokuuD2gAsHSx6qLawkCtQ5hqFuz9z
VlHZp6kRzMduzo+kZBA1vZ/ucm5WC95trwzo4YCwb50e921aXJp6B4fL4z790eCDwoJf7K4f+3jV
VVe3cc6TDkn5Tv/H0Fw6zQhJjZzyRIvFPnGk/1LDlZZWRuFDYM4N4t4PIT+EHLoWa+6R8qQ4EBn0
7agyp9ErWEDFz0xx7iG4lx6q8U5oXJVnIemHrbc3p77laXQPCXDcxO7OV3Fk1a+fGVpT7QSZHrx6
eslDoAFvtB5y60lZQNxgt3evhq0t4I0uaGKfSRqdPSqLnT7PIxDZcIvD/ISW5XuBFwfEB9VhbG8B
8rpJn2Lg4CtSAPjdkhyBvFGPfCGNJjCyaomVVwSORbyGZV13FN4oKg2Zkc56lKQoPFF9fFRb9a1T
zq4A0RQINiWi6Vy4BZbeUZocHsxZI6roGhpXF7WPZuNEWG/u4lGoNCgB60zim9Wy/R1qDw3SbQgh
ytMuIBlK7LJ9M8+8MM+RX+QVBEnqGvjOmzmIfOtQXE/l+K5YrqTEC73TgmBAdiv9Me+LKJ8M0lK1
b2mkTE+k5pawq1bQ36+IQzJ90QxHt+GGiYQy+IlwcFs7/BwIr6vvtStu+Rf6zZaCcwepN+kiefH0
nXM5CiNBCW0TedDOhDnYM8M5A2NT3ozuVHA3GDKg4RZKphjfLJBoQadCkALuHSQh4d4YGWpHZcJY
RqiY5NbNX0DqS+uN3axOY2nDXIr7xD8dDHuB22gh96cFFppnQDa80x7UTqNoAyUh8NY+4kIX+5RH
P5tDgwSqYQDfeVjCMs0dCQd6AXPCEVVwSuv6UaC7gETFx+8ehipQw5PJTzJdMRqv774/ZWjcWcrs
a7QlU6Fy/h4gtbdX6m6FSllL/eTHt9jc0R5iNLQc3qyLRa05wmLkKJ+Ic1hTjr67XVjJb8NVREOU
PHG1QdrMarfGrjxOCwvQxxHOVPQk6DAiyQnsW31H1ULUVlbKdNjH00uwdxee/wvMxW3gz0DrP7DD
tkbxUcPxTk7gVBe1AfSVZZqZDT69MMoSWN8WKoClHBvBUe5iut9tWV1iDMHqP0eydCxtOZYee/wq
ZAo7vgNoPsN5XZvfOvESODMfBEFzVwGi0dSltX3TlGb5leHRgGm7iaIamVBhwsBUPy0xt7JLsVog
YGRW+TbnOQSF9txpprjeWTGsAj1h0UsbyU0MwMzoykdiHl7jDfMq2cdowyraOVE5QXCD8Lv/xs93
SDpqk6NnHs3HHdPLdfQKwrAJESBmmG/q0oBO01mHvSHou18FTiT0QA8y/E4+tm1LbAR5QWmO6JyU
O5kn6qgzq056rYV3xUsIWzc0mqb7H/3oK09CZ/6N9f6COpUMyPXOZYzkdYcNqOA4J2UPwRYwpA+k
nM+nxJJgoNB3SpuVyEYpdvhceYXzqgWpsmDqIV3EWt/+k3rF46qGH6WYm7cyEbvAFBbXBSynmH4v
TgD9EgH8yrRHCPDl4OlRiDTj8A7E1QSqK4c3cvnfHq1LvBPBSozdsxCS2bCDrMoTpuq/lVBaAm/s
eHr8Ed2G2qIjRaEKHJ9/eKDF63RWRsK+017L5HO2BMODUajnjIq/ZjIpmuLQwsNt4UmFMRGBY+Tv
vO4JYkYxdhFll7B11bgogGFXMPc2Za7Hfh/C50YjTFUzGoozJ0X5qYBc0WIaepsckaXxBVzvXSd3
0mLW4VecTZUS9s78pRwogpXLbO4bdtUGSoD8hUEGv+2Zuvdq1uHRZx4NnzYrvwaH/7UfaoHcVpsN
oMmQay2eSNqheblMDv6pLu5l05GIvLOpREaGBWnkmwJ4tCC5LvTsF0M8zg4EFfHpT80+EkjYfwQc
1Sf7O3RyBumAXe/xN3ic0e8Q7FzIxzPxdSMmePrhtY+83nrbPgiQXMlpIgqHnLaFRFI2oRYasaQ9
6uUlQLPyLvx8NQYitQEVzepoB5+svQgXscxxfSbMoUs50ip4aLBufcQO2s4JMMAqTZjBw10VJ0kD
DL68Bj+eiiTCVFGkRn/nu9y5hWcXs6X6w6stEyl9X/EyDpLkfXMN+P6tccwbqWAyiFRaRcQJzO5G
JCNSuQSUrhBgTj7tjUhg1saA0CpAcEL1ogGG9jM39/It4rd5kqfDHvHNZXzSHdQQLr17WzVlUkqe
l/5C2IpUKNmyJ5M5QiunDW2D+VSaO0wpLMIrJGpGTKU4wZliq9zucn8jwsiI/uazeEoIFY5bdclP
WkzCwjcev+btOo+3oiv2tKEyd65Exw3XVojqEOnPGiyG80pMoR+lE5fm/rwEBGoqouZmHJzQ6r63
EcIzM1AAHeHDM3RdLd9M86WEavWBhRv7KgZE16cJN6qfsDjwVsEmzZqa9x8hZzvnDMItM+LYqFW1
O2k3eFJWbGxDuEMYLXvclsvtyRqfj+hFqi/VztJKYFni1eT3gxBLZTFUJIKd8ORJNLYAbePOS/U2
EYn7165Wis1oE5XmNtbk206QPXWYUUUu+zB/PC/Lz1YK3B/7QMDChabb7Sri65E0CMxIlU6+BOtS
E3+kla/RlEQJwxjE4IVAo06YBlze+Rpi/+fu/zo0HXEpMoXO/H2OYGle1Hy7gnep4slLWawAe1Fm
CyGYViPM/IcCHjOnRuO09ntPnc8j0udLD4l6gV7HrHT27anTDnY+92aMe9jZ5elfKP63n+VvbZ2M
xPUZajBw4ROUIFUoLAT9Z2G2i4r6t6hZ/ZP2NQyHqwGX9QBZXbassu2wESxRjcOmkeeQOOxiwzKe
YDojpA/IY7aWhlhkJigf8Xg7UgUO7NdhI+lkIo/kUN2m9Yi5+zokdWc6cHbZkI5LCN5XTmZszHGH
jb3YSgxDHfpHzXeVOh9YlbUxnMvbIO0PSFjtqhRuwgyUjhRrsqhVQIVaBdgcTtegu8hEP/wPcK6W
+fE00HJJIzJkmvhQ7J+VXbSRnq8tUZG7w1+SM6pVs8TONuoDPTEobGlpoTjYzjCPHFZKoQRv87Bm
tLi1KLUyp0NLmRFwxmOaqdD8I+vwooM+cYYP1AUga5KMpQ7vXSnALVyhrA9Rq+2vpXNEIg1PRqbC
MgBrJy75IrT/lxwgsVD8oJdQtgxZpPdK16DdjKUpST3DwFrEvQG5Ywc9c7Rwmfb/OwFu/1uRSkAd
pNGLjSE6lqRBDRcWPixqZKLjRQ8cER0Tps4yWSpV5fzaRuSB06V3/WbVxzxxZ0io1+ssIrUQ4jRE
Y3emPSwa3qcDRKIuRRHPfaS/hRJQhtMxGUsayKy7zNr7skT8IaTmDPTx34mPUcsMhRJadhRhMN4w
LLXuXTcqrict2nFiC9hIeLaug+xWo5Mrtsuan+/oiI4DoHnDaNK2Gx7rU1o1roKfvHbEK9QlEgP4
8Lbq/jYIMXAd3utHWKnBBDnRKToIsUtd+o6Usvgm5dj0x2gpsQmYFoaOBSu+/R9cvodfzQJyTrfK
D+CZdqkFsTekZFEMnji9ld8krrXRNGNPA0b7SwfbgHigxZaH2BaQ3SMSVPeZchj8YdHpViIpvaap
qz21FilLExw2PePt89POWZlHT7HoGOJYwyxeJQ3aQtN3HtpnOg7VZu7aT4KUjC2Poj/Fu0uV7oGr
NcR2uLac/qS1qqrjxs2o0S9Q8KiaTKuB+gjUTK+OlxFvpgOt4wJ6SLuJN/YYJYhezPEOTzPNJ/9L
bUcFCE4Ce0/+KdMXXNFVLzUFs6u9f3EW5qP5yCEKoI/N7zD3GqOOVXwfZFgddADka0wdQ4z6qjXd
MpA+y/+ZjrgfldqdGdozRR3uLBYa0QZ+C6my+TRDVxuLB4sdFw3ZFlUgabCzrtR31j8ObhE3jdTT
hHPCfXUaaVMrGQM4uOZG2MOJKP1N488r6X/ybiXmILpgbhcKbu8CpidI5mnVEzUuCEss694Ji4nk
rZTbhmZ9H/2T3e7Rv6xdhJg93PYRc+jS8hlAcZ6hHr5bTd/3QB/XfZLMT4OADcmUH7K85svVh6sf
zp1KMtnxcdnSMk5b1VIZI/vt6RIV/mwnhZa2MAM3ujIux6i4XAfQkkjSkJvh7ttD+NDr56i05m6P
u3xNtQGlXuQvZE8vLDzhL/fvVw1+21PubymbnqJ+figIY7Q1SgBsV4yuwkUUS/0oTc1+vgmclseg
9x5m8PNWry0bu2QX0K/9LjfXsBKReGxn0AeZ628c/uKVtcsU/qUQvAd1DswzMPnGREao9Zwc12pF
e1ZVxjjnXvgjDRwDcxy+fqIN/ZKzIqULnwzgAdcyyku+nFiS/bEsJBC4SrKmP/xta9Crmgo6hXCP
qEBFNOU9d/qmwsWfX+GYZi3RHYxFPEL8eLRSAPsXxo8h6QgjjJPGkThhsGtNtYU+NorgEXb3V+HH
bgeJtLTJOvygH8cbro13V0TjTwgD+VxYn5+BVHKPl9vmLo0K+GK3bxgMAb6sOIz5xrSFQRljD460
1vmKZ+yLh2TzYUgJ1N6Ps9rzKjFOKS9oPoIfgp9MU2ED9z+JkoX38gaW/o5Fa92OrVAkjhZ9HLHQ
p659+Nl2TFofGIXWh8otd0sX9YU1C668tPnzElvBVYSGBb6oqSplPtDoB55KycfDNBtcEtQMlUpC
CbyDJ2i6NUJI0gtMyur/n07A1yk8wLyLlfmuQPDEU77xH/C0AYyB4bEU+dPOtPsraCIDgyK6oqoQ
pqGzA9bAbOtc7gHzsDDcpoW9pPA4sHPZGSTAsp19lhjC115oJOmF3Cs+DYff3bxEDC+Ko6Opc6Ao
YHeadoUFPWlPpimfVEXJkb+kRMe5zoUYLGbHdoNBWZK3Na0rT69f7kPBLJZdHMVhRJ1fcU7nhlAW
QxhCc+08HMSkdn6TQAJqSbuKoloaOkkb5990oXOkQj/kXM7ZGkj/aQDHo0nBLYgAvqKAqgjapDjK
Js8k0laJlNbWuMFw9lyqrdcCEhVz81Ush6cPay7fQ7qc0szD+pJQsf0+296ViBbBW5OBYKuERYb6
X1sH5xurHj5UPWl5d4owaPWaLtozdyUv0xHURvZSGQaOi1Bh9ikOOOIlsCd7s96cgdDoMZpMwK0Z
LVO7zRi22HicLsCkwQsTZJc6v90cgbpHh4P2vdVt2At8x/bfgRhIkhje2kOtH2xZ8Ret1g6w/aBw
LFS+2/vTc8XxusjjiYf61VjyTzhJAPJBnLmgDvNi47qWKIwUuj+NXZnstPu/7FgUwfN7avrtgpl6
WGkeC/t3qJ+BOnbkslbeB2BinbLEW7kun0/Bhdzj6zCE1os5gp/zkYneb2g6Uzzg+ryPcOOsAMH2
kUvEl1Bks0foTQbiSqyh257aG5+kKVfvTwcUAJA6cta9u3Rw5iyMnImfRgKX1ohPVTE9WUJMB7PF
/Ak3o9ptPynECtX+ndGfpimEK83+GWYKwnDriWdjqwuKmwf3lkUFPsqXDEZq2aceo6NkoM6k1Xb5
itwG1yb62j1bkr9CqatIhIeAm7xXtS7qtl1Kcb5CZuIgG5DchyHitL4hmJLYb/tLzl6LAZ5PMKks
YqyNUfIpARvhiyp3NU2WxAO4tWWsjHxZ2yhw5eEXhUffZ+zF7PB9WD8lnWZpGKsZd5H3SEJOpaI6
SmE0hfzU1SMoFyoptUr5mnc+YD5zakWW6lKVWFUUvuHgdOsWC0ZxSQZlxg6FqcUikhHWUUrJ5h0B
cmbZqjQDT7q780fFvnPKLdkDLCPV1b296zQBVw2msn919BgRCm7ejsH4ilm+WuPzGOGyT14YEv7U
QAMQwtHH1JB7L7rKc9g31UJUUzxf5kcbKsfCANVz3PmX6uNqc6eIYtO9M2mtMRJdcmkVtQbiTkhp
2IFpGp8sVLXpd1cz07tLj3DG8AIzFpj9bf6P6OApnUi7JzN89bNv57SI5PBc4Do7BdXpiDHgN3fr
+WMe0APoeY5oNiKS0qsrLQJ0bjR4j535lYOGeCd/jsfaYm2B/56pacnwKI7M8Uayn4IqVaKMonie
Y0NBLcTcLyAM8OOZdnVLhzeEOlZtgANQZim7jzPyC72Dq1j4ScdEcLtJ6NR27q9Gv9wvtL8ec8gy
U1WMQDtPa84Log4rilFbWvuXHChsRJR+LvPQMUedAipKHacFWWIu8UxgxHg7kxBSrmqHlh/gf7BZ
6kV7nqB7PkmwZwVQhsZtjIJY4IG+Ik6PPJdz2mzhVQ/gQ4nl3zCG8cgfme0mh1T2HNJE0lBZGiBS
ObqEsHElkq+4TC8GLyy9lQmIyAVKYt+v332SiuDR7ml9+I0oEbwiAxbCWwllNZ09uMoANGv2JwYy
t8gvX0MEXTJhiSj3g4wJgBmTV8Ek7fTT3GcEBJYzxQk/EaWTU4O0fP+1SEBr+QkOAOKBgqdPeGi8
Ac0KojgEPZwt0VMgJNeNg/TO/cu2t7DKp3Ud7l0z7pz9g55BcAYwKC6s2SDmViUye02oiLccLcOj
Hq3mFHyoG8CNvFOkgEpG38jYtsvJsf3kFSsn3fqvDGs4pkH3NhE9gl3g1ezJwI76ntldO4wVVnN9
0I9J3M3OSt/C7CqYk5NmHbQfp9/qwHdbvfLTERn7mitcifOCUIOcHjS5kANYlwqjPi0d9JcsFVTm
tJ9G/Gn9q1jScZzAsxoD5L0cFJ4hROSxfMzFGdYzZkTFss1Bsw+q4k8Y7JdPT1r5au85bgRTh06T
FBmBecoVXGisZrsL7NWcSvcnuSS0ZqbAw1qHRf91ZK8YvTc6aS8CWmBUpLoT6Ls6mOxStT9nTAbz
+PmYqLhLsF6MuXVVhJ0c9A9WqXwR4KHPU39beGcd3A4wsP1CRK/u+XDJICnIXxSeTjnLz2Vr0HKf
oTx95sXJzOc8IQvcInIy4peD67a4ZSEPcQA6NuoRziFut50yf9bgc2e12euDM537MiwGoCtSBFSF
AfgNzjmWzsI0d0U3X9jF0VvJWx+tmGGHweOue6nAXLbO8XXzQZjEWiXGvYPEZMLeja9OvsdMEjj/
pZUnsSoMh4YtGBHGsG8mdIoRf4QjSgjqNH8qrUeRx0nbtL5W2R5GBYa7pU5ZIoE9iUct4w++rlGg
CRRK8788sh2ivW47hwcmGqgxKSXLifoHr6ia0UbrrQ8dKd/5dmCYNjf+zuXOL+ckur4Y6QaklMhx
wTWrD8Az34HIED4R99LCc0mNRiZXD37po+gt+w0P9ddcgXPgUt6RDftU2vUFF9/RBiVfQfJU01LH
AhvUmoUDpALsfwoDKPH4lH3IM15Kqp5TVXVBed2HE3MI3fYmBCfi0P0C0uvFS33RMm2Va7UlT2fn
VKqOW4qYeORYHhbAjKslHW5tSHvQ8EIA89hkbeerY/3/RK2oFH0qK0l31xy/wGVulK03hBuRwJmm
UI3xkL/TD/uphMwNfYxMXRtVKQLWfNUka802OUEXFM4lFvce+hl9wlnFG9WOBpQR5AI99H+HRf6o
S+9h+2ez7JhbTGb4MFKTLjuNWGxklMlMqAFe76GTFORE12mjfo8TVYQi29H/qG5/LXQUqhe9RHzo
WW4jfMBpJDo19JZqjLRRPHKFnnDSbT9UwQ6TMq2fVDwuYjE42nj9luU3EpJ5I+VAnkpm9j6t774T
TdfvZtu1z7Jt4voVzczXJUQd+//8PjzJElhIXJTAlPlGz4JjEQaguLjtYVyjP/xalAgu5eIE4qhP
9454sc1thwYQXSj+3cdBu1NJaXrn6c+KT/iKkpWJctudH35GOKmQIrOFlf8RFy3EvDi35UcaKy/U
gMyQZZQhw3azi2ZuI8XOQNU6ysemaEkF9hpiseCHPvo4YIHHLq/J4SudUV3yXI206CdFqx8qFPzG
oVdrU7bo2ccpoTB8nt8zAVVYhrkrJHxgkruxvLA2xgzZKCbnyqGSlpQW/CxUcWZIVmPHxnGsqcSK
S76/Lq4gOFICnp26s66dnHBx8LFoAWt6j7MiknInaOS5X1j84CaXyPz/FqAO+ntXX3UGVRpkOszW
Lzfy536LeMORjPSLrmwQnBzruUBExjibL572ky+B2rMZAd1eQ8f+f79vqWYalhAq37px0IQ4Q8jW
6XJXuLBIvUibDo15Amirye7bNAfVFvDav0vvypJXuXTa2aZTUS0BjPOa37z1qY4jcZ13bpZ+OeTq
qoehu5WUuzfEX9/DrrvhpUj/3cC4cQ+9o9jyZWJUsqNLl/ONloR/AIGs4/jwmKXCI0+vpEKGbr8b
B/YvtDcarRochLTJ1gwDeloofdsA1DKqJmm9MXaY32witj6nP+snwixv/tHYemqwtC8MShlyZeeP
+6ikOz6vJFyxjV0Ev1B+/DCh4JPm1obLJ/b6KQ3x6Ggbd7YSJrAU7mvHb15ABsDeB/WkOl5U2qlv
jmB8zdzgGSqMi+Uqeps1jU+tlptxT2gG4PIwJlY4AB9jDUJ1kvmPmv3xZ1YWL3KWYt4QZ0P53Jsn
/OJNkUi6stBKZhjJAEdvUDc864FMeaqeBn3FDCa3RCoCavrK1g8Y3VTv5sd6alcBTHStrOL1DxNe
V9FTyK5fS7S9II4+qTUEWFhp/+c8jUuOpZjkPTIKmVlHrtc51po/0Xs+YMbnELWU5XLUESWI9UA5
3ilGIiNKTnL2/SqNHIDhJW0SPh4ZNolwtWQv9tPSCcHFKdFzIseg6oQoxfXVhfrgUGnbqxWigdmv
T4fBif0SmaH1ttnYmG4gcIfCWyMwcdxUKqy7e4Hxl/ONhIJVnPAHLSRmqYoMo4iXxEDRBHzRa/yE
uiLq2Ow18oLZ6B2KSdPvvrnGol8XWaDQjRMYmortEHQhdmgH7CXUKFbCHgAaG7uOhgbnwSN3aVN8
mCqZjlWWfIoJ1d19o+hG1AdUu/KHvK3C7ZLK26rwGCFJHsLHk3Mqxpdv145V0QS0G5Aob5qKPgez
5p9ZdfO5QgAQPS2Ux2jptR6hi+nPSEJ2vRneBzqpIdslBeg1li6yPbjV81zobMX/fQrWESXUELZu
IXgLXlp2RuAZRQ1B2RQ0Vy8LTdhgUO1Ga2FQ7mNLKLtjN2gOg458qAXqw6Gt7Wke4cynUGNCwjA3
e/q4yOeabx6hRfAbZXNZMFyYd2xpWdQ5s7mj/Vnok7ppY5HetW2oQLCMy9b2Auvr+qtsZ7oeCUik
6LCenl0+SiA7uJtQbZfkyvIEIbQUCELkpgpsR5AKpjBpV91gD7732Y4JCnCqzsIqEfzvDcJ24TgL
jyOTkdZNsGue1ol+FIPCNb765zV900fdoNavRwCWrBl5/gDHFLSXcHiSlK2Og6BNr+dyXrR2lLLH
Z+1l//DsbJIC9n2RTLeovR+BSVpKYQZgt51+wV4J1fZUevVBvE2iBA5B7OABFq0Y4DTXjdPQ5cc1
oaJzrm7/sKQPYEEFfwRdo97sT/FO9UC3SS+k8E/ZG9mCUy1WIqOzeAE+SYafMxW9Vj06rVw4sO/E
iExvN4jJsfvcaC0tOAUgc8+69vPqy2d9wGUbDrA1s+a4IDJ2ff28GZ3XGIXyaAdQiRW6aD4Gux7r
8nEiX4kMCrEeW3vKLrdO475ezN3i7jHmtuSXFtlwcVlZfXQTRWjmyYA0rBm05Ft/T8dmo8QIjnL7
0f7jjWfpyXd0OC0W+InXJGd+LPEdrvJLqFI9i5dkhFZYULulHHSkTWaKjpHmaqLcqitu+5fpPajd
oEiWEMyQfCMa7oinATefkyg+yW0vm4kIdtyqh+t5gCqV5kJV+nNPkjnKxKsuIukc5E0LIDEM3rE+
s+myyYVu8MxBXvLNtp6L05CpEMGeIl3ITvYjHQquo7FBi66noPzsZMOw5po8Khru7n2PhL9SZKbs
Zq8mCbZI90tOBva12qSd5PPGaG82PAHc77HCg2HDxVeK9KZy61oQdEIdvjinmOeLdJ1LQc+ym5x0
GbsoZQLVHiPXJmeqSxnPoV7F7KmwbC4SQOXPTxdrFF/SMmaZPgvppDcIIP9LYonyn+t7x/kruZgD
NniR0zi/2iv76KJYcrgy6DNutwmRaOf0SL62WsVKx/hrjH+ZO0aeywLYVSl5aZ5IilGvCsY5Y33/
WnAiDNcGmbdWINfmoKqS8ZvpA+TrlifDDGfnqZ0oiYqCsEqLQ7Rs2alrhiRy1057szPcfx2nWNce
yipgepZCHGGUFrxcgtijLDKwC4pziEYPYpUYyMVwMtVqHJPaOUL+5soF/UVqLlEaa3ccodGzCwtn
+Shypzl0Fgiu5Ds6/guz0/1Cp4DFxuWQzmWxkwiwRMgumCHgYaol87fo3D6kGyP2/QPbU7N/C03m
67gseJ02m7YCW+aX7CkUoopCIfbj/eWbu4Ow2g+MSciXQErrgN8N2IAAkKdYGdzVHOmhq8McsOto
TJWUkfn3kyG5Ac+Ny5yEks+32aaFKHVJyjBb1LpapiltBST7EaT8izu4loDjAAKCS/nou0xevIAd
hbFcqXGWOA7IvBP5M5zDuzxl20Ir5nSmx8NAw+l/GaM2RkzsvHjU94ha21+2+/6EmNsPK3xT9BDM
XNMyayVjTcVQcovOBx1BTVOTYS85+qttD+ZGY5g8I7GFIKVcEsZ7zm8ENpTSYxIyInmdf2l5o5WX
kYHikoguyzPoRvpLbeyJhHYfBY5da2KYqSKAzpZU/orSAJw0r+SLl7bt5g2kiQ+7xNwcOSJ02d2N
2P2yfZXHxtTMBieK/dCylX7K2/hzFg0Xy1p43Iy8mvqMNGEPNoGuMfByQkxxtpjUSQWA1TPp5yZJ
O34BW42QZAiZrWcUC1oPq8kClqvUtD02O96Ex7YOLKNj4FBidtM9aGmU8MjFK9dEjkbRzBfeEna0
bs9V+5RoN+Do4D0dPiTpyq0camCrIr9eZsI1LPRSs3pIOJY1qkIdqguyZukSfwet/OJPsfL2H87A
B57VzNnren9sRgxy7P884F5KULOJIYI6npdaZ+q5qzf+mWClaYA+D8fqCm6V1yZuSWf0ml9UIH9F
Q4iRQwpv/Bm6MqGM2GCmJ9TiEVfxdePvc/+5JVWE59FCCOTcmmogOrJ3dkHeWDi0MxZJQ4xrebmw
HNX55hQCfEV8YxBVuOxGrL5B9RFFqvOGz/jb1SXdWneJ393JNlaZ2YtbCE9hJN6XrPS5pXD9bCx5
7fyfjuyploy8vJKwIf5bWUG0AUYdyqSOnWgdjhN8Dc/XNHHWaWEE3MTxLs06DQ+XSYXuaMmsC89n
3cGpMuOFCSsltkr+Ka0ueUPH+9mCcxZJ7vuFWy0+sZMZt/RwzqaLTlb2La6SI0tyYBZO5hFg705n
5FA83nJHS2JdLvHli0yrLbhBZuQ1uWnPzkrZ/UU/OKPDlottTfoTt5CTIAxcGsd37nUTrs8OxwZ4
RbuInnth/MCUkF8ocJYlYYjcbrlG02aXfRIKnRRdWqJK/Pdav3XIvd56XuxjMJS3OI5AVGDPT9K9
XyMF3QuNhbOgQpU4Gv87sOVPTKFHusKIxtar3BLrKn8rSd8hUKYADPvdi9oh5CcIcS9MbUdAldIK
fQr5AJnyJdaF1GhYhT08rQDwZMFSxk5e0aMUEzdW6nEu8UdAh/sLWTCuMo73iDRyuZXy2U/MupWG
oPEQdh4WMXvoF/AzMDCfAfiJ6YRvoIEuKXXkkq464VrT2SZMIKdaliQmyrQWNyJsZ8BGLlEhUZ7H
ekIQl0JGU3Jk+RPUx2nU0TrD63VHwyW6LDAXEE7oPOWAPBMuPwG8gGtOZ4NrI66AGSTNkZNGjz33
NgheuS0PMeuOzsPHmz6rUT7mTl1mBEaYFWufp/gcTD8zo5gvItiV4XQYdGo9Z9gYAp+tnPBFZfq5
DlxBx22FAqSWTDVLUVd/HiojOKDRuBo8gg/2PECXzzx8BPEP7H2Pcp6gy8/hkx44jP7dHOhOTFol
ccn6G1eRj8SzAgF5wUu+HWenjn2PyevPdHEHj2wM6dbbWR9lsR9eA7+XgBBQN5cLG4w9WvfHqNUR
PlrWtIeW8Gg1wd+wQwd6TF0pxkikzQewRi1J8PWYHCdZ10EdJ660MSWJ7SKRH4Mi0W0tFXWOFnAF
AnWOvXc7vLXjG0qiYt606tSdYYb1xFCiddPj1MMOOv/hwZc6xhfZu7v+t2vHie7GtWBtxdZIPKcs
Hvasr15BMqhkw+EPTNfi0eBVH5KIgI0f9Fwtm58Wzbm5KsJuT/j470dW+5CBgVxzCI4q+Cm65r9r
51V60FQmtkaJm6sAI7reIy4rcHHeRTH3LbJ9ZKODOFrnJjQ3IMQBIF+DdOXyozQ9SZJ11iyONomb
eAM+HIKUTYF7aXDr7TSh1lDjqxgM7A4sW5O3dn8+3iK8SvWIoPJWGuq5p5MRyVVxNVJv50w0mPOQ
9/CcQSBWsggZw0rtQm/DFsdilkMBJm95Gixo5Z41AKZl6X9A3ZLFtaIemXla5huy1aQ7H8JRR51t
ukw4v2TuXMfTm50y6ltSa0eO/Z/s/WnWsfbOu2yAk3+wm2ZmNM610aQoBD8ZyczWqlPyMFB6/qbD
SJgXx0vPD9AJr5HEFHnWLl8Sz+9GX+qUxhXU4d6lOhDzZN06NgtgE/py2RYHhwgAk9J5oJZs6WXK
3BOqXDWA9+Cme1zc1UvhNbALYV9RlHroGN+VJB65+binmNlVpsFE4cpTxzoNA2fStDk94wAsQI3U
48Gub2Uf6j4b5Y1f3tteAHWbeTDiikc8HRm0339rUWkNDC2YIJr/l1E+ut6Ji9ZVII3vF+ZdAKEg
i1bxgY+pcTQQJryu8iAk6EK72OR+0MJJH0iEKDpZAUAL2lbLA5MRwfXMvuE+YpvSQCGswZ4Znp+9
07jv/2iK61umHmggX2gzVXXhXtmZRzNkvxL5WQpkftBJzCLUQEebXVZwrXiPvEoVxILStF14Fbhp
JOj5svwCHDeFpXOmMhmJwjFn5t6WHA5S1ZetHwv2Q2RKuVXBALJiramUi3HlVFFOXggaijfj/Aey
eAY+6fjmas62V8DfJYlxGCn+gFnJx7WysyE3yUPVceFB2NykbfUu0GEzFepKp+003ILtk6OJwEod
eJuf7jewzwAJcEWvsQzzhsPyx1m6/6X6UTEsFTIH3PQEGi28oy9gKAz2lrJTCpo5RiUUB4F9ovYu
UvZ74GhHsXOePVnlYNw89PpTWvQCizqfmXmP+5LXnwtZE6Bb4+LJwnYoUBcD47D0wIlgJmXiGh9A
nuXO0mNJkSPVSVn8U2GBOf+7bJL5AhLxpYagAxAWR9n48nd+tDh/uBbCJ446orxDSHXBeEojuON0
ielrwkXOu5yiwi2LGflttizoXL2F+krYFHWJ51M93vlHTsVpp4thDPYEkIvf2owSCQ4BgGa7YI+j
MhTorSIfgnzyqLDP/dzZUrPly3sfuNOP0IArOYbf5KzCssvpOc96Nr/dP74CMNCGrr3Gp1cYCtry
8IkwQaZp77KiUm3Nq8ognjnRmzisxfglkujvJNXpm+N3vOcJ+PUPQVUIudFVzh0byMfndbxZL5f+
vDUgw28jRSfLGFVZTk2AGtwW+raffUlBA+I3Ner75ab+7bRDYnhI8aPBRocTqwgXhik7jowwj6fd
Z4rOzxvbou5UNAuubh3BlBMT7DhApMcI2kIdQ1kEjqesCmHJNiNs7d1SlSusgvmv/Y+JLpFEEhCq
MOtX8IFpD6cNzs1pQD4CmQg/7GgHwjlJBGSoZrB7pYK+TCYVbFcH2qV0FkYg4LInEaUWRpHQNNWx
HgfrhDlkVQVsvyjixmuSS0ETPW2eo0soUaFMI2+/SOyxk6EG1x8khYOYDq8B776lojnJWtVg5xVJ
oB2/g4uZuVqvaZR4Fo5VYrhDQ0gfGOd0/jougj8p4Q8GDMfhSwAkB7V7NCVOT5C1dP0GXeo7yPDZ
XK1O3UU1KSGGLYi5jMk2FMkDIYg3qwAi3bAiZFojneenkxBkszuOBvh8wrYsFfI+ILX2ABqFRgY2
l/0768UX9K0+TcuPzzgLEYMWEfzWgjCErt2CR8wMfI7rlauxxonSPMS07ZJro25hu9xylfqsAqNq
C1l878AmRCFdKLxQS+DwJw046cf4aRUdkOX67kYguhKv9DNwE/vgmuCfUP6aeMgJeg0473H9tMl0
8DdmN3ccoD4VC97EygjvqZ6M5f0AOdem4cmgDaf7+FmMs9H+bKpUEvx9/3Xgt+wNbD6SqFp0IGJV
hnKuOa0/N5JXbMnTnE0dUyEd3hor8ISErBexlHltzXRTOUQ9I1aACxGdyzW8NiRmUbO2STsBC7jf
olCJD0fhmV53Pf1lToMnTKeYMos2571XMH8MkvSoCypnhy5a5B7GuxemFxcgeHTitf4covlcC3lc
/vXDBrsUPB/3XGnG0Z1+/VMXPozHuh6REWe36KHbuvwjkIqx2Ih5y0iRAhqjAJQT38I59np24uDT
8d7tilr3Az9vUBGKEbo8PrTusfq0pOwxbsaK1rSIMBsILHBp6Y/bCSrwhYhC7WTParC9dSghLwG2
dOlUtd58wDi5A1hT1jaw93FsGKuIRsS4uD4c27T7/ZJPxbj26XtzLJidm/QA/ueRqK1mnjbBHxw8
pMSC0Sv0SAxY5rF2jezbvejhq8qPSEHxg3tJxxHpC7SHNWJWcBY01lyR3EEJCaCt3eInlgUWB7kE
IHP495GM1Nxddwp1egMe9pthRVcczvtk8MxX6is6/29wXVssW/tbDz01UUGmhShOFAPVHpuSVqYb
iBQ3QCN1m84LuBfIOYN8QJs8KHVk6hvn+OFGyyXG2ZbYX9C+s6PY58o30/tHWB+c3hMXnHOmZHxp
B6DWSY3nI1RkUIKip/+zuOym6/oKm97krVT+G4CpUEWyA2uLYTokN8aVXcsMzQoib82OB66oWxAn
jTdGJ/rQeK5rauiYZCqufCsQU0Tfk29/JwMYYKjFJoi3Ts7g0ZaNRTJovED41+gu36DME6b6K2xM
AkwmLAMBTxPbl+Sc310ijdZDiPKAQG4nvIElOJkLBV2bv5UrsKcYWnGSeHYyvNeoyrATEsvMLyQZ
LFmYJIahKoqvcspNGduHD5NP4XUk0H2z7G5Oh2rRsJqW5C05QSUPgIkTKowfNpvphnJ0eUXOkR/P
jLGF6Ie60ak8KlvZQOV7k8AadxbrRkiYqzhz0vSpdIpx691JW60BTZ40YTtrwPBhYcG+uIoHZm4/
XD6hAJS5OqylaKxGGj3dqlnrmvMqcOe3LrAKvGty01ae2w2dnVWhjKjHhPy4KOCy822a9Wz6eIKA
9eFdT/UPv3Tel2i0W5SqFXmnjlDJl2+fslXElYdjKwkwTgNrZFIDyzSx4arwyeKjMtN227LTCK7P
cEg50L1H7Vaqr8pin9QmL1gpbKeHr0Gjo4OCJgZweoxaLacpoPugNyhXnHPPQEJI/f9GpXNfKhNZ
MIAg/pPnVVvAYFqv2RRV99S+dsklMBikTPOrtXTmpiNgK0K83Z/Zt3elYXs5+ZbX0pG27rW7d4CJ
RuPJjwpeYyH7svImufg4MQJxolBrrUddeTOhpsmg3VUn1T2ZdOTgsRXX7CqTSNNI6oKaxA9mrZ3r
tteMkLEfpc8sHb51h66cls+sC2+8Tg7lW7IFA3meLI4AZffNN4o6cepyEy/V5spIK2MnFW5n6K5q
nLD0ebBG5NWT4qWPUHBFNxRvSQXpTS8yatlKMx+WSFtaQEocjy1czns7VYN+f713uTMaplIpe/dy
jpMf+qIkZJMKUI3CwkWc+/2baBB0F/g7LLkpXjMeYaLxchzRAvEzWqdG6tPSNOz00TWPDkKRD/vX
jGRCOWldIctqvLZixmXjl05BQxThUp4RvG+1bixzgqQQalGvdecTG1kBs8FBPARZLbUPk8B6gyBr
HiE4ryOR08N138UftQ5hHAHleJToTUuTntxtGnX0kPNHense06LnfSRYhr5e1pXrrmYVolxdYdhB
590sROiZp9qhNM7+BI7ufhGs+GwamAf9JEXNKnvZ+hAuKTQsXHdTYthQ2GRJbhKow4DlcBk/jTLJ
QxrIXj+2ejDZNea46U4i7tIWJ0yZzB8a5SWOx9/grA3hwmwaIeH8sr2SXw7GC5EF5SLXVz2t7a0f
QXkhbncvakSBMO1bM9g7vbA7WcE44tvgJ/a3FnGQJ3CtJn+eDIGiaLSwrRIb4CLsHCcD6QjW0Ex2
tMAkMzzGCEkqXce5gwqrR1VDJaAhMOGZV4Bc0eL4VcIYjzw+Wo2jwO/S+woKJluv0FmGBobaSkNE
ibHzcBZw4LnAY7y3IH2T7Cc0Yh7E9HlyOrO8WEcxqV/q0/gTXufE/LZrJlG8uhXgmXx3c8mQIBO5
NdCGZzkJ21YbWNNT8CtCI5RRMjHAkhI3o5AOyBdKGJTvg/ZR8EF0OI/TJNrJffMKC3ReX3ZWQSgl
XA5QqGZvfxM0IY5ajmhXJUON3WY9+LhFCynFOnZxpMnnA/E+fFUy79xIyiuPw88jtMq/0cc8dffF
QSE/Loru+zIjoKxpyCyX9K135AKG35ONYE7IYEj9ZCtswFY9OUcmTq0DR9Bfr0FwWF1IHnxZ9wON
3D1UMO9BrS3Nd1cSgaXrMJ0cQ6IT6vKc2RU/C4awgPWUukeHNhsxWHrZ7SYWneGlv9Eo3rZnxd6x
StsQZtEr2ybzI/bz3x2IS9kFEGcQhlsm9r8tyU5JEuM/w5LgKH89BmT48LWdJv30f5yaMEfdTxLh
HGgdLlh1lu+M5OTPynQH/I8LUme/P5B8zGxwbJvh4gSC2wjhO7BQaMtDYEKE823UX6CNv8+4nHO6
S4giYlWL9AKNBZXtUABon2oB2SLMjJku93wwx1OVboB/zN9g1KynhhLFr1NwCzZheOSIeouNKmjx
Q5w++5pCYAsi2b79c8+R2rxW7A234poXdA8mIbhU/Z6ntZ9qAnZ5Z6I3POznAPNK4qpMUcaAA83x
+tP+DzI/Sn0BL1V1K+n0xOOad6Q8KLBH0S+WU7VLr+SzZ1hYsXZaMCa2K+svcVEcqE5dYI7Tyaew
h/wKoodt2Nt71WWBpuR+91V78pJz0+40raXiY9hx8lJNTfEFozloj30k1aqKu9ML5BlRYE4fIbns
Sz5aWCEL15ZHpkXYye+wdQA3lE/k/0mh9ufDAX54xGmG2WbxEmjneTyvuekY3ybrUfxbKSCht/j6
J6RWd+n3JHOhZZ88eqPjGIUGVE6vY+G7nSMeTiXCnaW2ue9jFODohPZr2/Tq6zWPYBPXFVheLaIv
7Yw8AkEMNY0i5rN3ZtvowcT3hF4czLmfCVh8953d52LnoecXRToY1AJozCxDEbb8AF+g/9Thce/X
oSYZFKixueq+AfAqNx99lD2eizm4HLmfTEixO588A52PHD2pjKauqQMFXRvFi8bFg6XYhXg8KmYZ
ckOdLuePB9hxGa00tkrbFWPyfXeOzgk/PqtK8hwBFhAgokjNcKoiwbcZrHUvUnJAsGhjEbdpgHpY
ZkZpPw44gzfJad+HwNNaDV7eLk+yOSSdUxifbC5BX1T+rMAJWAwrwO8YiLwjP1oIxtwV29FukV8k
jup4oEyVPUl+ZFT0CP/gLmz98/PJOOQ0fqrf4IH8aqTGnnfM1kVJ2XY4G7aJBcYwpspm6WKSVXUp
mPG4c9YpW9Z7+u0aCtWv3O5tZMqjmiJshGQhZvGwDqoTCCGiE4TBVMVK2EbnPrsZXS4RKk6k+gDz
Idur8k0fiH8LKyNoQgvOLpXaYPPgGo6WJEBYz9Uw9h2iOFiw4UNFXU4ywaTk0tU7v09v5/pm7RlT
DuCUSmo34b5ot16XeKize7wdXg0UYBrqvQxKu0qOK/eDFHOsYm0AMqMb5Rhau/cOvqSrOFuZiqym
ledM0K+REv89CAC514gtui8DbbG4UkMObS93WK5GrUwT8IjaTALYcHuoslVR6H9taGmD4tL0g1zU
CvxfOoeXcNhRkQOH5CmdD6QG55ByVRaCyEMEEveQ6wu8qAHzCyF+lfwT5U/wqqCG62f0pUH6iM8P
b2fb+UByukGdN4G5mOLe5qVOxYyxJvIA4z85rJiSYuoZmByM6C/fxBL9CzMfJCYOXwHz3XrXQpR+
DFO+Zy65YZjt5QcQn8s/3p/QaSbLGYXj1SIu7NIS6SojA8HvIpe6BuiXtx58TNkYCX977bPj37wW
7aphnEzNpoFXJjiYhCF2hAqV6AUDr3BsW1mfAs1wf/qeIlqq8y8/Xm6FjMVlYzI/JoF6IrFACu35
zaqO2Iq+H5F71UHJQa8uVCL5UVdq6/JgfT22m7yg7nzO9k+S1RCgWP4JWtMkoITsMkDXX3JjuEgk
0fV9R5TqMjWGNC/2UZecsSPW5gQISDOlUO3AP6/tRkG3dzKpqHqlMZctv69NyeVkQcuUasS49x2R
Dlub+EqIb+pYmuua0ieS8syJP7Qn85lg/Ly3Pg9tlITleJAfWZuVktBIn/sYtmPWeNnDe1uFdfEJ
eSTMxBUnwSEwAsCOKarNG4/M4+SKOc3qaXSFpP2i+1uXqUjG6JeuFI+ShMzv5KPkttQ6nPD2C6aI
x2IQCnMR7Ix/9aV4ZGl1CdR+0CTuwWLmXssV0bsAnTosGzcsTi7pIKEwCCJDR5KZxM7j9jBkVEc4
N0mYCJvGWDXm58pfjXJLSgXMTVDuHhXlyEqWi3vMvXHrdPOFLvYfHLc9wNRAvGW5VB7HlPHCsgdV
bKYODkEG/PL9WeGP1bQHJYDv+QFJj073JMOESInWLsCUyfCbY1LhwS5QfFzXxIklwvDGbetT8cfB
RvIqJL+foUiLknJymVnpn2wl7w7XkWjP1Jd080774v1hL6mP7a9QkqWhYAcB/UDlSx5/DqJdzk/a
FpleJzgjvjOxF9Ik1dRirX4ivy57fW6k71JNYizRYbS4pjjczffpnIwTN56Xy9ixs/GVbpqhzK35
C8djXNd3560oDv/YjFsiqV2EyOQUihGZnhcuq3Loz/o8JmWfoD0vK4EfOER42kStazNOxk1ns2aZ
JG8QAZKur4ezGosBRrP9eBIykz7ZQBQM98vPSXrvuEewJhTR2/YKiWScbYlTbhG3unhPB1tru3E5
7vFQdOSPSXPQ4NKcx0H/eEd4y5FrL2ikShpZAR1sOtrCtIy6baxdRlg8fiSThaujokIPpBQUz0yL
0eIWpPoXeKME27kv7y1ZWzDVUGa9UjNVbyduEbANdGdZ3dBdbPzQrTCVFYpSL68QzVE/tyFiIPFB
YbsDLfzZnz3up+TyCUIUkwxVDyRV7ztpWkwNhTti+vlAEvZ1oN9qfoUiorg29GyAmum6VoxXlMTH
B/tI/3pBakLXcy0JbAfoecXBesq8QlWJI5AsAWMj+mkkZVSvfcj3aJYSupfQS9l2EhaerlE1MNSq
t2hqKAIA4xaFjEFuvFP7Vv1zkNK1zicQGp+YXO3V/iO+bgzCtnjkOAJ4RA179k97WEIhTwvbX/Pv
0nrK0Jyhb5sPYDyMYHGaVtLjc51eVXUdp4Wn47cbqwVW6hLQvPDSNPz7UM7YzeOwIbJtG7dCHlO1
6DFqc1cbTrkv1AiTzk0Fwu2QoIHFLtqLIKtZcetKsEo7j+FCxJE7SH5iNYDCVr7GoGbUct6+NLYl
ZLycfUEOMwhmWn7ucD7gnjAya82M/ULdsaE2XQzHwjXDlVjThMclMIukReEsdhWg509YHGuccbei
a+0Y/p7GPaGjNavAG//jqSETI8vr+a54aUI7avP2fFUjt29VLdi1qLMbbvfZ+CeVr3bWT/+9cXXe
jy01IJt7vVgMbS7ScJSr+ocLXWcmnOmik9zFnScw0r272Kymfp5P0yyqThR/QomhG9AB7ffnLL65
WiGtYUWY/YIiP+zIfGHlPJQRfku3k1jOr+IOEz7wxgPuyTZfABwRm6n8LF5RzfQCDyTqUG9d6nSy
h1Yu6eN5wz4+byA1FFJpyKboVNowQyhWuWk7tPVfeAaWDFekd++WM8a6jFPMzX0ir1WOw/9vkhRc
7tS//41Zkr9A4dE1/D+/rv7s2/KzI1QUcWE1tOji27c3AoGOwqPfFXgDCIn+9AX/KTrR+S4KrHvd
nPsipU3DwStRXW7Yn6TuSleIsNFSts0KYIaeC9IkBbLZDRPQrjBXiE5pWUFAn/SvLRm3GKmmkWfU
arG6TyHa7TeJfebfGIRnfdU75kvY8zB1fvfLlZK/8Tvdbur79Hs5OaoduGYy1O+OuzfFMWK8tOzI
PKLGb1paS5WWNRgm0DE3iWcW+wUwnV9i3vZtVNDI8LSoWVN4dUGGPU44zt/ltCSch9gyicX4944a
9lu1HJM7xhh4Gq9PsLwUmdFXAVqmaXneHaXIDb+ovRG8DxMuEnA6I9G4Zhwo8wxBasw9EYV9iux6
cik05k/m2cGCDDCvdf46n2Fs2WH3j9lcXjLCQQw5wiS4v89pNgnXRU9hcHWPqcyWbIVEm/U5wBKG
vaLmjHHdQ5kalKTfSLRaA4bbLdr4TSsx928ZulaQq/JndWVzl5+y58d+1QHhPef0jC/RtjS8p/bB
KI1Xp54QKVzHmRPL+wpf37+gs71GbGfZ7Ei2hoHW9N1kAsbv07QP53o37rKAB9ozma0l1xsmMw1l
vAkpGjg+oEIDr99CTTBFononWYmGAty/Q8EPYNri8yG+H9T8m6SZV6IQFZKGEdrQvionZdbF9LT0
bE1alvR+pSkj3bu/RU4SFDlPAorBLTN381he+7ZLnMVEOFxuyhAWVM+qhgqGanBOsaCjx5cr0k1Q
s81rHk229Pf+xATIv6vOEFushoSi0xarlzTYxmJIG1FCKEELnP7d/eR3KB5vBc+z+rfJfUPuHEDQ
NsnoL7Ual3hYBT/LlGrcmO5NWeNqt3khShA8ETblUn9kLBzagRfVG6NnAkWt/a8+lqs+yeig2vNV
iiqbbIp5+1VJOIii4h/e1xO4jPnALUyNsVKIcNaBT5oid42LUFr2wKUBNmaQ+vrmjOka1tzKvaKN
tEBd68RxIFCB+zRbSIKk1oWkX9499+LXAAEsYLIOS73cOjIxLHIFGdL+Sjwp7Gyih2I0qyJhnSwt
H+dbBcduvKpa5PHHVoAyAIKR18fNfuUVrJvSmdUnChFCXyZ4c7KJ33tWGbjvy9U+IrWDDEUCFIUl
jWG1ibA5HoIqr3HHkW6Hi8AWepkcMslGCkVzz0r/8fTGJ7WcgAIVAvzZdmEyj/BeX3ZUTCobqbSP
N7feyGUtkY0IiT0USpVj+alk08wCivvtmD7RusrRpyI3EeJ/TYlCWIDjz8LLNMnyOXmNNJnehYj3
h/pS4zyxi+/ka9ToFy8hgeaIUrMcQOKzN0kdf+5DZ2SdWSliTokKre2ruGdawvHNec9SHeiYoyH7
eZdqaMJzLqei2jnvIPH17fx3qim4HItDABn4d2DPwXnO0nLfmwUqQzbfIYiAT/6Rn+02iS3zZMlw
sw74XdbZb0NIwgwpB4mfnfhVLQpm+AWoxKS+/TwXa+Z83i18qxurZchDXnUqJq0TD9u9iXUoXtmD
nTxzqm4TN8zCSNnvibMNJtRwzvgPdtvd1QtSmfRgy1pBILKO+lGsNviw4LeInd1qMe3vAS0up8pB
HOAPX0HyItt2+LhOCotJdUEcAM0TMT5u2hKGnU0roZDLYRDVPXpRPFrnceS7U+LpWdC+dU51OYRE
aq7DEyg4GIh/Lmw6oluM7hvHMiBn+O+A/13Qg6klso5rIdf5unF68xiU9FBwqlZRl5+Aqx+hyQVu
h9Kdcwa2XlN/3podqI1oLt8duA0E6VTYAJUejgzRI8pw1++JjLrmd4Hz+OEAqCAUCXKkD80ETZwG
SYt7dpS5daN8JHB7Rh5+QyTnwJ0bjrWEJIV48/Pf2Vw68IkiCz6aVd+H8JRDeTJVDPQ6yQCyLPF9
m1Y9ZS3epCrqHaF3v5QYcXrX3Q2IsuYZG6XhYhnjxxyb5E0ZT8Sa2gHzY7EIqmS+hc8nI6gfie9t
PzsGHkQ5Ox5OXDKv/s2XgjOXun5/SUeQJ4MyKoYzIA7VkRTWTgUG29SuHlRXYM9HPxwmSAQS52p7
L3QCY5pUa+ZrN18zqoaDxJm9NaUCeZSWdn8ddzXqFRcDK+eVHQuFAtUkJCwkG1n41bLLBGADWDXT
9Xm5vEId/wcGAk6uC0dzgFk78btyBoEd7S34ZMWX9S8nkAHus+8FsJZClZBLClaek+vEjfxrjNeX
36M8okpgXkjxcAmGtXE5eZWv5aSiRkJrYgHGZQUBs0AJjah9PJk6cIbaRkKeKHCgvpPmKfP71DrD
/WhNjSfcbIJLOnqniliHGd0OdSzYhTmug3Ywt/NVKYblhDYK0/ed9/DL6E91MJeeuM7/IiSlFVEU
FYhSZAvA4mWHxXRAudXq+sEYLjO65cAXLGrXriPqeuo387sZw2bD9reGizSeBrCz3RIn0k/AMYT5
4GDTBcfgcGGXcwQAtC1MSHo026rx9zK5fSeRhaJFPRYfK3O5Ka50cji80bpfA5HsQac0HyaAJ7jd
jzKTeL8kPi1HfZPMkd5f1P7dLMprp87jvA+WkvZv3WY8UIJe1QOSR/9IKMqAYiIBS09cvSVDedC5
bW7rO7QrC4TWE2f4J13+KsB1nQ6dhM1rik6Jggfaq8McTBQhF9lIxo7UBk1m9clBHKtnvmL+JVND
SWypq3KlXnj0h+xOzW8P39yaoUQ1y+ZTtzNVVrKQa2m9c+1OMnOmJCulgPHxEaqk6hdr50a/5/OC
uBM4lisKHmCD+MeoDO20b2H0rNpyay9umgBjZworz3ik0i1/RBGiVu1jlttSxHZlctqReRD1Go9b
Otp9Z3tTR48gmgQUg086a1y3U1HKNp1t9/5/E+S3OJdg9f07QQXyVAw6s51Tx3KbIlGb4ywJlqEM
/PnVmMfZy18j/PB8KHyD7zxBUexJba+Eg8GRfWWgAMZuPjVaCWVVi86FvJJ5ERrYnznxaq9X5mBf
W4Y3BI0PzNPV/9iGO/F3BcwAkmaxyb2L3gENviKH4959hXQTnem3Ez8eEkPTH1ke1AD+OFfmCAvy
vZyb64HlZ2FOSOQRRrB4xOlZgp0xW8ne3rlJiclcde5kFBTQbxK4H3dqldfeN/rIilD6ad5TsUoH
RI4iZCrEqnA3nfobiAsR5xbpuJ+tPKGmumztRB3ODnKZGTHA0ToKv8tbNcq84W2dU2RuMeTPH9ZF
Llk0RTj0U7QH6vzAmX9zFweFkXxPFJcp9FgGi5X634ldSDhSyYDwMQ2Vo1dL3/WlMS7Uk5sPFjz9
JPJelfwPjMs53wL8UAlGhLfVO5QUomvsPJMvKbmiSWXkEfbnN8bndZInd58OupqdeMq4H74S/T8L
Z46YyIvDWriQp6xTQnMsEPb3E4jpX9Pk17OU30kcTjCY0i4F/Lxy/DwRJRnpaMUCkni55wb+KYNa
uXRLxVJIQLQ2aGrc65zazuHJtS9ycPPN3esa3wgvnewCgoFbujHs4e7l8mFNAneAvE0k96VV7ln/
ED+BiZpVREQ5RasHvNdkw4J1KBOmLoDf7HJEn5UGU73UYQoD2xR/HYHe6OC3xFdOzt9RTuWl8xnP
DI5lIB/GuY1FPUNMTgRm8Vn3/S2TYyU+J95SI23TzDp3VZ0Atx67+KBdKslEHmNBe7ls0CyZvCWH
rY3zNejoHzEVRdd98CfVHMgNuX8lcVgY3n9ABBarPXRCW94/jsKosDTFG2z7kvMIgP4roUDYPkOV
ZLGERyrtKqV36kaT18QTG01M0yUZT4gdJv0aqdZQfyrvPzMTduR6uDq6AqL0SbcRlLxBJd/qLnZL
XadpdjWbGeFfdbHHXehJGJcO7NB3bPfpfVlVAAU0A+jEwObcJN42XEays6PJXiPzlaiymjScDHTL
3cUTC8DOVlYTmsH8E8e97xR1idQzbJfZm37XC0QbEnjsRezRsysghBAFJBnKBGL1JAz+dn+idtL4
9SElz0clzoZ01LDbfaK84mtd1Dv+7jjwwN1O6C/0pE93fr+jGiKWYqre2RQR7zGTUcsD5WJh7W6Y
ltBc4VLB03Sb3jxROIkOgl0jFc8tU3vV1DedBE5eUEYNUoj3FE2lWCezPh6TLGpFW0AZL2c2XyR0
Jq+392fL2bLXInNTK6tLt5lJBBOsxZ8mcHRZuaxj39Dscsoi3zdki7TyKmuWgvU2gcBf9ZhD6ZFT
kRbtXndaoG00bNcmy5EETYlc5Gy7konGos1dR+etHPLZovwSbizfcFI0cLNUpePWEXb5vQeqYH3h
As6tcl3ifrJQMHPvbo/plfu2EjGPIr+j5NezpFahnI+AmyZ5C7HVe6zBNQaPMpLrDQB9wfRuD1gB
UPdAJKzMjinpMSO778gTPh4FUIDMvf1huoM96axvN6iLeIfs4HxpWgszJJe5ycqSxl62+QIqe+rv
9KcVEOcYsTWzmIQXdgsyOZ0Dc8RvhGvHkAH+s9i25Ix4ArAB/ksT4R/P//pFLdGEwDtm5hr/vvn1
YKvbYP0kqJTd0oMpo228dY0GRQU2q0Z/unCli6dzuVSittBJm8W+RUXWo0rR3vcorJNB8aqnVc33
ABYZTjX2Wuvd5R0tLEvQ4yAN2Aw1kX8t3Ee3iG8MZQlVgUnh0rFJVfIIW8dfgmRjnlJpOuVuRBL5
cITe2YfSmFSpF/xCkBmp9z9Y6l+xWLBlLkaFSATZOA==
`protect end_protected
|
------------------------------------------------------------------------------
-- @license MIT
-- @brief Huffman coding example.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity huffman_coding is
port(
i_sw : in std_logic_vector(7 downto 0);
o_leds : out std_logic_vector(7 downto 0);
on_7_segm_led_disp_a : out std_logic;
on_7_segm_led_disp_b : out std_logic;
on_7_segm_led_disp_c : out std_logic;
on_7_segm_led_disp_d : out std_logic;
on_7_segm_led_disp_e : out std_logic;
on_7_segm_led_disp_f : out std_logic;
on_7_segm_led_disp_g : out std_logic
);
end entity huffman_coding;
architecture arch_huffman_coding_v1 of huffman_coding is
begin
on_7_segm_led_disp_a <= i_sw(0);
on_7_segm_led_disp_b <= i_sw(1);
on_7_segm_led_disp_c <= i_sw(2);
on_7_segm_led_disp_d <= i_sw(3);
on_7_segm_led_disp_e <= i_sw(4);
on_7_segm_led_disp_f <= i_sw(5);
on_7_segm_led_disp_g <= i_sw(6);
o_leds <= i_sw;
end architecture arch_huffman_coding_v1;
|
--
-- -----------------------------------------------------------------------------
-- Abstract : constants package for the non-levelling AFI PHY sequencer
-- The constant package (alt_mem_phy_constants_pkg) contains global
-- 'constants' which are fixed thoughout the sequencer and will not
-- change (for constants which may change between sequencer
-- instances generics are used)
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--
package ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg is
-- -------------------------------
-- Register number definitions
-- -------------------------------
constant c_max_mode_reg_index : natural := 13; -- number of MR bits..
-- Top bit of vector (i.e. width -1) used for address decoding :
constant c_debug_reg_addr_top : natural := 3;
constant c_mmi_access_codeword : std_logic_vector(31 downto 0) := X"00D0_0DEB"; -- to check for legal Avalon interface accesses
-- Register addresses.
constant c_regofst_cal_status : natural := 0;
constant c_regofst_debug_access : natural := 1;
constant c_regofst_hl_css : natural := 2;
constant c_regofst_mr_register_a : natural := 5;
constant c_regofst_mr_register_b : natural := 6;
constant c_regofst_codvw_status : natural := 12;
constant c_regofst_if_param : natural := 13;
constant c_regofst_if_test : natural := 14; -- pll_phs_shft, ac_1t, extra stuff
constant c_regofst_test_status : natural := 15;
constant c_hl_css_reg_cal_dis_bit : natural := 0;
constant c_hl_css_reg_phy_initialise_dis_bit : natural := 1;
constant c_hl_css_reg_init_dram_dis_bit : natural := 2;
constant c_hl_css_reg_write_ihi_dis_bit : natural := 3;
constant c_hl_css_reg_write_btp_dis_bit : natural := 4;
constant c_hl_css_reg_write_mtp_dis_bit : natural := 5;
constant c_hl_css_reg_read_mtp_dis_bit : natural := 6;
constant c_hl_css_reg_rrp_reset_dis_bit : natural := 7;
constant c_hl_css_reg_rrp_sweep_dis_bit : natural := 8;
constant c_hl_css_reg_rrp_seek_dis_bit : natural := 9;
constant c_hl_css_reg_rdv_dis_bit : natural := 10;
constant c_hl_css_reg_poa_dis_bit : natural := 11;
constant c_hl_css_reg_was_dis_bit : natural := 12;
constant c_hl_css_reg_adv_rd_lat_dis_bit : natural := 13;
constant c_hl_css_reg_adv_wr_lat_dis_bit : natural := 14;
constant c_hl_css_reg_prep_customer_mr_setup_dis_bit : natural := 15;
constant c_hl_css_reg_tracking_dis_bit : natural := 16;
constant c_hl_ccs_num_stages : natural := 17;
-- -----------------------------------------------------
-- Constants for DRAM addresses used during calibration:
-- -----------------------------------------------------
-- the mtp training pattern is x30F5
-- 1. write 0011 0000 and 1100 0000 such that one location will contains 0011 0000
-- 2. write in 1111 0101
-- also require locations containing all ones and all zeros
-- default choice of calibration burst length (overriden to 8 for reads for DDR3 devices)
constant c_cal_burst_len : natural := 4;
constant c_cal_ofs_step_size : natural := 8;
constant c_cal_ofs_zeros : natural := 0 * c_cal_ofs_step_size;
constant c_cal_ofs_ones : natural := 1 * c_cal_ofs_step_size;
constant c_cal_ofs_x30_almt_0 : natural := 2 * c_cal_ofs_step_size;
constant c_cal_ofs_x30_almt_1 : natural := 3 * c_cal_ofs_step_size;
constant c_cal_ofs_xF5 : natural := 5 * c_cal_ofs_step_size;
constant c_cal_ofs_wd_lat : natural := 6 * c_cal_ofs_step_size;
constant c_cal_data_len : natural := c_cal_ofs_wd_lat + c_cal_ofs_step_size;
constant c_cal_ofs_mtp : natural := 6*c_cal_ofs_step_size;
constant c_cal_ofs_mtp_len : natural := 4*4;
constant c_cal_ofs_01_pairs : natural := 2 * c_cal_burst_len;
constant c_cal_ofs_10_pairs : natural := 3 * c_cal_burst_len;
constant c_cal_ofs_1100_step : natural := 4 * c_cal_burst_len;
constant c_cal_ofs_0011_step : natural := 5 * c_cal_burst_len;
-- -----------------------------------------------------
-- Reset values. - These are chosen as default values for one PHY variation
-- with DDR2 memory and CAS latency 6, however in each calibration
-- mode these values will be set for a given PHY configuration.
-- -----------------------------------------------------
constant c_default_rd_lat : natural := 20;
constant c_default_wr_lat : natural := 5;
-- -----------------------------------------------------
-- Errorcodes
-- -----------------------------------------------------
-- implemented
constant C_SUCCESS : natural := 0;
constant C_ERR_RESYNC_NO_VALID_PHASES : natural := 5; -- No valid data-valid windows found
constant C_ERR_RESYNC_MULTIPLE_EQUAL_WINDOWS : natural := 6; -- Multiple equally-sized data valid windows
constant C_ERR_RESYNC_NO_INVALID_PHASES : natural := 7; -- No invalid data-valid windows found. Training patterns are designed so that there should always be at least one invalid phase.
constant C_ERR_CRITICAL : natural := 15; -- A condition that can't happen just happened.
constant C_ERR_READ_MTP_NO_VALID_ALMT : natural := 23;
constant C_ERR_READ_MTP_BOTH_ALMT_PASS : natural := 24;
constant C_ERR_WD_LAT_DISAGREEMENT : natural := 22; -- MEM_IF_DWIDTH/MEM_IF_DQ_PER_DQS copies of write-latency are written to memory. If all of these are not the same this error is generated.
constant C_ERR_MAX_RD_LAT_EXCEEDED : natural := 25;
constant C_ERR_MAX_TRK_SHFT_EXCEEDED : natural := 26;
-- not implemented yet
constant c_err_ac_lat_some_beats_are_different : natural := 1; -- implies DQ_1T setup failure or earlier.
constant c_err_could_not_find_read_lat : natural := 2; -- dodgy RDP setup
constant c_err_could_not_find_write_lat : natural := 3; -- dodgy WDP setup
constant c_err_clock_cycle_iteration_timeout : natural := 8; -- depends on srate calling error -- GENERIC
constant c_err_clock_cycle_it_timeout_rdp : natural := 9;
constant c_err_clock_cycle_it_timeout_rdv : natural := 10;
constant c_err_clock_cycle_it_timeout_poa : natural := 11;
constant c_err_pll_ack_timeout : natural := 13;
constant c_err_WindowProc_multiple_rsc_windows : natural := 16;
constant c_err_WindowProc_window_det_no_ones : natural := 17;
constant c_err_WindowProc_window_det_no_zeros : natural := 18;
constant c_err_WindowProc_undefined : natural := 19; -- catch all
constant c_err_tracked_mmc_offset_overflow : natural := 20;
constant c_err_no_mimic_feedback : natural := 21;
constant c_err_ctrl_ack_timeout : natural := 32;
constant c_err_ctrl_done_timeout : natural := 33;
-- -----------------------------------------------------
-- PLL phase locations per device family
-- (unused but a limited set is maintained here for reference)
-- -----------------------------------------------------
constant c_pll_resync_phs_select_ciii : natural := 5;
constant c_pll_mimic_phs_select_ciii : natural := 4;
constant c_pll_resync_phs_select_siii : natural := 5;
constant c_pll_mimic_phs_select_siii : natural := 7;
-- -----------------------------------------------------
-- Maximum sizing constraints
-- -----------------------------------------------------
constant C_MAX_NUM_PLL_RSC_PHASES : natural := 32;
-- -----------------------------------------------------
-- IO control Params
-- -----------------------------------------------------
constant c_set_oct_to_rs : std_logic := '0';
constant c_set_oct_to_rt : std_logic := '1';
constant c_set_odt_rt : std_logic := '1';
constant c_set_odt_off : std_logic := '0';
--
end ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg;
--
-- -----------------------------------------------------------------------------
-- Abstract : record package for the non-levelling AFI sequencer
-- The record package (alt_mem_phy_record_pkg) is used to combine
-- command and status signals (into records) to be passed between
-- sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--
package ddr3_s4_amphy_phy_alt_mem_phy_record_pkg is
-- set some maximum constraints to bound natural numbers below
constant c_max_num_dqs_groups : natural := 24;
constant c_max_num_pins : natural := 8;
constant c_max_ranks : natural := 16;
constant c_max_pll_steps : natural := 80;
-- a prefix for all report signals to identify phy and sequencer block
--
constant record_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_record_pkg : ";
type t_family is (
cyclone3,
stratix2,
stratix3
);
-- -----------------------------------------------------------------------
-- the following are required for the non-levelling AFI PHY sequencer block interfaces
-- -----------------------------------------------------------------------
-- admin mode register settings (from mmi block)
type t_admin_ctrl is record
mr0 : std_logic_vector(12 downto 0);
mr1 : std_logic_vector(12 downto 0);
mr2 : std_logic_vector(12 downto 0);
mr3 : std_logic_vector(12 downto 0);
end record;
function defaults return t_admin_ctrl;
-- current admin status
type t_admin_stat is record
mr0 : std_logic_vector(12 downto 0);
mr1 : std_logic_vector(12 downto 0);
mr2 : std_logic_vector(12 downto 0);
mr3 : std_logic_vector(12 downto 0);
init_done : std_logic;
end record;
function defaults return t_admin_stat;
-- mmi to iram ctrl signals
type t_iram_ctrl is record
addr : natural range 0 to 1023;
wdata : std_logic_vector(31 downto 0);
write : std_logic;
read : std_logic;
end record;
function defaults return t_iram_ctrl;
-- broadcast iram status to mmi and dgrb
type t_iram_stat is record
rdata : std_logic_vector(31 downto 0);
done : std_logic;
err : std_logic;
err_code : std_logic_vector(3 downto 0);
init_done : std_logic;
out_of_mem : std_logic;
contested_access : std_logic;
end record;
function defaults return t_iram_stat;
-- codvw status signals from dgrb to mmi block
type t_dgrb_mmi is record
cal_codvw_phase : std_logic_vector(7 downto 0);
cal_codvw_size : std_logic_vector(7 downto 0);
codvw_trk_shift : std_logic_vector(11 downto 0);
codvw_grt_one_dvw : std_logic;
end record;
function defaults return t_dgrb_mmi;
-- signal to id which block is active
type t_ctrl_active_block is (
idle,
admin,
dgwb,
dgrb,
proc, -- unused in non-levelling AFI sequencer
setup, -- unused in non-levelling AFI sequencer
iram
);
function ret_proc return t_ctrl_active_block;
function ret_dgrb return t_ctrl_active_block;
-- control record for dgwb, dgrb, iram and admin blocks:
-- the possible commands
type t_ctrl_cmd_id is (
cmd_idle,
-- initialisation stages
cmd_phy_initialise,
cmd_init_dram,
cmd_prog_cal_mr,
cmd_write_ihi,
-- calibration stages
cmd_write_btp,
cmd_write_mtp,
cmd_read_mtp,
cmd_rrp_reset,
cmd_rrp_sweep,
cmd_rrp_seek,
cmd_rdv,
cmd_poa,
cmd_was,
-- advertise controller settings and re-configure for customer operation mode.
cmd_prep_adv_rd_lat,
cmd_prep_adv_wr_lat,
cmd_prep_customer_mr_setup,
cmd_tr_due
);
-- which block should execute each command
function curr_active_block (
ctrl_cmd_id : t_ctrl_cmd_id
) return t_ctrl_active_block;
-- specify command operands as a record
type t_command_op is record
current_cs : natural range 0 to c_max_ranks-1; -- which chip select is being calibrated
single_bit : std_logic; -- current operation should be single bit
mtp_almt : natural range 0 to 1; -- signals mtp alignment to be used for operation
end record;
function defaults return t_command_op;
-- command request record (sent to each block)
type t_ctrl_command is record
command : t_ctrl_cmd_id;
command_op : t_command_op;
command_req : std_logic;
end record;
function defaults return t_ctrl_command;
-- a generic status record for each block
type t_ctrl_stat is record
command_ack : std_logic;
command_done : std_logic;
command_result : std_logic_vector(7 downto 0 );
command_err : std_logic;
end record;
function defaults return t_ctrl_stat;
-- push interface for dgwb / dgrb blocks (only the dgrb uses this interface at present)
type t_iram_push is record
iram_done : std_logic;
iram_write : std_logic;
iram_wordnum : natural range 0 to 511; -- acts as an offset to current location (max = 80 pll steps *2 sweeps and 80 pins)
iram_bitnum : natural range 0 to 31; -- for bitwise packing modes
iram_pushdata : std_logic_vector(31 downto 0); -- only bit zero used for bitwise packing_mode
end record;
function defaults return t_iram_push;
-- control block "master" state machine
type t_master_sm_state is
(
s_reset,
s_phy_initialise, -- wait for dll lock and init done flag from iram
s_init_dram, -- dram initialisation - reset sequence
s_prog_cal_mr, -- dram initialisation - programming mode registers (once per chip select)
s_write_ihi, -- write header information in iRAM
s_cal, -- check if calibration to be executed
s_write_btp, -- write burst training pattern
s_write_mtp, -- write more training pattern
s_read_mtp, -- read training patterns to find correct alignment for 1100 burst
-- (this is a special case of s_rrp_seek with no resych phase setting)
s_rrp_reset, -- read resync phase setup - reset initial conditions
s_rrp_sweep, -- read resync phase setup - sweep phases per chip select
s_rrp_seek, -- read resync phase setup - seek correct phase
s_rdv, -- read data valid setup
s_was, -- write datapath setup (ac to write data timing)
s_adv_rd_lat, -- advertise read latency
s_adv_wr_lat, -- advertise write latency
s_poa, -- calibrate the postamble (dqs based capture only)
s_tracking_setup, -- perform tracking (1st pass to setup mimic window)
s_prep_customer_mr_setup, -- apply user mode register settings (in admin block)
s_tracking, -- perform tracking (subsequent passes in user mode)
s_operational, -- calibration successful and in user mode
s_non_operational -- calibration unsuccessful and in user mode
);
-- record (set in mmi block) to disable calibration states
type t_hl_css_reg is record
phy_initialise_dis : std_logic;
init_dram_dis : std_logic;
write_ihi_dis : std_logic;
cal_dis : std_logic;
write_btp_dis : std_logic;
write_mtp_dis : std_logic;
read_mtp_dis : std_logic;
rrp_reset_dis : std_logic;
rrp_sweep_dis : std_logic;
rrp_seek_dis : std_logic;
rdv_dis : std_logic;
poa_dis : std_logic;
was_dis : std_logic;
adv_rd_lat_dis : std_logic;
adv_wr_lat_dis : std_logic;
prep_customer_mr_setup_dis : std_logic;
tracking_dis : std_logic;
end record;
function defaults return t_hl_css_reg;
-- record (set in ctrl block) to identify when a command has been acknowledged
type t_cal_stage_ack_seen is record
cal : std_logic;
phy_initialise : std_logic;
init_dram : std_logic;
write_ihi : std_logic;
write_btp : std_logic;
write_mtp : std_logic;
read_mtp : std_logic;
rrp_reset : std_logic;
rrp_sweep : std_logic;
rrp_seek : std_logic;
rdv : std_logic;
poa : std_logic;
was : std_logic;
adv_rd_lat : std_logic;
adv_wr_lat : std_logic;
prep_customer_mr_setup : std_logic;
tracking_setup : std_logic;
end record;
function defaults return t_cal_stage_ack_seen;
-- ctrl to mmi block interface (calibration status)
type t_ctrl_mmi is record
master_state_r : t_master_sm_state;
ctrl_calibration_success : std_logic;
ctrl_calibration_fail : std_logic;
ctrl_current_stage_done : std_logic;
ctrl_current_stage : t_ctrl_cmd_id;
ctrl_current_active_block : t_ctrl_active_block;
ctrl_cal_stage_ack_seen : t_cal_stage_ack_seen;
ctrl_err_code : std_logic_vector(7 downto 0);
end record;
function defaults return t_ctrl_mmi;
-- mmi to ctrl block interface (calibration control signals)
type t_mmi_ctrl is record
hl_css : t_hl_css_reg;
calibration_start : std_logic;
tracking_period_ms : natural range 0 to 255;
tracking_orvd_to_10ms : std_logic;
end record;
function defaults return t_mmi_ctrl;
-- algorithm parameterisation (generated in mmi block)
type t_algm_paramaterisation is record
num_phases_per_tck_pll : natural range 1 to c_max_pll_steps;
nominal_dqs_delay : natural range 0 to 4;
pll_360_sweeps : natural range 0 to 15;
nominal_poa_phase_lead : natural range 0 to 7;
maximum_poa_delay : natural range 0 to 15;
odt_enabled : boolean;
extend_octrt_by : natural range 0 to 15;
delay_octrt_by : natural range 0 to 15;
tracking_period_ms : natural range 0 to 255;
end record;
-- interface between mmi and pll to control phase shifting
type t_mmi_pll_reconfig is record
pll_phs_shft_phase_sel : natural range 0 to 15;
pll_phs_shft_up_wc : std_logic;
pll_phs_shft_dn_wc : std_logic;
end record;
type t_pll_mmi is record
pll_busy : std_logic;
err : std_logic_vector(1 downto 0);
end record;
-- specify the iram configuration this is default
-- currently always dq_bitwise packing and a write mode of overwrite_ram
type t_iram_packing_mode is (
dq_bitwise,
dq_wordwise
);
type t_iram_write_mode is (
overwrite_ram,
or_into_ram,
and_into_ram
);
type t_ctrl_iram is record
packing_mode : t_iram_packing_mode;
write_mode : t_iram_write_mode;
active_block : t_ctrl_active_block;
end record;
function defaults return t_ctrl_iram;
-- -----------------------------------------------------------------------
-- the following are required for compliance to levelling AFI PHY interface but
-- are non-functional for non-levelling AFI PHY sequencer
-- -----------------------------------------------------------------------
type t_sc_ctrl_if is record
read : std_logic;
write : std_logic;
dqs_group_sel : std_logic_vector( 4 downto 0);
sc_in_group_sel : std_logic_vector( 5 downto 0);
wdata : std_logic_vector(45 downto 0);
op_type : std_logic_vector( 1 downto 0);
end record;
function defaults return t_sc_ctrl_if;
type t_sc_stat is record
rdata : std_logic_vector(45 downto 0);
busy : std_logic;
error_det : std_logic;
err_code : std_logic_vector(1 downto 0);
sc_cap : std_logic_vector(7 downto 0);
end record;
function defaults return t_sc_stat;
type t_element_to_reconfigure is (
pp_t9,
pp_t10,
pp_t1,
dqslb_rsc_phs,
dqslb_poa_phs_ofst,
dqslb_dqs_phs,
dqslb_dq_phs_ofst,
dqslb_dq_1t,
dqslb_dqs_1t,
dqslb_rsc_1t,
dqslb_div2_phs,
dqslb_oct_t9,
dqslb_oct_t10,
dqslb_poa_t7,
dqslb_poa_t11,
dqslb_dqs_dly,
dqslb_lvlng_byps
);
type t_sc_type is (
DQS_LB,
DQS_DQ_DM_PINS,
DQ_DM_PINS,
dqs_dqsn_pins,
dq_pin,
dqs_pin,
dm_pin,
dq_pins
);
type t_sc_int_ctrl is record
group_num : natural range 0 to c_max_num_dqs_groups;
group_type : t_sc_type;
pin_num : natural range 0 to c_max_num_pins;
sc_element : t_element_to_reconfigure;
prog_val : std_logic_vector(3 downto 0);
ram_set : std_logic;
sc_update : std_logic;
end record;
function defaults return t_sc_int_ctrl;
-- -----------------------------------------------------------------------
-- record and functions for instant on mode
-- -----------------------------------------------------------------------
-- ranges on the below are not important because this logic is not synthesised
type t_preset_cal is record
codvw_phase : natural range 0 to 2*c_max_pll_steps;-- rsc phase
codvw_size : natural range 0 to c_max_pll_steps; -- rsc size (unused but reported)
rlat : natural; -- advertised read latency ctl_rlat (in phy clock cycles)
rdv_lat : natural; -- read data valid latency decrements needed (in memory clock cycles)
wlat : natural; -- advertised write latency ctl_wlat (in phy clock cycles)
ac_1t : std_logic; -- address / command 1t delay setting (HR only)
poa_lat : natural; -- poa latency decrements needed (in memory clock cycles)
end record;
-- the below are hardcoded (do not change)
constant c_ddr_default_cl : natural := 3;
constant c_ddr2_default_cl : natural := 6;
constant c_ddr3_default_cl : natural := 6;
constant c_ddr2_default_cwl : natural := 5;
constant c_ddr3_default_cwl : natural := 5;
constant c_ddr2_default_al : natural := 0;
constant c_ddr3_default_al : natural := 0;
constant c_ddr_default_rl : integer := c_ddr_default_cl;
constant c_ddr2_default_rl : integer := c_ddr2_default_cl + c_ddr2_default_al;
constant c_ddr3_default_rl : integer := c_ddr3_default_cl + c_ddr3_default_al;
constant c_ddr_default_wl : integer := 1;
constant c_ddr2_default_wl : integer := c_ddr2_default_cwl + c_ddr2_default_al;
constant c_ddr3_default_wl : integer := c_ddr3_default_cwl + c_ddr3_default_al;
function defaults return t_preset_cal;
function setup_instant_on (sim_time_red : natural;
family_id : natural;
memory_type : string;
dwidth_ratio : natural;
pll_steps : natural;
mr0 : std_logic_vector(15 downto 0);
mr1 : std_logic_vector(15 downto 0);
mr2 : std_logic_vector(15 downto 0)) return t_preset_cal;
--
end ddr3_s4_amphy_phy_alt_mem_phy_record_pkg;
--
package body ddr3_s4_amphy_phy_alt_mem_phy_record_pkg IS
-- -----------------------------------------------------------------------
-- function implementations for the above declarations
-- these are mainly default conditions for records
-- -----------------------------------------------------------------------
function defaults return t_admin_ctrl is
variable output : t_admin_ctrl;
begin
output.mr0 := (others => '0');
output.mr1 := (others => '0');
output.mr2 := (others => '0');
output.mr3 := (others => '0');
return output;
end function;
function defaults return t_admin_stat is
variable output : t_admin_stat;
begin
output.mr0 := (others => '0');
output.mr1 := (others => '0');
output.mr2 := (others => '0');
output.mr3 := (others => '0');
return output;
end function;
function defaults return t_iram_ctrl is
variable output : t_iram_ctrl;
begin
output.addr := 0;
output.wdata := (others => '0');
output.write := '0';
output.read := '0';
return output;
end function;
function defaults return t_iram_stat is
variable output : t_iram_stat;
begin
output.rdata := (others => '0');
output.done := '0';
output.err := '0';
output.err_code := (others => '0');
output.init_done := '0';
output.out_of_mem := '0';
output.contested_access := '0';
return output;
end function;
function defaults return t_dgrb_mmi is
variable output : t_dgrb_mmi;
begin
output.cal_codvw_phase := (others => '0');
output.cal_codvw_size := (others => '0');
output.codvw_trk_shift := (others => '0');
output.codvw_grt_one_dvw := '0';
return output;
end function;
function ret_proc return t_ctrl_active_block is
variable output : t_ctrl_active_block;
begin
output := proc;
return output;
end function;
function ret_dgrb return t_ctrl_active_block is
variable output : t_ctrl_active_block;
begin
output := dgrb;
return output;
end function;
function defaults return t_ctrl_iram is
variable output : t_ctrl_iram;
begin
output.packing_mode := dq_bitwise;
output.write_mode := overwrite_ram;
output.active_block := idle;
return output;
end function;
function defaults return t_command_op is
variable output : t_command_op;
begin
output.current_cs := 0;
output.single_bit := '0';
output.mtp_almt := 0;
return output;
end function;
function defaults return t_ctrl_command is
variable output : t_ctrl_command;
begin
output.command := cmd_idle;
output.command_req := '0';
output.command_op := defaults;
return output;
end function;
-- decode which block is associated with which command
function curr_active_block (
ctrl_cmd_id : t_ctrl_cmd_id
) return t_ctrl_active_block is
begin
case ctrl_cmd_id is
when cmd_idle => return idle;
when cmd_phy_initialise => return idle;
when cmd_init_dram => return admin;
when cmd_prog_cal_mr => return admin;
when cmd_write_ihi => return iram;
when cmd_write_btp => return dgwb;
when cmd_write_mtp => return dgwb;
when cmd_read_mtp => return dgrb;
when cmd_rrp_reset => return dgrb;
when cmd_rrp_sweep => return dgrb;
when cmd_rrp_seek => return dgrb;
when cmd_rdv => return dgrb;
when cmd_poa => return dgrb;
when cmd_was => return dgwb;
when cmd_prep_adv_rd_lat => return dgrb;
when cmd_prep_adv_wr_lat => return dgrb;
when cmd_prep_customer_mr_setup => return admin;
when cmd_tr_due => return dgrb;
when others => return idle;
end case;
end function;
function defaults return t_ctrl_stat is
variable output : t_ctrl_stat;
begin
output.command_ack := '0';
output.command_done := '0';
output.command_err := '0';
output.command_result := (others => '0');
return output;
end function;
function defaults return t_iram_push is
variable output : t_iram_push;
begin
output.iram_done := '0';
output.iram_write := '0';
output.iram_wordnum := 0;
output.iram_bitnum := 0;
output.iram_pushdata := (others => '0');
return output;
end function;
function defaults return t_hl_css_reg is
variable output : t_hl_css_reg;
begin
output.phy_initialise_dis := '0';
output.init_dram_dis := '0';
output.write_ihi_dis := '0';
output.cal_dis := '0';
output.write_btp_dis := '0';
output.write_mtp_dis := '0';
output.read_mtp_dis := '0';
output.rrp_reset_dis := '0';
output.rrp_sweep_dis := '0';
output.rrp_seek_dis := '0';
output.rdv_dis := '0';
output.poa_dis := '0';
output.was_dis := '0';
output.adv_rd_lat_dis := '0';
output.adv_wr_lat_dis := '0';
output.prep_customer_mr_setup_dis := '0';
output.tracking_dis := '0';
return output;
end function;
function defaults return t_cal_stage_ack_seen is
variable output : t_cal_stage_ack_seen;
begin
output.cal := '0';
output.phy_initialise := '0';
output.init_dram := '0';
output.write_ihi := '0';
output.write_btp := '0';
output.write_mtp := '0';
output.read_mtp := '0';
output.rrp_reset := '0';
output.rrp_sweep := '0';
output.rrp_seek := '0';
output.rdv := '0';
output.poa := '0';
output.was := '0';
output.adv_rd_lat := '0';
output.adv_wr_lat := '0';
output.prep_customer_mr_setup := '0';
output.tracking_setup := '0';
return output;
end function;
function defaults return t_mmi_ctrl is
variable output : t_mmi_ctrl;
begin
output.hl_css := defaults;
output.calibration_start := '0';
output.tracking_period_ms := 0;
output.tracking_orvd_to_10ms := '0';
return output;
end function;
function defaults return t_ctrl_mmi is
variable output : t_ctrl_mmi;
begin
output.master_state_r := s_reset;
output.ctrl_calibration_success := '0';
output.ctrl_calibration_fail := '0';
output.ctrl_current_stage_done := '0';
output.ctrl_current_stage := cmd_idle;
output.ctrl_current_active_block := idle;
output.ctrl_cal_stage_ack_seen := defaults;
output.ctrl_err_code := (others => '0');
return output;
end function;
-------------------------------------------------------------------------
-- the following are required for compliance to levelling AFI PHY interface but
-- are non-functional for non-levelling AFi PHY sequencer
-------------------------------------------------------------------------
function defaults return t_sc_ctrl_if is
variable output : t_sc_ctrl_if;
begin
output.read := '0';
output.write := '0';
output.dqs_group_sel := (others => '0');
output.sc_in_group_sel := (others => '0');
output.wdata := (others => '0');
output.op_type := (others => '0');
return output;
end function;
function defaults return t_sc_stat is
variable output : t_sc_stat;
begin
output.rdata := (others => '0');
output.busy := '0';
output.error_det := '0';
output.err_code := (others => '0');
output.sc_cap := (others => '0');
return output;
end function;
function defaults return t_sc_int_ctrl is
variable output : t_sc_int_ctrl;
begin
output.group_num := 0;
output.group_type := DQ_PIN;
output.pin_num := 0;
output.sc_element := pp_t9;
output.prog_val := (others => '0');
output.ram_set := '0';
output.sc_update := '0';
return output;
end function;
-- -----------------------------------------------------------------------
-- functions for instant on mode
--
--
-- Guide on how to use:
--
-- The following factors effect the setup of the PHY:
-- - AC Phase - phase at which address/command signals launched wrt PHY clock
-- - this effects the read/write latency
-- - MR settings - CL, CWL, AL
-- - Data rate - HR or FR (DDR/DDR2 only)
-- - Family - datapaths are subtly different for each
-- - Memory type - DDR/DDR2/DDR3 (different latency behaviour - see specs)
--
-- Instant on mode is designed to work for the following subset of the
-- above factors:
-- - AC Phase - out of the box defaults, which is 240 degrees for SIII type
-- families (includes SIV, HCIII, HCIV), else 90 degrees
-- - MR Settings - DDR - CL 3 only
-- - DDR2 - CL 3,4,5,6, AL 0
-- - DDR3 - CL 5,6 CWL 5, AL 0
-- - Data rate - All
-- - Families - All
-- - Memory type - All
--
-- Hints on bespoke setup for parameters outside the above or if the
-- datapath is modified (only for VHDL sim mode):
--
-- Step 1 - Run simulation with REDUCE_SIM_TIME mode 2 (FAST)
--
-- Step 2 - From the output log find the following text:
-- # -----------------------------------------------------------------------
-- **** ALTMEMPHY CALIBRATION has completed ****
-- Status:
-- calibration has : PASSED
-- PHY read latency (ctl_rlat) is : 14
-- address/command to PHY write latency (ctl_wlat) is : 2
-- read resynch phase calibration report:
-- calibrated centre of data valid window phase : 32
-- calibrated centre of data valid window size : 24
-- chosen address and command 1T delay: no 1T delay
-- poa 'dec' adjustments = 27
-- rdv 'dec' adjustments = 25
-- # -----------------------------------------------------------------------
--
-- Step 3 - Convert the text to bespoke instant on settings at the end of the
-- setup_instant_on function using the
-- override_instant_on function, note type is t_preset_cal
--
-- The mapping is as follows:
--
-- PHY read latency (ctl_rlat) is : 14 => rlat := 14
-- address/command to PHY write latency (ctl_wlat) is : 2 => wlat := 2
-- read resynch phase calibration report:
-- calibrated centre of data valid window phase : 32 => codvw_phase := 32
-- calibrated centre of data valid window size : 24 => codvw_size := 24
-- chosen address and command 1T delay: no 1T delay => ac_1t := '0'
-- poa 'dec' adjustments = 27 => poa_lat := 27
-- rdv 'dec' adjustments = 25 => rdv_lat := 25
--
-- Step 4 - Try running in REDUCE_SIM_TIME mode 1 (SUPERFAST mode)
--
-- Step 5 - If still fails observe the behaviour of the controller, for the
-- following symptoms:
-- - If first 2 beats of read data lost (POA enable too late) - inc poa_lat by 1 (poa_lat is number of POA decrements not actual latency)
-- - If last 2 beats of read data lost (POA enable too early) - dec poa_lat by 1
-- - If ctl_rdata_valid misaligned to ctl_rdata then alter number of RDV adjustments (rdv_lat)
-- - If write data is not 4-beat aligned (when written into memory) toggle ac_1t (HR only)
-- - If read data is not 4-beat aligned (but write data is) add 360 degrees to phase (PLL_STEPS_PER_CYCLE) mod 2*PLL_STEPS_PER_CYCLE (HR only)
--
-- Step 6 - If the above fails revert to REDUCE_SIM_TIME = 2 (FAST) mode
--
-- --------------------------------------------------------------------------
-- defaults
function defaults return t_preset_cal is
variable output : t_preset_cal;
begin
output.codvw_phase := 0;
output.codvw_size := 0;
output.wlat := 0;
output.rlat := 0;
output.rdv_lat := 0;
output.ac_1t := '1'; -- default on for FR
output.poa_lat := 0;
return output;
end function;
-- Functions to extract values from MR
-- return cl (for DDR memory 2*cl because of 1/2 cycle latencies)
procedure mr0_to_cl (memory_type : string;
mr0 : std_logic_vector(15 downto 0);
cl : out natural;
half_cl : out std_logic) is
variable v_cl : natural;
begin
half_cl := '0';
if memory_type = "DDR" then -- DDR memories
-- returns cl*2 because of 1/2 latencies
v_cl := to_integer(unsigned(mr0(5 downto 4)));
-- integer values of cl
if mr0(6) = '0' then
assert v_cl > 1 report record_report_prefix & "invalid cas latency for DDR memory, should be in range 1.5-3" severity failure;
end if;
if mr0(6) = '1' then
assert (v_cl = 1 or v_cl = 2) report record_report_prefix & "invalid cas latency for DDR memory, should be in range 1.5-3" severity failure;
half_cl := '1';
end if;
elsif memory_type = "DDR2" then -- DDR2 memories
v_cl := to_integer(unsigned(mr0(6 downto 4)));
-- sanity checks
assert (v_cl > 1 and v_cl < 7) report record_report_prefix & "invalid cas latency for DDR2 memory, should be in range 2-6 but equals " & integer'image(v_cl) severity failure;
elsif memory_type = "DDR3" then -- DDR3 memories
v_cl := to_integer(unsigned(mr0(6 downto 4)))+4;
--sanity checks
assert mr0(2) = '0' report record_report_prefix & "invalid cas latency for DDR3 memory, bit a2 in mr0 is set" severity failure;
assert v_cl /= 4 report record_report_prefix & "invalid cas latency for DDR3 memory, bits a6:4 set to zero" severity failure;
else
report record_report_prefix & "Undefined memory type " & memory_type severity failure;
end if;
cl := v_cl;
end procedure;
function mr1_to_al (memory_type : string;
mr1 : std_logic_vector(15 downto 0);
cl : natural) return natural is
variable al : natural;
begin
if memory_type = "DDR" then -- DDR memories
-- unsupported so return zero
al := 0;
elsif memory_type = "DDR2" then -- DDR2 memories
al := to_integer(unsigned(mr1(5 downto 3)));
assert al < 6 report record_report_prefix & "invalid additive latency for DDR2 memory, should be in range 0-5 but equals " & integer'image(al) severity failure;
elsif memory_type = "DDR3" then -- DDR3 memories
al := to_integer(unsigned(mr1(4 downto 3)));
assert al /= 3 report record_report_prefix & "invalid additive latency for DDR2 memory, should be in range 0-5 but equals " & integer'image(al) severity failure;
if al /= 0 then -- CL-1 or CL-2
al := cl - al;
end if;
else
report record_report_prefix & "Undefined memory type " & memory_type severity failure;
end if;
return al;
end function;
-- return cwl
function mr2_to_cwl (memory_type : string;
mr2 : std_logic_vector(15 downto 0);
cl : natural) return natural is
variable cwl : natural;
begin
if memory_type = "DDR" then -- DDR memories
cwl := 1;
elsif memory_type = "DDR2" then -- DDR2 memories
cwl := cl - 1;
elsif memory_type = "DDR3" then -- DDR3 memories
cwl := to_integer(unsigned(mr2(5 downto 3))) + 5;
--sanity checks
assert cwl < 9 report record_report_prefix & "invalid cas write latency for DDR3 memory, should be in range 5-8 but equals " & integer'image(cwl) severity failure;
else
report record_report_prefix & "Undefined memory type " & memory_type severity failure;
end if;
return cwl;
end function;
-- -----------------------------------
-- Functions to determine which family group
-- Include any family alias here
-- -----------------------------------
function is_siii(family_id : natural) return boolean is
begin
if family_id = 3 or family_id = 5 then
return true;
else
return false;
end if;
end function;
function is_ciii(family_id : natural) return boolean is
begin
if family_id = 2 then
return true;
else
return false;
end if;
end function;
function is_aii(family_id : natural) return boolean is
begin
if family_id = 4 then
return true;
else
return false;
end if;
end function;
function is_sii(family_id : natural) return boolean is
begin
if family_id = 1 then
return true;
else
return false;
end if;
end function;
-- -----------------------------------
-- Functions to lookup hardcoded values
-- on per family basis
-- DDR: CL = 3
-- DDR2: CL = 6, CWL = 5, AL = 0
-- DDR3: CL = 6, CWL = 5, AL = 0
-- -----------------------------------
-- default ac phase = 240
function siii_family_settings (dwidth_ratio : integer;
memory_type : string;
pll_steps : natural
) return t_preset_cal is
variable v_output : t_preset_cal;
begin
v_output := defaults;
if memory_type = "DDR" then -- CAS = 3
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 15;
v_output.rdv_lat := 11;
v_output.poa_lat := 11;
else
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 15;
v_output.rdv_lat := 23;
v_output.ac_1t := '0';
v_output.poa_lat := 24;
end if;
elsif memory_type = "DDR2" then -- CAS = 6
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 5;
v_output.rlat := 16;
v_output.rdv_lat := 10;
v_output.poa_lat := 8;
else
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 3;
v_output.rlat := 16;
v_output.rdv_lat := 21;
v_output.ac_1t := '0';
v_output.poa_lat := 22;
end if;
elsif memory_type = "DDR3" then -- HR only, CAS = 6
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 2;
v_output.rlat := 15;
v_output.rdv_lat := 23;
v_output.ac_1t := '0';
v_output.poa_lat := 24;
end if;
-- adapt settings for ac_phase (default 240 degrees so leave commented)
-- if dwidth_ratio = 2 then
-- v_output.wlat := v_output.wlat - 1;
-- v_output.rlat := v_output.rlat - 1;
-- v_output.rdv_lat := v_output.rdv_lat + 1;
-- v_output.poa_lat := v_output.poa_lat + 1;
-- else
-- v_output.ac_1t := not v_output.ac_1t;
-- end if;
v_output.codvw_size := pll_steps;
return v_output;
end function;
-- default ac phase = 90
function ciii_family_settings (dwidth_ratio : integer;
memory_type : string;
pll_steps : natural) return t_preset_cal is
variable v_output : t_preset_cal;
begin
v_output := defaults;
if memory_type = "DDR" then -- CAS = 3
if dwidth_ratio = 2 then
v_output.codvw_phase := 3*pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 15;
v_output.rdv_lat := 11;
v_output.poa_lat := 11; --unused
else
v_output.codvw_phase := 3*pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 13;
v_output.rdv_lat := 27;
v_output.ac_1t := '1';
v_output.poa_lat := 27; --unused
end if;
elsif memory_type = "DDR2" then -- CAS = 6
if dwidth_ratio = 2 then
v_output.codvw_phase := 3*pll_steps/4;
v_output.wlat := 5;
v_output.rlat := 18;
v_output.rdv_lat := 8;
v_output.poa_lat := 8; --unused
else
v_output.codvw_phase := pll_steps + 3*pll_steps/4;
v_output.wlat := 3;
v_output.rlat := 14;
v_output.rdv_lat := 25;
v_output.ac_1t := '1';
v_output.poa_lat := 25; --unused
end if;
end if;
-- adapt settings for ac_phase (hardcode for 90 degrees)
if dwidth_ratio = 2 then
v_output.wlat := v_output.wlat + 1;
v_output.rlat := v_output.rlat + 1;
v_output.rdv_lat := v_output.rdv_lat - 1;
v_output.poa_lat := v_output.poa_lat - 1;
else
v_output.ac_1t := not v_output.ac_1t;
end if;
v_output.codvw_size := pll_steps/2;
return v_output;
end function;
-- default ac phase = 90
function sii_family_settings (dwidth_ratio : integer;
memory_type : string;
pll_steps : natural) return t_preset_cal is
variable v_output : t_preset_cal;
begin
v_output := defaults;
if memory_type = "DDR" then -- CAS = 3
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 15;
v_output.rdv_lat := 11;
v_output.poa_lat := 13;
else
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 13;
v_output.rdv_lat := 27;
v_output.ac_1t := '1';
v_output.poa_lat := 22;
end if;
elsif memory_type = "DDR2" then
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 5;
v_output.rlat := 18;
v_output.rdv_lat := 8;
v_output.poa_lat := 10;
else
v_output.codvw_phase := pll_steps + pll_steps/4;
v_output.wlat := 3;
v_output.rlat := 14;
v_output.rdv_lat := 25;
v_output.ac_1t := '1';
v_output.poa_lat := 20;
end if;
end if;
-- adapt settings for ac_phase (hardcode for 90 degrees)
if dwidth_ratio = 2 then
v_output.wlat := v_output.wlat + 1;
v_output.rlat := v_output.rlat + 1;
v_output.rdv_lat := v_output.rdv_lat - 1;
v_output.poa_lat := v_output.poa_lat - 1;
else
v_output.ac_1t := not v_output.ac_1t;
end if;
v_output.codvw_size := pll_steps;
return v_output;
end function;
-- default ac phase = 90
function aii_family_settings (dwidth_ratio : integer;
memory_type : string;
pll_steps : natural) return t_preset_cal is
variable v_output : t_preset_cal;
begin
v_output := defaults;
if memory_type = "DDR" then -- CAS = 3
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 16;
v_output.rdv_lat := 10;
v_output.poa_lat := 15;
else
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 1;
v_output.rlat := 13;
v_output.rdv_lat := 27;
v_output.ac_1t := '1';
v_output.poa_lat := 24;
end if;
elsif memory_type = "DDR2" then
if dwidth_ratio = 2 then
v_output.codvw_phase := pll_steps/4;
v_output.wlat := 5;
v_output.rlat := 19;
v_output.rdv_lat := 9;
v_output.poa_lat := 12;
else
v_output.codvw_phase := pll_steps + pll_steps/4;
v_output.wlat := 3;
v_output.rlat := 14;
v_output.rdv_lat := 25;
v_output.ac_1t := '1';
v_output.poa_lat := 22;
end if;
elsif memory_type = "DDR3" then -- HR only, CAS = 6
v_output.codvw_phase := pll_steps + pll_steps/4;
v_output.wlat := 3;
v_output.rlat := 14;
v_output.rdv_lat := 25;
v_output.ac_1t := '1';
v_output.poa_lat := 22;
end if;
-- adapt settings for ac_phase (hardcode for 90 degrees)
if dwidth_ratio = 2 then
v_output.wlat := v_output.wlat + 1;
v_output.rlat := v_output.rlat + 1;
v_output.rdv_lat := v_output.rdv_lat - 1;
v_output.poa_lat := v_output.poa_lat - 1;
else
v_output.ac_1t := not v_output.ac_1t;
end if;
v_output.codvw_size := pll_steps;
return v_output;
end function;
function is_odd(num : integer) return boolean is
variable v_num : integer;
begin
v_num := num;
if v_num - (v_num/2)*2 = 0 then
return false;
else
return true;
end if;
end function;
------------------------------------------------
-- top level function to setup instant on mode
------------------------------------------------
function override_instant_on return t_preset_cal is
variable v_output : t_preset_cal;
begin
v_output := defaults;
-- add in overrides here
return v_output;
end function;
function setup_instant_on (sim_time_red : natural;
family_id : natural;
memory_type : string;
dwidth_ratio : natural;
pll_steps : natural;
mr0 : std_logic_vector(15 downto 0);
mr1 : std_logic_vector(15 downto 0);
mr2 : std_logic_vector(15 downto 0)) return t_preset_cal is
variable v_output : t_preset_cal;
variable v_cl : natural; -- cas latency
variable v_half_cl : std_logic; -- + 0.5 cycles (DDR only)
variable v_al : natural; -- additive latency (ddr2/ddr3 only)
variable v_cwl : natural; -- cas write latency (ddr3 only)
variable v_rl : integer range 0 to 15;
variable v_wl : integer;
variable v_delta_rl : integer range -10 to 10; -- from given defaults
variable v_delta_wl : integer; -- from given defaults
variable v_debug : boolean;
begin
v_debug := true;
v_output := defaults;
if sim_time_red = 1 then -- only set if STR equals 1
-- ----------------------------------------
-- extract required parameters from MRs
-- ----------------------------------------
mr0_to_cl(memory_type, mr0, v_cl, v_half_cl);
v_al := mr1_to_al(memory_type, mr1, v_cl);
v_cwl := mr2_to_cwl(memory_type, mr2, v_cl);
v_rl := v_cl + v_al;
v_wl := v_cwl + v_al;
if v_debug then
report record_report_prefix & "Extracted MR parameters" & LF &
"CAS = " & integer'image(v_cl) & LF &
"CWL = " & integer'image(v_cwl) & LF &
"AL = " & integer'image(v_al) & LF;
end if;
-- ----------------------------------------
-- apply per family, memory type and dwidth_ratio static setup
-- ----------------------------------------
if is_siii(family_id) then
v_output := siii_family_settings(dwidth_ratio, memory_type, pll_steps);
elsif is_ciii(family_id) then
v_output := ciii_family_settings(dwidth_ratio, memory_type, pll_steps);
elsif is_aii(family_id) then
v_output := aii_family_settings(dwidth_ratio, memory_type, pll_steps);
elsif is_sii(family_id) then
v_output := sii_family_settings(dwidth_ratio, memory_type, pll_steps);
end if;
-- ----------------------------------------
-- correct for different cwl, cl and al settings
-- ----------------------------------------
if memory_type = "DDR" then
v_delta_rl := v_rl - c_ddr_default_rl;
v_delta_wl := v_wl - c_ddr_default_wl;
elsif memory_type = "DDR2" then
v_delta_rl := v_rl - c_ddr2_default_rl;
v_delta_wl := v_wl - c_ddr2_default_wl;
else -- DDR3
v_delta_rl := v_rl - c_ddr3_default_rl;
v_delta_wl := v_wl - c_ddr3_default_wl;
end if;
if v_debug then
report record_report_prefix & "Extracted memory latency (and delta from default)" & LF &
"RL = " & integer'image(v_rl) & LF &
"WL = " & integer'image(v_wl) & LF &
"delta RL = " & integer'image(v_delta_rl) & LF &
"delta WL = " & integer'image(v_delta_wl) & LF;
end if;
if dwidth_ratio = 2 then
-- adjust rdp settings
v_output.rlat := v_output.rlat + v_delta_rl;
v_output.rdv_lat := v_output.rdv_lat - v_delta_rl;
v_output.poa_lat := v_output.poa_lat - v_delta_rl;
-- adjust wdp settings
v_output.wlat := v_output.wlat + v_delta_wl;
elsif dwidth_ratio = 4 then
-- adjust wdp settings
v_output.wlat := v_output.wlat + v_delta_wl/2;
if is_odd(v_delta_wl) then -- add / sub 1t write latency
-- toggle ac_1t in all cases
v_output.ac_1t := not v_output.ac_1t;
if v_delta_wl < 0 then -- sub 1 from latency
if v_output.ac_1t = '0' then -- phy_clk cc boundary
v_output.wlat := v_output.wlat - 1;
end if;
else -- add 1 to latency
if v_output.ac_1t = '1' then -- phy_clk cc boundary
v_output.wlat := v_output.wlat + 1;
end if;
end if;
-- update read latency
if v_output.ac_1t = '1' then -- added 1t to address/command so inc read_lat
v_delta_rl := v_delta_rl + 1;
else -- subtracted 1t from address/command so dec read_lat
v_delta_rl := v_delta_rl - 1;
end if;
end if;
-- adjust rdp settings
v_output.rlat := v_output.rlat + v_delta_rl/2;
v_output.rdv_lat := v_output.rdv_lat - v_delta_rl;
v_output.poa_lat := v_output.poa_lat - v_delta_rl;
if memory_type = "DDR3" then
if is_odd(v_delta_rl) xor is_odd(v_delta_wl) then
if is_aii(family_id) then
v_output.rdv_lat := v_output.rdv_lat - 1;
v_output.poa_lat := v_output.poa_lat - 1;
else
v_output.rdv_lat := v_output.rdv_lat + 1;
v_output.poa_lat := v_output.poa_lat + 1;
end if;
end if;
end if;
if is_odd(v_delta_rl) then
if v_delta_rl > 0 then -- add 1t
if v_output.codvw_phase < pll_steps then
v_output.codvw_phase := v_output.codvw_phase + pll_steps;
else
v_output.codvw_phase := v_output.codvw_phase - pll_steps;
v_output.rlat := v_output.rlat + 1;
end if;
else -- subtract 1t
if v_output.codvw_phase < pll_steps then
v_output.codvw_phase := v_output.codvw_phase + pll_steps;
v_output.rlat := v_output.rlat - 1;
else
v_output.codvw_phase := v_output.codvw_phase - pll_steps;
end if;
end if;
end if;
end if;
if v_half_cl = '1' and is_ciii(family_id) then
v_output.codvw_phase := v_output.codvw_phase - pll_steps/2;
end if;
end if;
return v_output;
end function;
--
END ddr3_s4_amphy_phy_alt_mem_phy_record_pkg;
--/* Legal Notice: (C)2006 Altera Corporation. All rights reserved. Your
-- use of Altera Corporation's design tools, logic functions and other
-- software and tools, and its AMPP partner logic functions, and any
-- output files any of the foregoing (including device programming or
-- simulation files), and any associated documentation or information are
-- expressly subject to the terms and conditions of the Altera Program
-- License Subscription Agreement or other applicable license agreement,
-- including, without limitation, that your use is for the sole purpose
-- of programming logic devices manufactured by Altera and sold by Altera
-- or its authorized distributors. Please refer to the applicable
-- agreement for further details. */
--
-- -----------------------------------------------------------------------------
-- Abstract : address and command package, shared between all variations of
-- the AFI sequencer
-- The address and command package (alt_mem_phy_addr_cmd_pkg) is
-- used to combine DRAM address and command signals in one record
-- and unify the functions operating on this record.
--
--
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--
package ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg is
-- the following are bounds on the maximum range of address and command signals
constant c_max_addr_bits : natural := 15;
constant c_max_ba_bits : natural := 3;
constant c_max_ranks : natural := 16;
constant c_max_mode_reg_bit : natural := 12;
constant c_max_cmds_per_clk : natural := 4; -- quarter rate
-- a prefix for all report signals to identify phy and sequencer block
--
constant ac_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (addr_cmd_pkg) : ";
-- -------------------------------------------------------------
-- this record represents a single mem_clk command cycle
-- -------------------------------------------------------------
type t_addr_cmd is record
addr : natural range 0 to 2**c_max_addr_bits - 1;
ba : natural range 0 to 2**c_max_ba_bits - 1;
cas_n : boolean;
ras_n : boolean;
we_n : boolean;
cke : natural range 0 to 2**c_max_ranks - 1; -- bounded max of 8 ranks
cs_n : natural range 2**c_max_ranks - 1 downto 0; -- bounded max of 8 ranks
odt : natural range 0 to 2**c_max_ranks - 1; -- bounded max of 8 ranks
rst_n : boolean;
end record t_addr_cmd;
-- -------------------------------------------------------------
-- this vector is used to describe the fact that for slower clock domains
-- mutiple commands per clock can be issued and encapsulates all these options in a
-- type which can scale with rate
-- -------------------------------------------------------------
type t_addr_cmd_vector is array (natural range <>) of t_addr_cmd;
-- -------------------------------------------------------------
-- this record is used to define the memory interface type and allow packing and checking
-- (it should be used as a generic to a entity or from a poject level constant)
-- -------------------------------------------------------------
-- enumeration for mem_type
type t_mem_type is
(
DDR,
DDR2,
DDR3
);
-- memory interface configuration parameters
type t_addr_cmd_config_rec is record
num_addr_bits : natural;
num_ba_bits : natural;
num_cs_bits : natural;
num_ranks : natural;
cmds_per_clk : natural range 1 to c_max_cmds_per_clk; -- commands per clock cycle (equal to DWIDTH_RATIO/2)
mem_type : t_mem_type;
end record;
-- -----------------------------------
-- the following type is used to switch between signals
-- (for example, in the mask function below)
-- -----------------------------------
type t_addr_cmd_signals is
(
addr,
ba,
cas_n,
ras_n,
we_n,
cke,
cs_n,
odt,
rst_n
);
-- -----------------------------------
-- odt record
-- to hold the odt settings
-- (an odt_record) per rank (in odt_array)
-- -----------------------------------
type t_odt_record is record
write : natural;
read : natural;
end record t_odt_record;
type t_odt_array is array (natural range <>) of t_odt_record;
-- -------------------------------------------------------------
-- exposed functions and procedures
--
-- these functions cover the following memory types:
-- DDR3, DDR2, DDR
--
-- and the following operations:
-- MRS, REF, PRE, PREA, ACT,
-- WR, WRS8, WRS4, WRA, WRAS8, WRAS4,
-- RD, RDS8, RDS4, RDA, RDAS8, RDAS4,
--
-- for DDR3 on the fly burst length setting for reads/writes
-- is supported
-- -------------------------------------------------------------
function defaults ( config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector;
function reset ( config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector;
function int_pup_reset ( config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector;
function deselect ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector
) return t_addr_cmd_vector;
function precharge_all ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function precharge_all ( config_rec : in t_addr_cmd_config_rec;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function precharge_bank ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1;
bank : in natural range 0 to 2**c_max_ba_bits -1
) return t_addr_cmd_vector;
function activate ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
row : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1
) return t_addr_cmd_vector;
function write ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd_vector;
function read ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd_vector;
function refresh ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function self_refresh_entry ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function load_mode ( config_rec : in t_addr_cmd_config_rec;
mode_register_num : in natural range 0 to 3;
mode_reg_value : in std_logic_vector(c_max_mode_reg_bit downto 0);
ranks : in natural range 0 to 2**c_max_ranks -1;
remap_addr_and_ba : in boolean
) return t_addr_cmd_vector;
function dll_reset ( config_rec : in t_addr_cmd_config_rec;
mode_reg_val : in std_logic_vector;
rank_num : in natural range 0 to 2**c_max_ranks - 1;
reorder_addr_bits : in boolean
) return t_addr_cmd_vector;
function enter_sr_pd_mode ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function maintain_pd_or_sr ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function exit_sr_pd_mode ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function ZQCS ( config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function ZQCL ( config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector;
function all_unreversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd_vector;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd_vector;
function all_reversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd_vector;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd_vector;
function program_rdimm_register ( config_rec : in t_addr_cmd_config_rec;
control_word_addr : in std_logic_vector(3 downto 0);
control_word_data : in std_logic_vector(3 downto 0)
) return t_addr_cmd_vector;
-- -------------------------------------------------------------
-- the following function sets up the odt settings
-- NOTES: currently only supports DDR/DDR2 memories
-- -------------------------------------------------------------
-- odt setting as implemented in the altera high-performance controller for ddr2 memories
function set_odt_values (ranks : natural;
ranks_per_slot : natural;
mem_type : in string
) return t_odt_array;
-- -------------------------------------------------------------
-- the following function enables assignment to the constant config_rec
-- -------------------------------------------------------------
function set_config_rec ( num_addr_bits : in natural;
num_ba_bits : in natural;
num_cs_bits : in natural;
num_ranks : in natural;
dwidth_ratio : in natural range 1 to c_max_cmds_per_clk;
mem_type : in string
) return t_addr_cmd_config_rec;
-- The non-levelled sequencer doesn't make a distinction between CS_WIDTH and NUM_RANKS. In this case,
-- just set the two to be the same.
function set_config_rec ( num_addr_bits : in natural;
num_ba_bits : in natural;
num_cs_bits : in natural;
dwidth_ratio : in natural range 1 to c_max_cmds_per_clk;
mem_type : in string
) return t_addr_cmd_config_rec;
-- -------------------------------------------------------------
-- the following function and procedure unpack address and
-- command signals from the t_addr_cmd_vector format
-- -------------------------------------------------------------
procedure unpack_addr_cmd_vector( addr_cmd_vector : in t_addr_cmd_vector;
config_rec : in t_addr_cmd_config_rec;
addr : out std_logic_vector;
ba : out std_logic_vector;
cas_n : out std_logic_vector;
ras_n : out std_logic_vector;
we_n : out std_logic_vector;
cke : out std_logic_vector;
cs_n : out std_logic_vector;
odt : out std_logic_vector;
rst_n : out std_logic_vector);
procedure unpack_addr_cmd_vector( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal addr : out std_logic_vector;
signal ba : out std_logic_vector;
signal cas_n : out std_logic_vector;
signal ras_n : out std_logic_vector;
signal we_n : out std_logic_vector;
signal cke : out std_logic_vector;
signal cs_n : out std_logic_vector;
signal odt : out std_logic_vector;
signal rst_n : out std_logic_vector);
-- -------------------------------------------------------------
-- the following functions perform bit masking to 0 or 1 (as
-- specified by mask_value) to a chosen address/command signal (signal_name)
-- across all signal bits or to a selected bit (mask_bit)
-- -------------------------------------------------------------
-- mask all signal bits procedure
function mask ( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic) return t_addr_cmd_vector;
procedure mask( config_rec : in t_addr_cmd_config_rec;
signal addr_cmd_vector : inout t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic);
-- mask signal bit (mask_bit) procedure
function mask ( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic;
mask_bit : in natural) return t_addr_cmd_vector;
--
end ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg;
--
package body ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg IS
-- -------------------------------------------------------------
-- Basic functions for a single command
-- -------------------------------------------------------------
-- -------------------------------------------------------------
-- defaults the bus no JEDEC abbreviated name
-- -------------------------------------------------------------
function defaults ( config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval.addr := 0;
v_retval.ba := 0;
v_retval.cas_n := false;
v_retval.ras_n := false;
v_retval.we_n := false;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1;
v_retval.odt := 0;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- resets the addr/cmd signal (Same as default with cke and rst_n 0 )
-- -------------------------------------------------------------
function reset ( config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval := defaults(config_rec);
v_retval.cke := 0;
if config_rec.mem_type = DDR3 then
v_retval.rst_n := true;
end if;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues deselect (command) JEDEC abbreviated name: DES
-- -------------------------------------------------------------
function deselect ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval := previous;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a precharge all command JEDEC abbreviated name: PREA
-- -------------------------------------------------------------
function precharge_all( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_addr : unsigned( c_max_addr_bits -1 downto 0);
begin
v_retval := previous;
v_addr := to_unsigned(previous.addr, c_max_addr_bits);
v_addr(10) := '1'; -- set AP bit high
v_retval.addr := to_integer(v_addr);
v_retval.ras_n := true;
v_retval.cas_n := false;
v_retval.we_n := true;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) - 1 - ranks;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- precharge (close) a bank JEDEC abbreviated name: PRE
-- -------------------------------------------------------------
function precharge_bank( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
ranks : in natural range 0 to 2**c_max_ranks -1;
bank : in natural range 0 to 2**c_max_ba_bits -1
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_addr : unsigned( c_max_addr_bits -1 downto 0);
begin
v_retval := previous;
v_addr := to_unsigned(previous.addr, c_max_addr_bits);
v_addr(10) := '0'; -- set AP bit low
v_retval.addr := to_integer(v_addr);
v_retval.ba := bank;
v_retval.ras_n := true;
v_retval.cas_n := false;
v_retval.we_n := true;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) - ranks;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- Issues a activate (open row) JEDEC abbreviated name: ACT
-- -------------------------------------------------------------
function activate (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
bank : in natural range 0 to 2**c_max_ba_bits - 1;
row : in natural range 0 to 2**c_max_addr_bits - 1;
ranks : in natural range 0 to 2**c_max_ranks - 1
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval.addr := row;
v_retval.ba := bank;
v_retval.cas_n := false;
v_retval.ras_n := true;
v_retval.we_n := false;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - ranks;
v_retval.odt := previous.odt;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a write command JEDEC abbreviated name:WR, WRA
-- WRS4, WRAS4
-- WRS8, WRAS8
-- has the ability to support:
-- DDR3:
-- BL4, BL8, fixed BL
-- Auto Precharge (AP)
-- DDR2, DDR:
-- fixed BL
-- Auto Precharge (AP)
-- -------------------------------------------------------------
function write (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks -1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_addr : unsigned(c_max_addr_bits-1 downto 0);
begin
-- calculate correct address signal
v_addr := to_unsigned(col, c_max_addr_bits);
-- note pin A10 is used for AP, therfore shift the value from A10 onto A11.
v_retval.addr := to_integer(v_addr(9 downto 0));
if v_addr(10) = '1' then
v_retval.addr := v_retval.addr + 2**11;
end if;
if auto_prech = true then -- set AP bit (A10)
v_retval.addr := v_retval.addr + 2**10;
end if;
if config_rec.mem_type = DDR3 then
if op_length = 8 then -- set BL_OTF sel bit (A12)
v_retval.addr := v_retval.addr + 2**12;
elsif op_length = 4 then
null;
else
report ac_report_prefix & "DDR3 DRAM only supports writes of burst length 4 or 8, the requested length was: " & integer'image(op_length) severity failure;
end if;
elsif config_rec.mem_type = DDR2 or config_rec.mem_type = DDR then
null;
else
report ac_report_prefix & "only DDR memories are supported for memory writes" severity failure;
end if;
-- set a/c signal assignments for write
v_retval.ba := bank;
v_retval.cas_n := true;
v_retval.ras_n := false;
v_retval.we_n := true;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - ranks;
v_retval.odt := ranks;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a read command JEDEC abbreviated name: RD, RDA
-- RDS4, RDAS4
-- RDS8, RDAS8
-- has the ability to support:
-- DDR3:
-- BL4, BL8, fixed BL
-- Auto Precharge (AP)
-- DDR2, DDR:
-- fixed BL, Auto Precharge (AP)
-- -------------------------------------------------------------
function read (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks -1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_addr : unsigned(c_max_addr_bits-1 downto 0);
begin
-- calculate correct address signal
v_addr := to_unsigned(col, c_max_addr_bits);
-- note pin A10 is used for AP, therfore shift the value from A10 onto A11.
v_retval.addr := to_integer(v_addr(9 downto 0));
if v_addr(10) = '1' then
v_retval.addr := v_retval.addr + 2**11;
end if;
if auto_prech = true then -- set AP bit (A10)
v_retval.addr := v_retval.addr + 2**10;
end if;
if config_rec.mem_type = DDR3 then
if op_length = 8 then -- set BL_OTF sel bit (A12)
v_retval.addr := v_retval.addr + 2**12;
elsif op_length = 4 then
null;
else
report ac_report_prefix & "DDR3 DRAM only supports reads of burst length 4 or 8" severity failure;
end if;
elsif config_rec.mem_type = DDR2 or config_rec.mem_type = DDR then
null;
else
report ac_report_prefix & "only DDR memories are supported for memory reads" severity failure;
end if;
-- set a/c signals for read command
v_retval.ba := bank;
v_retval.cas_n := true;
v_retval.ras_n := false;
v_retval.we_n := false;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - ranks;
v_retval.odt := 0;
v_retval.rst_n := false;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a refresh command JEDEC abbreviated name: REF
-- -------------------------------------------------------------
function refresh (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
ranks : in natural range 0 to 2**c_max_ranks -1
)
return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval := previous;
v_retval.cas_n := true;
v_retval.ras_n := true;
v_retval.we_n := false;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - ranks;
v_retval.rst_n := false;
-- addr, BA and ODT are don't care therfore leave as previous value
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a mode register set command JEDEC abbreviated name: MRS
-- -------------------------------------------------------------
function load_mode ( config_rec : in t_addr_cmd_config_rec;
mode_register_num : in natural range 0 to 3;
mode_reg_value : in std_logic_vector(c_max_mode_reg_bit downto 0);
ranks : in natural range 0 to 2**c_max_ranks -1;
remap_addr_and_ba : in boolean
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_addr_remap : unsigned(c_max_mode_reg_bit downto 0);
begin
v_retval.cas_n := true;
v_retval.ras_n := true;
v_retval.we_n := true;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - ranks;
v_retval.odt := 0;
v_retval.rst_n := false;
v_retval.ba := mode_register_num;
v_retval.addr := to_integer(unsigned(mode_reg_value));
if remap_addr_and_ba = true then
v_addr_remap := unsigned(mode_reg_value);
v_addr_remap(8 downto 7) := v_addr_remap(7) & v_addr_remap(8);
v_addr_remap(6 downto 5) := v_addr_remap(5) & v_addr_remap(6);
v_addr_remap(4 downto 3) := v_addr_remap(3) & v_addr_remap(4);
v_retval.addr := to_integer(v_addr_remap);
v_addr_remap := to_unsigned(mode_register_num, c_max_mode_reg_bit + 1);
v_addr_remap(1 downto 0) := v_addr_remap(0) & v_addr_remap(1);
v_retval.ba := to_integer(v_addr_remap);
end if;
return v_retval;
end function;
-- -------------------------------------------------------------
-- maintains SR or PD mode on slected ranks.
-- -------------------------------------------------------------
function maintain_pd_or_sr (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd;
ranks : in natural range 0 to 2**c_max_ranks -1
)
return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval := previous;
v_retval.cke := (2 ** config_rec.num_ranks) - 1 - ranks;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a ZQ cal (short) JEDEC abbreviated name: ZQCS
-- NOTE - can only be issued to a single RANK at a time.
-- -------------------------------------------------------------
function ZQCS (config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
)
return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval.cas_n := false;
v_retval.ras_n := false;
v_retval.we_n := true;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - rank;
v_retval.rst_n := false;
v_retval.addr := 0; -- clear bit 10
v_retval.ba := 0;
v_retval.odt := 0;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a ZQ cal (long) JEDEC abbreviated name: ZQCL
-- NOTE - can only be issued to a single RANK at a time.
-- -------------------------------------------------------------
function ZQCL (config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
)
return t_addr_cmd
is
variable v_retval : t_addr_cmd;
begin
v_retval.cas_n := false;
v_retval.ras_n := false;
v_retval.we_n := true;
v_retval.cke := (2 ** config_rec.num_ranks) -1;
v_retval.cs_n := (2 ** config_rec.num_cs_bits) -1 - rank;
v_retval.rst_n := false;
v_retval.addr := 1024; -- set bit 10
v_retval.ba := 0;
v_retval.odt := 0;
return v_retval;
end function;
-- -------------------------------------------------------------
-- functions acting on all clock cycles from whatever rate
-- in halfrate clock domain issues 1 command per clock
-- in quarter rate issues 1 command per clock
-- In the above cases they will be correctly aligned using the
-- ALTMEMPHY 2T and 4T SDC
-- -------------------------------------------------------------
-- -------------------------------------------------------------
-- defaults the bus no JEDEC abbreviated name
-- -------------------------------------------------------------
function defaults (config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_retval := (others => defaults(config_rec));
return v_retval;
end function;
-- -------------------------------------------------------------
-- resets the addr/cmd signal (same as default with cke 0)
-- -------------------------------------------------------------
function reset (config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_retval := (others => reset(config_rec));
return v_retval;
end function;
function int_pup_reset (config_rec : in t_addr_cmd_config_rec
) return t_addr_cmd_vector
is
variable v_addr_cmd_config_rst : t_addr_cmd_config_rec;
begin
v_addr_cmd_config_rst := config_rec;
v_addr_cmd_config_rst.num_ranks := c_max_ranks;
return reset(v_addr_cmd_config_rst);
end function;
-- -------------------------------------------------------------
-- issues a deselect command JEDEC abbreviated name: DES
-- -------------------------------------------------------------
function deselect ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector
) return t_addr_cmd_vector
is
alias a_previous : t_addr_cmd_vector(previous'range) is previous;
variable v_retval : t_addr_cmd_vector(a_previous'range);
begin
for rate in a_previous'range loop
v_retval(rate) := deselect(config_rec, a_previous(a_previous'high));
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a precharge all command JEDEC abbreviated name: PREA
-- -------------------------------------------------------------
function precharge_all ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
alias a_previous : t_addr_cmd_vector(previous'range) is previous;
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in a_previous'range loop
v_retval(rate) := precharge_all(config_rec, previous(a_previous'high), ranks);
-- use dwidth_ratio/2 as in FR = 0 , HR = 1, and in future QR = 2 tCK setup + 1 tCK hold
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- precharge (close) a bank JEDEC abbreviated name: PRE
-- -------------------------------------------------------------
function precharge_bank ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1;
bank : in natural range 0 to 2**c_max_ba_bits -1
) return t_addr_cmd_vector
is
alias a_previous : t_addr_cmd_vector(previous'range) is previous;
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in a_previous'range loop
v_retval(rate) := precharge_bank(config_rec, previous(a_previous'high), ranks, bank);
-- use dwidth_ratio/2 as in FR = 0 , HR = 1, and in future QR = 2 tCK setup + 1 tCK hold
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a activate (open row) JEDEC abbreviated name: ACT
-- -------------------------------------------------------------
function activate ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
row : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in previous'range loop
v_retval(rate) := activate(config_rec, previous(previous'high), bank, row, ranks);
-- use dwidth_ratio/2 as in FR = 0 , HR = 1, and in future QR = 2 tCK setup + 1 tCK hold
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a write command JEDEC abbreviated name:WR, WRA
-- WRS4, WRAS4
-- WRS8, WRAS8
--
-- has the ability to support:
-- DDR3:
-- BL4, BL8, fixed BL
-- Auto Precharge (AP)
-- DDR2, DDR:
-- fixed BL
-- Auto Precharge (AP)
-- -------------------------------------------------------------
function write ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in previous'range loop
v_retval(rate) := write(config_rec, previous(previous'high), bank, col, ranks, op_length, auto_prech);
-- use dwidth_ratio/2 as in FR = 0 , HR = 1, and in future QR = 2 tCK setup + 1 tCK hold
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a read command JEDEC abbreviated name: RD, RDA
-- RDS4, RDAS4
-- RDS8, RDAS8
-- has the ability to support:
-- DDR3:
-- BL4, BL8, fixed BL
-- Auto Precharge (AP)
-- DDR2, DDR:
-- fixed BL, Auto Precharge (AP)
-- -------------------------------------------------------------
function read ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
bank : in natural range 0 to 2**c_max_ba_bits -1;
col : in natural range 0 to 2**c_max_addr_bits -1;
ranks : in natural range 0 to 2**c_max_ranks - 1;
op_length : in natural range 1 to 8;
auto_prech : in boolean
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in previous'range loop
v_retval(rate) := read(config_rec, previous(previous'high), bank, col, ranks, op_length, auto_prech);
-- use dwidth_ratio/2 as in FR = 0 , HR = 1, and in future QR = 2 tCK setup + 1 tCK hold
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a refresh command JEDEC abbreviated name: REF
-- -------------------------------------------------------------
function refresh (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
)return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for rate in previous'range loop
v_retval(rate) := refresh(config_rec, previous(previous'high), ranks);
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a self_refresh_entry command JEDEC abbreviated name: SRE
-- -------------------------------------------------------------
function self_refresh_entry (config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
)return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_retval := enter_sr_pd_mode(config_rec, refresh(config_rec, previous, ranks), ranks);
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a self_refresh exit or power_down exit command
-- JEDEC abbreviated names: SRX, PDX
-- -------------------------------------------------------------
function exit_sr_pd_mode ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
variable v_mask_workings : std_logic_vector(config_rec.num_ranks -1 downto 0);
variable v_mask_workings_b : std_logic_vector(config_rec.num_ranks -1 downto 0);
begin
v_retval := maintain_pd_or_sr(config_rec, previous, ranks);
v_mask_workings_b := std_logic_vector(to_unsigned(ranks, config_rec.num_ranks));
for rate in 0 to config_rec.cmds_per_clk - 1 loop
v_mask_workings := std_logic_vector(to_unsigned(v_retval(rate).cke, config_rec.num_ranks));
for i in v_mask_workings_b'range loop
v_mask_workings(i) := v_mask_workings(i) or v_mask_workings_b(i);
end loop;
if rate >= config_rec.cmds_per_clk / 2 then -- maintain command but clear CS of subsequenct command slots
v_retval(rate).cke := to_integer(unsigned(v_mask_workings)); -- almost irrelevant. but optimises logic slightly for Quater rate
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- cause the selected ranks to enter Self-refresh or Powerdown mode
-- JEDEC abbreviated names: PDE,
-- SRE (if a refresh is concurrently issued to the same ranks)
-- -------------------------------------------------------------
function enter_sr_pd_mode ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
variable v_mask_workings : std_logic_vector(config_rec.num_ranks -1 downto 0);
variable v_mask_workings_b : std_logic_vector(config_rec.num_ranks -1 downto 0);
begin
v_retval := previous;
v_mask_workings_b := std_logic_vector(to_unsigned(ranks, config_rec.num_ranks));
for rate in 0 to config_rec.cmds_per_clk - 1 loop
if rate >= config_rec.cmds_per_clk / 2 then -- maintain command but clear CS of subsequenct command slots
v_mask_workings := std_logic_vector(to_unsigned(v_retval(rate).cke, config_rec.num_ranks));
for i in v_mask_workings_b'range loop
v_mask_workings(i) := v_mask_workings(i) and not v_mask_workings_b(i);
end loop;
v_retval(rate).cke := to_integer(unsigned(v_mask_workings)); -- almost irrelevant. but optimises logic slightly for Quater rate
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- Issues a mode register set command JEDEC abbreviated name: MRS
-- -------------------------------------------------------------
function load_mode ( config_rec : in t_addr_cmd_config_rec;
mode_register_num : in natural range 0 to 3;
mode_reg_value : in std_logic_vector(c_max_mode_reg_bit downto 0);
ranks : in natural range 0 to 2**c_max_ranks -1;
remap_addr_and_ba : in boolean
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_retval := (others => load_mode(config_rec, mode_register_num, mode_reg_value, ranks, remap_addr_and_ba));
for rate in v_retval'range loop
if rate /= config_rec.cmds_per_clk/2 then
v_retval(rate).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- maintains SR or PD mode on slected ranks.
-- NOTE: does not affect previous command
-- -------------------------------------------------------------
function maintain_pd_or_sr ( config_rec : in t_addr_cmd_config_rec;
previous : in t_addr_cmd_vector;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
for command in v_retval'range loop
v_retval(command) := maintain_pd_or_sr(config_rec, previous(command), ranks);
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a ZQ cal (long) JEDEC abbreviated name: ZQCL
-- NOTE - can only be issued to a single RANK ata a time.
-- -------------------------------------------------------------
function ZQCL ( config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1) := defaults(config_rec);
begin
for command in v_retval'range loop
v_retval(command) := ZQCL(config_rec, rank);
if command * 2 /= config_rec.cmds_per_clk then
v_retval(command).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- -------------------------------------------------------------
-- issues a ZQ cal (short) JEDEC abbreviated name: ZQCS
-- NOTE - can only be issued to a single RANK ata a time.
-- -------------------------------------------------------------
function ZQCS ( config_rec : in t_addr_cmd_config_rec;
rank : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1) := defaults(config_rec);
begin
for command in v_retval'range loop
v_retval(command) := ZQCS(config_rec, rank);
if command * 2 /= config_rec.cmds_per_clk then
v_retval(command).cs_n := (2 ** config_rec.num_cs_bits) -1;
end if;
end loop;
return v_retval;
end function;
-- ----------------------
-- Additional Rank manipulation functions (main use DDR3)
-- -------------
-- -----------------------------------
-- set the chip select for a group of ranks
-- -----------------------------------
function all_reversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_mask_workings : std_logic_vector(config_rec.num_cs_bits-1 downto 0);
begin
v_retval := record_to_mask;
v_mask_workings := std_logic_vector(to_unsigned(record_to_mask.cs_n, config_rec.num_cs_bits));
for i in mem_ac_swapped_ranks'range loop
v_mask_workings(i):= v_mask_workings(i) or not mem_ac_swapped_ranks(i);
end loop;
v_retval.cs_n := to_integer(unsigned(v_mask_workings));
return v_retval;
end function;
-- -----------------------------------
-- inverse of the above
-- -----------------------------------
function all_unreversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable v_mask_workings : std_logic_vector(config_rec.num_cs_bits-1 downto 0);
begin
v_retval := record_to_mask;
v_mask_workings := std_logic_vector(to_unsigned(record_to_mask.cs_n, config_rec.num_cs_bits));
for i in mem_ac_swapped_ranks'range loop
v_mask_workings(i):= v_mask_workings(i) or mem_ac_swapped_ranks(i);
end loop;
v_retval.cs_n := to_integer(unsigned(v_mask_workings));
return v_retval;
end function;
-- -----------------------------------
-- set the chip select for a group of ranks in a way which handles diffrent rates
-- -----------------------------------
function all_unreversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd_vector;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1) := defaults(config_rec);
begin
for command in record_to_mask'range loop
v_retval(command) := all_unreversed_ranks(config_rec, record_to_mask(command), mem_ac_swapped_ranks);
end loop;
return v_retval;
end function;
-- -----------------------------------
-- inverse of the above handling ranks
-- -----------------------------------
function all_reversed_ranks ( config_rec : in t_addr_cmd_config_rec;
record_to_mask : in t_addr_cmd_vector;
mem_ac_swapped_ranks : in std_logic_vector
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1) := defaults(config_rec);
begin
for command in record_to_mask'range loop
v_retval(command) := all_reversed_ranks(config_rec, record_to_mask(command), mem_ac_swapped_ranks);
end loop;
return v_retval;
end function;
-- --------------------------------------------------
-- Program a single control word onto RDIMM.
-- This is accomplished rather goofily by asserting all chip selects
-- and then writing out both the addr/data of the word onto the addr/ba bus
-- --------------------------------------------------
function program_rdimm_register ( config_rec : in t_addr_cmd_config_rec;
control_word_addr : in std_logic_vector(3 downto 0);
control_word_data : in std_logic_vector(3 downto 0)
) return t_addr_cmd
is
variable v_retval : t_addr_cmd;
variable ba : std_logic_vector(2 downto 0);
variable addr : std_logic_vector(4 downto 0);
begin
v_retval := defaults(config_rec);
v_retval.cs_n := 0;
ba := control_word_addr(3) & control_word_data(3) & control_word_data(2);
v_retval.ba := to_integer(unsigned(ba));
addr := control_word_data(1) & control_word_data(0) & control_word_addr(2) &
control_word_addr(1) & control_word_addr(0);
v_retval.addr := to_integer(unsigned(addr));
return v_retval;
end function;
function program_rdimm_register ( config_rec : in t_addr_cmd_config_rec;
control_word_addr : in std_logic_vector(3 downto 0);
control_word_data : in std_logic_vector(3 downto 0)
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_retval := (others => program_rdimm_register(config_rec, control_word_addr, control_word_data));
return v_retval;
end function;
-- --------------------------------------------------
-- overloaded functions, to simplify use, or provide simplified functionality
-- --------------------------------------------------
-- ----------------------------------------------------
-- Precharge all, defaulting all bits.
-- ----------------------------------------------------
function precharge_all ( config_rec : in t_addr_cmd_config_rec;
ranks : in natural range 0 to 2**c_max_ranks -1
) return t_addr_cmd_vector
is
variable v_retval : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1) := defaults(config_rec);
begin
v_retval := precharge_all(config_rec, v_retval, ranks);
return v_retval;
end function;
-- ----------------------------------------------------
-- perform DLL reset through mode registers
-- ----------------------------------------------------
function dll_reset ( config_rec : in t_addr_cmd_config_rec;
mode_reg_val : in std_logic_vector;
rank_num : in natural range 0 to 2**c_max_ranks - 1;
reorder_addr_bits : in boolean
) return t_addr_cmd_vector is
variable int_mode_reg : std_logic_vector(mode_reg_val'range);
variable output : t_addr_cmd_vector(0 to config_rec.cmds_per_clk - 1);
begin
int_mode_reg := mode_reg_val;
int_mode_reg(8) := '1'; -- set DLL reset bit.
output := load_mode(config_rec, 0, int_mode_reg, rank_num, reorder_addr_bits);
return output;
end function;
-- -------------------------------------------------------------
-- package configuration functions
-- -------------------------------------------------------------
-- -------------------------------------------------------------
-- the following function sets up the odt settings
-- NOTES: supports DDR/DDR2/DDR3 SDRAM memories
-- -------------------------------------------------------------
function set_odt_values (ranks : natural;
ranks_per_slot : natural;
mem_type : in string
) return t_odt_array is
variable v_num_slots : natural;
variable v_cs : natural range 0 to ranks-1;
variable v_odt_values : t_odt_array(0 to ranks-1);
variable v_cs_addr : unsigned(ranks-1 downto 0);
begin
if mem_type = "DDR" then
-- ODT not supported for DDR memory so set default off
for v_cs in 0 to ranks-1 loop
v_odt_values(v_cs).write := 0;
v_odt_values(v_cs).read := 0;
end loop;
elsif mem_type = "DDR2" then
-- odt setting as implemented in the altera high-performance controller for ddr2 memories
assert (ranks rem ranks_per_slot = 0) report ac_report_prefix & "number of ranks per slot must be a multiple of number of ranks" severity failure;
v_num_slots := ranks/ranks_per_slot;
if v_num_slots = 1 then
-- special condition for 1 slot (i.e. DIMM) (2^n, n=0,1,2,... ranks only)
-- set odt on one chip for writes and no odt for reads
for v_cs in 0 to ranks-1 loop
v_odt_values(v_cs).write := 2**v_cs; -- on on the rank being written to
v_odt_values(v_cs).read := 0;
end loop;
else
-- if > 1 slot, set 1 odt enable on neighbouring slot for read and write
-- as an example consider the below for 4 slots with 2 ranks per slot
-- access to CS[0] or CS[1], enable ODT[2] or ODT[3]
-- access to CS[2] or CS[3], enable ODT[0] or ODT[1]
-- access to CS[4] or CS[5], enable ODT[6] or ODT[7]
-- access to CS[6] or CS[7], enable ODT[4] or ODT[5]
-- the logic below implements the above for varying ranks and ranks_per slot
-- under the condition that ranks/ranks_per_slot is integer
for v_cs in 0 to ranks-1 loop
v_cs_addr := to_unsigned(v_cs, ranks);
v_cs_addr(ranks_per_slot-1) := not v_cs_addr(ranks_per_slot-1);
v_odt_values(v_cs).write := 2**to_integer(v_cs_addr);
v_odt_values(v_cs).read := v_odt_values(v_cs).write;
end loop;
end if;
elsif mem_type = "DDR3" then
assert (ranks rem ranks_per_slot = 0) report ac_report_prefix & "number of ranks per slot must be a multiple of number of ranks" severity failure;
v_num_slots := ranks/ranks_per_slot;
if v_num_slots = 1 then
-- special condition for 1 slot (i.e. DIMM) (2^n, n=0,1,2,... ranks only)
-- set odt on one chip for writes and no odt for reads
for v_cs in 0 to ranks-1 loop
v_odt_values(v_cs).write := 2**v_cs; -- on on the rank being written to
v_odt_values(v_cs).read := 0;
end loop;
else
-- if > 1 slot, set 1 odt enable on neighbouring slot for read and write
-- as an example consider the below for 4 slots with 2 ranks per slot
-- access to CS[0] or CS[1], enable ODT[2] or ODT[3]
-- access to CS[2] or CS[3], enable ODT[0] or ODT[1]
-- access to CS[4] or CS[5], enable ODT[6] or ODT[7]
-- access to CS[6] or CS[7], enable ODT[4] or ODT[5]
-- the logic below implements the above for varying ranks and ranks_per slot
-- under the condition that ranks/ranks_per_slot is integer
for v_cs in 0 to ranks-1 loop
v_cs_addr := to_unsigned(v_cs, ranks);
v_cs_addr(ranks_per_slot-1) := not v_cs_addr(ranks_per_slot-1);
v_odt_values(v_cs).write := 2**to_integer(v_cs_addr) + 2**(v_cs); -- turn on a neighbouring slots cs and current rank being written to
v_odt_values(v_cs).read := 2**to_integer(v_cs_addr);
end loop;
end if;
else
report ac_report_prefix & "unknown mem_type specified in the set_odt_values function in addr_cmd_pkg package" severity failure;
end if;
return v_odt_values;
end function;
-- -----------------------------------------------------------
-- set constant values to config_rec
-- ----------------------------------------------------------
function set_config_rec ( num_addr_bits : in natural;
num_ba_bits : in natural;
num_cs_bits : in natural;
num_ranks : in natural;
dwidth_ratio : in natural range 1 to c_max_cmds_per_clk;
mem_type : in string
) return t_addr_cmd_config_rec
is
variable v_config_rec : t_addr_cmd_config_rec;
begin
v_config_rec.num_addr_bits := num_addr_bits;
v_config_rec.num_ba_bits := num_ba_bits;
v_config_rec.num_cs_bits := num_cs_bits;
v_config_rec.num_ranks := num_ranks;
v_config_rec.cmds_per_clk := dwidth_ratio/2;
if mem_type = "DDR" then
v_config_rec.mem_type := DDR;
elsif mem_type = "DDR2" then
v_config_rec.mem_type := DDR2;
elsif mem_type = "DDR3" then
v_config_rec.mem_type := DDR3;
else
report ac_report_prefix & "unknown mem_type specified in the set_config_rec function in addr_cmd_pkg package" severity failure;
end if;
return v_config_rec;
end function;
-- The non-levelled sequencer doesn't make a distinction between CS_WIDTH and NUM_RANKS. In this case,
-- just set the two to be the same.
function set_config_rec ( num_addr_bits : in natural;
num_ba_bits : in natural;
num_cs_bits : in natural;
dwidth_ratio : in natural range 1 to c_max_cmds_per_clk;
mem_type : in string
) return t_addr_cmd_config_rec
is
begin
return set_config_rec(num_addr_bits, num_ba_bits, num_cs_bits, num_cs_bits, dwidth_ratio, mem_type);
end function;
-- -----------------------------------------------------------
-- unpack and pack address and command signals from and to t_addr_cmd_vector
-- -----------------------------------------------------------
-- -------------------------------------------------------------
-- convert from t_addr_cmd_vector to expanded addr/cmd signals
-- -------------------------------------------------------------
procedure unpack_addr_cmd_vector( addr_cmd_vector : in t_addr_cmd_vector;
config_rec : in t_addr_cmd_config_rec;
addr : out std_logic_vector;
ba : out std_logic_vector;
cas_n : out std_logic_vector;
ras_n : out std_logic_vector;
we_n : out std_logic_vector;
cke : out std_logic_vector;
cs_n : out std_logic_vector;
odt : out std_logic_vector;
rst_n : out std_logic_vector
)
is
variable v_mem_if_ranks : natural range 0 to 2**c_max_ranks - 1;
variable v_vec_len : natural range 1 to 4;
variable v_addr : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_addr_bits - 1 downto 0);
variable v_ba : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ba_bits - 1 downto 0);
variable v_odt : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ranks - 1 downto 0);
variable v_cs_n : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_cs_bits - 1 downto 0);
variable v_cke : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ranks - 1 downto 0);
variable v_cas_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_ras_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_we_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_rst_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
begin
v_vec_len := config_rec.cmds_per_clk;
v_mem_if_ranks := config_rec.num_ranks;
for v_i in 0 to v_vec_len-1 loop
assert addr_cmd_vector(v_i).addr < 2**config_rec.num_addr_bits report ac_report_prefix &
"value of addr exceeds range of number of address bits in unpack_addr_cmd_vector procedure" severity failure;
assert addr_cmd_vector(v_i).ba < 2**config_rec.num_ba_bits report ac_report_prefix &
"value of ba exceeds range of number of bank address bits in unpack_addr_cmd_vector procedure" severity failure;
assert addr_cmd_vector(v_i).odt < 2**v_mem_if_ranks report ac_report_prefix &
"value of odt exceeds range of number of ranks in unpack_addr_cmd_vector procedure" severity failure;
assert addr_cmd_vector(v_i).cs_n < 2**config_rec.num_cs_bits report ac_report_prefix &
"value of cs_n exceeds range of number of ranks in unpack_addr_cmd_vector procedure" severity failure;
assert addr_cmd_vector(v_i).cke < 2**v_mem_if_ranks report ac_report_prefix &
"value of cke exceeds range of number of ranks in unpack_addr_cmd_vector procedure" severity failure;
v_addr((v_i+1)*config_rec.num_addr_bits - 1 downto v_i*config_rec.num_addr_bits) := std_logic_vector(to_unsigned(addr_cmd_vector(v_i).addr,config_rec.num_addr_bits));
v_ba((v_i+1)*config_rec.num_ba_bits - 1 downto v_i*config_rec.num_ba_bits) := std_logic_vector(to_unsigned(addr_cmd_vector(v_i).ba,config_rec.num_ba_bits));
v_cke((v_i+1)*v_mem_if_ranks - 1 downto v_i*v_mem_if_ranks) := std_logic_vector(to_unsigned(addr_cmd_vector(v_i).cke,v_mem_if_ranks));
v_cs_n((v_i+1)*config_rec.num_cs_bits - 1 downto v_i*config_rec.num_cs_bits) := std_logic_vector(to_unsigned(addr_cmd_vector(v_i).cs_n,config_rec.num_cs_bits));
v_odt((v_i+1)*v_mem_if_ranks - 1 downto v_i*v_mem_if_ranks) := std_logic_vector(to_unsigned(addr_cmd_vector(v_i).odt,v_mem_if_ranks));
if (addr_cmd_vector(v_i).cas_n) then v_cas_n(v_i) := '0'; else v_cas_n(v_i) := '1'; end if;
if (addr_cmd_vector(v_i).ras_n) then v_ras_n(v_i) := '0'; else v_ras_n(v_i) := '1'; end if;
if (addr_cmd_vector(v_i).we_n) then v_we_n(v_i) := '0'; else v_we_n(v_i) := '1'; end if;
if (addr_cmd_vector(v_i).rst_n) then v_rst_n(v_i) := '0'; else v_rst_n(v_i) := '1'; end if;
end loop;
addr := v_addr;
ba := v_ba;
cke := v_cke;
cs_n := v_cs_n;
odt := v_odt;
cas_n := v_cas_n;
ras_n := v_ras_n;
we_n := v_we_n;
rst_n := v_rst_n;
end procedure;
procedure unpack_addr_cmd_vector( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal addr : out std_logic_vector;
signal ba : out std_logic_vector;
signal cas_n : out std_logic_vector;
signal ras_n : out std_logic_vector;
signal we_n : out std_logic_vector;
signal cke : out std_logic_vector;
signal cs_n : out std_logic_vector;
signal odt : out std_logic_vector;
signal rst_n : out std_logic_vector
)
is
variable v_mem_if_ranks : natural range 0 to 2**c_max_ranks - 1;
variable v_vec_len : natural range 1 to 4;
variable v_seq_ac_addr : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_addr_bits - 1 downto 0);
variable v_seq_ac_ba : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ba_bits - 1 downto 0);
variable v_seq_ac_cas_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_seq_ac_ras_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_seq_ac_we_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
variable v_seq_ac_cke : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ranks - 1 downto 0);
variable v_seq_ac_cs_n : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_cs_bits - 1 downto 0);
variable v_seq_ac_odt : std_logic_vector(config_rec.cmds_per_clk * config_rec.num_ranks - 1 downto 0);
variable v_seq_ac_rst_n : std_logic_vector(config_rec.cmds_per_clk - 1 downto 0);
begin
unpack_addr_cmd_vector (
addr_cmd_vector,
config_rec,
v_seq_ac_addr,
v_seq_ac_ba,
v_seq_ac_cas_n,
v_seq_ac_ras_n,
v_seq_ac_we_n,
v_seq_ac_cke,
v_seq_ac_cs_n,
v_seq_ac_odt,
v_seq_ac_rst_n);
addr <= v_seq_ac_addr;
ba <= v_seq_ac_ba;
cas_n <= v_seq_ac_cas_n;
ras_n <= v_seq_ac_ras_n;
we_n <= v_seq_ac_we_n;
cke <= v_seq_ac_cke;
cs_n <= v_seq_ac_cs_n;
odt <= v_seq_ac_odt;
rst_n <= v_seq_ac_rst_n;
end procedure;
-- -----------------------------------------------------------
-- function to mask each bit of signal signal_name in addr_cmd_
-- -----------------------------------------------------------
-- -----------------------------------------------------------
-- function to mask each bit of signal signal_name in addr_cmd_vector with mask_value
-- -----------------------------------------------------------
function mask ( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic
) return t_addr_cmd_vector
is
variable v_i : integer;
variable v_addr_cmd_vector : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_addr_cmd_vector := addr_cmd_vector;
for v_i in 0 to (config_rec.cmds_per_clk)-1 loop
case signal_name is
when addr => if (mask_value = '0') then v_addr_cmd_vector(v_i).addr := 0; else v_addr_cmd_vector(v_i).addr := (2 ** config_rec.num_addr_bits) - 1; end if;
when ba => if (mask_value = '0') then v_addr_cmd_vector(v_i).ba := 0; else v_addr_cmd_vector(v_i).ba := (2 ** config_rec.num_ba_bits) - 1; end if;
when cas_n => if (mask_value = '0') then v_addr_cmd_vector(v_i).cas_n := true; else v_addr_cmd_vector(v_i).cas_n := false; end if;
when ras_n => if (mask_value = '0') then v_addr_cmd_vector(v_i).ras_n := true; else v_addr_cmd_vector(v_i).ras_n := false; end if;
when we_n => if (mask_value = '0') then v_addr_cmd_vector(v_i).we_n := true; else v_addr_cmd_vector(v_i).we_n := false; end if;
when cke => if (mask_value = '0') then v_addr_cmd_vector(v_i).cke := 0; else v_addr_cmd_vector(v_i).cke := (2**config_rec.num_ranks) -1; end if;
when cs_n => if (mask_value = '0') then v_addr_cmd_vector(v_i).cs_n := 0; else v_addr_cmd_vector(v_i).cs_n := (2**config_rec.num_cs_bits) -1; end if;
when odt => if (mask_value = '0') then v_addr_cmd_vector(v_i).odt := 0; else v_addr_cmd_vector(v_i).odt := (2**config_rec.num_ranks) -1; end if;
when rst_n => if (mask_value = '0') then v_addr_cmd_vector(v_i).rst_n := true; else v_addr_cmd_vector(v_i).rst_n := false; end if;
when others => report ac_report_prefix & "bit masking not supported for the given signal name" severity failure;
end case;
end loop;
return v_addr_cmd_vector;
end function;
-- -----------------------------------------------------------
-- procedure to mask each bit of signal signal_name in addr_cmd_vector with mask_value
-- -----------------------------------------------------------
procedure mask( config_rec : in t_addr_cmd_config_rec;
signal addr_cmd_vector : inout t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic
)
is
variable v_i : integer;
begin
for v_i in 0 to (config_rec.cmds_per_clk)-1 loop
case signal_name is
when addr => if (mask_value = '0') then addr_cmd_vector(v_i).addr <= 0; else addr_cmd_vector(v_i).addr <= (2 ** config_rec.num_addr_bits) - 1; end if;
when ba => if (mask_value = '0') then addr_cmd_vector(v_i).ba <= 0; else addr_cmd_vector(v_i).ba <= (2 ** config_rec.num_ba_bits) - 1; end if;
when cas_n => if (mask_value = '0') then addr_cmd_vector(v_i).cas_n <= true; else addr_cmd_vector(v_i).cas_n <= false; end if;
when ras_n => if (mask_value = '0') then addr_cmd_vector(v_i).ras_n <= true; else addr_cmd_vector(v_i).ras_n <= false; end if;
when we_n => if (mask_value = '0') then addr_cmd_vector(v_i).we_n <= true; else addr_cmd_vector(v_i).we_n <= false; end if;
when cke => if (mask_value = '0') then addr_cmd_vector(v_i).cke <= 0; else addr_cmd_vector(v_i).cke <= (2**config_rec.num_ranks) -1; end if;
when cs_n => if (mask_value = '0') then addr_cmd_vector(v_i).cs_n <= 0; else addr_cmd_vector(v_i).cs_n <= (2**config_rec.num_cs_bits) -1; end if;
when odt => if (mask_value = '0') then addr_cmd_vector(v_i).odt <= 0; else addr_cmd_vector(v_i).odt <= (2**config_rec.num_ranks) -1; end if;
when rst_n => if (mask_value = '0') then addr_cmd_vector(v_i).rst_n <= true; else addr_cmd_vector(v_i).rst_n <= false; end if;
when others => report ac_report_prefix & "masking not supported for the given signal name" severity failure;
end case;
end loop;
end procedure;
-- -----------------------------------------------------------
-- function to mask a given bit (mask_bit) of signal signal_name in addr_cmd_vector with mask_value
-- -----------------------------------------------------------
function mask ( config_rec : in t_addr_cmd_config_rec;
addr_cmd_vector : in t_addr_cmd_vector;
signal_name : in t_addr_cmd_signals;
mask_value : in std_logic;
mask_bit : in natural
) return t_addr_cmd_vector
is
variable v_i : integer;
variable v_addr : std_logic_vector(config_rec.num_addr_bits-1 downto 0); -- v_addr is bit vector of address
variable v_ba : std_logic_vector(config_rec.num_ba_bits-1 downto 0); -- v_addr is bit vector of bank address
variable v_vec_len : natural range 0 to 4;
variable v_addr_cmd_vector : t_addr_cmd_vector(0 to config_rec.cmds_per_clk -1);
begin
v_addr_cmd_vector := addr_cmd_vector;
v_vec_len := config_rec.cmds_per_clk;
for v_i in 0 to v_vec_len-1 loop
case signal_name is
when addr =>
v_addr := std_logic_vector(to_unsigned(v_addr_cmd_vector(v_i).addr,v_addr'length));
v_addr(mask_bit) := mask_value;
v_addr_cmd_vector(v_i).addr := to_integer(unsigned(v_addr));
when ba =>
v_ba := std_logic_vector(to_unsigned(v_addr_cmd_vector(v_i).ba,v_ba'length));
v_ba(mask_bit) := mask_value;
v_addr_cmd_vector(v_i).ba := to_integer(unsigned(v_ba));
when others =>
report ac_report_prefix & "bit masking not supported for the given signal name" severity failure;
end case;
end loop;
return v_addr_cmd_vector;
end function;
--
end ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg;
--
-- -----------------------------------------------------------------------------
-- Abstract : iram addressing package for the non-levelling AFI PHY sequencer
-- The iram address package (alt_mem_phy_iram_addr_pkg) is
-- used to define the base addresses used for iram writes
-- during calibration.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--
package ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg IS
constant c_ihi_size : natural := 8;
type t_base_hdr_addresses is record
base_hdr : natural;
rrp : natural;
safe_dummy : natural;
required_addr_bits : natural;
end record;
function defaults return t_base_hdr_addresses;
function rrp_pll_phase_mult (dwidth_ratio : in natural;
dqs_capture : in natural
)
return natural;
function iram_wd_for_full_rrp ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
dqs_capture : in natural
)
return natural;
function iram_wd_for_one_pin_rrp ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
dqs_capture : in natural
)
return natural;
function calc_iram_addresses ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
num_ranks : in natural;
dqs_capture : in natural
)
return t_base_hdr_addresses;
--
end ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg;
--
package body ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg IS
-- set some safe default values
function defaults return t_base_hdr_addresses is
variable temp : t_base_hdr_addresses;
begin
temp.base_hdr := 0;
temp.rrp := 0;
temp.safe_dummy := 0;
temp.required_addr_bits := 1;
return temp;
end function;
-- this function determines now many times the PLL phases are swept through per pin
-- i.e. an n * 360 degree phase sweep
function rrp_pll_phase_mult (dwidth_ratio : in natural;
dqs_capture : in natural
)
return natural
is
variable v_output : natural;
begin
if dwidth_ratio = 2 and dqs_capture = 1 then
v_output := 2; -- if dqs_capture then a 720 degree sweep needed in FR
else
v_output := (dwidth_ratio/2);
end if;
return v_output;
end function;
-- function to calculate how many words are required for a rrp sweep over all pins
function iram_wd_for_full_rrp ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
dqs_capture : in natural
)
return natural
is
variable v_output : natural;
variable v_phase_mul : natural;
begin
-- determine the n * 360 degrees of sweep required
v_phase_mul := rrp_pll_phase_mult(dwidth_ratio, dqs_capture);
-- calculate output size
v_output := dq_pins * (((v_phase_mul * pll_phases) + 31) / 32);
return v_output;
end function;
-- function to calculate how many words are required for a rrp sweep over all pins
function iram_wd_for_one_pin_rrp ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
dqs_capture : in natural
)
return natural
is
variable v_output : natural;
variable v_phase_mul : natural;
begin
-- determine the n * 360 degrees of sweep required
v_phase_mul := rrp_pll_phase_mult(dwidth_ratio, dqs_capture);
-- calculate output size
v_output := ((v_phase_mul * pll_phases) + 31) / 32;
return v_output;
end function;
-- return iram addresses
function calc_iram_addresses ( dwidth_ratio : in natural;
pll_phases : in natural;
dq_pins : in natural;
num_ranks : in natural;
dqs_capture : in natural
)
return t_base_hdr_addresses
is
variable working : t_base_hdr_addresses;
variable temp : natural;
variable v_required_words : natural;
begin
working.base_hdr := 0;
working.rrp := working.base_hdr + c_ihi_size;
-- work out required number of address bits
-- + for 1 full rrp calibration
v_required_words := iram_wd_for_full_rrp(dwidth_ratio, pll_phases, dq_pins, dqs_capture) + 2; -- +2 for header + footer
-- * loop per cs
v_required_words := v_required_words * num_ranks;
-- + for 1 rrp_seek result
v_required_words := v_required_words + 3; -- 1 header, 1 word result, 1 footer
-- + 2 mtp_almt passes
v_required_words := v_required_words + 2 * (iram_wd_for_one_pin_rrp(dwidth_ratio, pll_phases, dq_pins, dqs_capture) + 2);
-- + for 2 read_mtp result calculation
v_required_words := v_required_words + 3*2; -- 1 header, 1 word result, 1 footer
-- * possible dwidth_ratio/2 iterations for different ac_nt settings
v_required_words := v_required_words * (dwidth_ratio / 2);
working.safe_dummy := working.rrp + v_required_words;
temp := working.safe_dummy;
working.required_addr_bits := 0;
while (temp >= 1) loop
working.required_addr_bits := working.required_addr_bits + 1;
temp := temp /2;
end loop;
return working;
end function calc_iram_addresses;
--
END ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg;
--
-- -----------------------------------------------------------------------------
-- Abstract : register package for the non-levelling AFI PHY sequencer
-- The registers package (alt_mem_phy_regs_pkg) is used to
-- combine the definition of the registers for the mmi status
-- registers and functions/procedures applied to the registers
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
package ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg is
-- a prefix for all report signals to identify phy and sequencer block
--
constant regs_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (register package) : ";
-- ---------------------------------------------------------------
-- register declarations with associated functions of:
-- default - assign default values
-- write - write data into the reg (from avalon i/f)
-- read - read data from the reg (sent to the avalon i/f)
-- write_clear - clear reg to all zeros
-- ---------------------------------------------------------------
-- TYPE DECLARATIONS
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Read Only Registers
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- cal_status
type t_cal_status is record
iram_addr_width : std_logic_vector(3 downto 0);
out_of_mem : std_logic;
contested_access : std_logic;
cal_fail : std_logic;
cal_success : std_logic;
ctrl_err_code : std_logic_vector(7 downto 0);
trefi_failure : std_logic;
int_ac_1t : std_logic;
dqs_capture : std_logic;
iram_present : std_logic;
active_block : std_logic_vector(3 downto 0);
current_stage : std_logic_vector(7 downto 0);
end record;
-- codvw status
type t_codvw_status is record
cal_codvw_phase : std_logic_vector(7 downto 0);
cal_codvw_size : std_logic_vector(7 downto 0);
codvw_trk_shift : std_logic_vector(11 downto 0);
codvw_grt_one_dvw : std_logic;
end record t_codvw_status;
-- test status report
type t_test_status is record
ack_seen : std_logic_vector(c_hl_ccs_num_stages-1 downto 0);
pll_mmi_err : std_logic_vector(1 downto 0);
pll_busy : std_logic;
end record;
-- define all the read only registers :
type t_ro_regs is record
cal_status : t_cal_status;
codvw_status : t_codvw_status;
test_status : t_test_status;
end record;
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Read / Write Registers
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Calibration control register
type t_hl_css is record
hl_css : std_logic_vector(c_hl_ccs_num_stages-1 downto 0);
cal_start : std_logic;
end record t_hl_css;
-- Mode register A
type t_mr_register_a is record
mr0 : std_logic_vector(c_max_mode_reg_index -1 downto 0);
mr1 : std_logic_vector(c_max_mode_reg_index -1 downto 0);
end record t_mr_register_a;
-- Mode register B
type t_mr_register_b is record
mr2 : std_logic_vector(c_max_mode_reg_index -1 downto 0);
mr3 : std_logic_vector(c_max_mode_reg_index -1 downto 0);
end record t_mr_register_b;
-- algorithm parameterisation register
type t_parameterisation_reg_a is record
nominal_poa_phase_lead : std_logic_vector(3 downto 0);
maximum_poa_delay : std_logic_vector(3 downto 0);
num_phases_per_tck_pll : std_logic_vector(3 downto 0);
pll_360_sweeps : std_logic_vector(3 downto 0);
nominal_dqs_delay : std_logic_vector(2 downto 0);
extend_octrt_by : std_logic_vector(3 downto 0);
delay_octrt_by : std_logic_vector(3 downto 0);
end record;
-- test signal register
type t_if_test_reg is record
pll_phs_shft_phase_sel : natural range 0 to 15;
pll_phs_shft_up_wc : std_logic;
pll_phs_shft_dn_wc : std_logic;
ac_1t_toggle : std_logic; -- unused
tracking_period_ms : std_logic_vector(7 downto 0); -- 0 = as fast as possible approx in ms
tracking_units_are_10us : std_logic;
end record;
-- define all the read/write registers
type t_rw_regs is record
mr_reg_a : t_mr_register_a;
mr_reg_b : t_mr_register_b;
rw_hl_css : t_hl_css;
rw_param_reg : t_parameterisation_reg_a;
rw_if_test : t_if_test_reg;
end record;
-- >>>>>>>>>>>>>>>>>>>>>>>
-- Group all registers
-- >>>>>>>>>>>>>>>>>>>>>>>
type t_mmi_regs is record
rw_regs : t_rw_regs;
ro_regs : t_ro_regs;
enable_writes : std_logic;
end record;
-- FUNCTION DECLARATIONS
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Read Only Registers
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- cal_status
function defaults return t_cal_status;
function defaults ( ctrl_mmi : in t_ctrl_mmi;
USE_IRAM : in std_logic;
dqs_capture : in natural;
int_ac_1t : in std_logic;
trefi_failure : in std_logic;
iram_status : in t_iram_stat;
IRAM_AWIDTH : in natural
) return t_cal_status;
function read (reg : t_cal_status) return std_logic_vector;
-- codvw status
function defaults return t_codvw_status;
function defaults ( dgrb_mmi : t_dgrb_mmi
) return t_codvw_status;
function read (reg : in t_codvw_status) return std_logic_vector;
-- test status report
function defaults return t_test_status;
function defaults ( ctrl_mmi : in t_ctrl_mmi;
pll_mmi : in t_pll_mmi;
rw_if_test : t_if_test_reg
) return t_test_status;
function read (reg : t_test_status) return std_logic_vector;
-- define all the read only registers
function defaults return t_ro_regs;
function defaults (dgrb_mmi : t_dgrb_mmi;
ctrl_mmi : t_ctrl_mmi;
pll_mmi : t_pll_mmi;
rw_if_test : t_if_test_reg;
USE_IRAM : std_logic;
dqs_capture : natural;
int_ac_1t : std_logic;
trefi_failure : std_logic;
iram_status : t_iram_stat;
IRAM_AWIDTH : natural
) return t_ro_regs;
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Read / Write Registers
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Calibration control register
-- high level calibration stage set register comprises a bit vector for
-- the calibration stage coding and the 1 control bit.
function defaults return t_hl_css;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_hl_css;
function read (reg : in t_hl_css) return std_logic_vector;
procedure write_clear (signal reg : inout t_hl_css);
-- Mode register A
-- mode registers 0 and 1 (mr and emr1)
function defaults return t_mr_register_a;
function defaults ( mr0 : in std_logic_vector;
mr1 : in std_logic_vector
) return t_mr_register_a;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_mr_register_a;
function read (reg : in t_mr_register_a) return std_logic_vector;
-- Mode register B
-- mode registers 2 and 3 (emr2 and emr3) - not present in ddr DRAM
function defaults return t_mr_register_b;
function defaults ( mr2 : in std_logic_vector;
mr3 : in std_logic_vector
) return t_mr_register_b;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_mr_register_b;
function read (reg : in t_mr_register_b) return std_logic_vector;
-- algorithm parameterisation register
function defaults return t_parameterisation_reg_a;
function defaults ( NOM_DQS_PHASE_SETTING : in natural;
PLL_STEPS_PER_CYCLE : in natural;
pll_360_sweeps : in natural
) return t_parameterisation_reg_a;
function read ( reg : in t_parameterisation_reg_a) return std_logic_vector;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_parameterisation_reg_a;
-- test signal register
function defaults return t_if_test_reg;
function defaults ( TRACKING_INTERVAL_IN_MS : in natural
) return t_if_test_reg;
function read ( reg : in t_if_test_reg) return std_logic_vector;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_if_test_reg;
procedure write_clear (signal reg : inout t_if_test_reg);
-- define all the read/write registers
function defaults return t_rw_regs;
function defaults(
mr0 : in std_logic_vector;
mr1 : in std_logic_vector;
mr2 : in std_logic_vector;
mr3 : in std_logic_vector;
NOM_DQS_PHASE_SETTING : in natural;
PLL_STEPS_PER_CYCLE : in natural;
pll_360_sweeps : in natural;
TRACKING_INTERVAL_IN_MS : in natural;
C_HL_STAGE_ENABLE : in std_logic_vector(c_hl_ccs_num_stages-1 downto 0)
)return t_rw_regs;
procedure write_clear (signal regs : inout t_rw_regs);
-- >>>>>>>>>>>>>>>>>>>>>>>
-- Group all registers
-- >>>>>>>>>>>>>>>>>>>>>>>
function defaults return t_mmi_regs;
function v_read (mmi_regs : in t_mmi_regs;
address : in natural
) return std_logic_vector;
function read (signal mmi_regs : in t_mmi_regs;
address : in natural
) return std_logic_vector;
procedure write (mmi_regs : inout t_mmi_regs;
address : in natural;
wdata : in std_logic_vector(31 downto 0));
-- >>>>>>>>>>>>>>>>>>>>>>>
-- functions to communicate register settings to other sequencer blocks
-- >>>>>>>>>>>>>>>>>>>>>>>
function pack_record (ip_regs : t_rw_regs) return t_mmi_pll_reconfig;
function pack_record (ip_regs : t_rw_regs) return t_admin_ctrl;
function pack_record (ip_regs : t_rw_regs) return t_mmi_ctrl;
function pack_record ( ip_regs : t_rw_regs) return t_algm_paramaterisation;
-- >>>>>>>>>>>>>>>>>>>>>>>
-- helper functions
-- >>>>>>>>>>>>>>>>>>>>>>>
function to_t_hl_css_reg (hl_css : t_hl_css ) return t_hl_css_reg;
function pack_ack_seen ( cal_stage_ack_seen : in t_cal_stage_ack_seen
) return std_logic_vector;
-- encoding of stage and active block for register setting
function encode_current_stage (ctrl_cmd_id : t_ctrl_cmd_id) return std_logic_vector;
function encode_active_block (active_block : t_ctrl_active_block) return std_logic_vector;
--
end ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg;
--
package body ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg is
-- >>>>>>>>>>>>>>>>>>>>
-- Read Only Registers
-- >>>>>>>>>>>>>>>>>>>
-- ---------------------------------------------------------------
-- CODVW status report
-- ---------------------------------------------------------------
function defaults return t_codvw_status is
variable temp: t_codvw_status;
begin
temp.cal_codvw_phase := (others => '0');
temp.cal_codvw_size := (others => '0');
temp.codvw_trk_shift := (others => '0');
temp.codvw_grt_one_dvw := '0';
return temp;
end function;
function defaults ( dgrb_mmi : t_dgrb_mmi
) return t_codvw_status is
variable temp: t_codvw_status;
begin
temp := defaults;
temp.cal_codvw_phase := dgrb_mmi.cal_codvw_phase;
temp.cal_codvw_size := dgrb_mmi.cal_codvw_size;
temp.codvw_trk_shift := dgrb_mmi.codvw_trk_shift;
temp.codvw_grt_one_dvw := dgrb_mmi.codvw_grt_one_dvw;
return temp;
end function;
function read (reg : in t_codvw_status) return std_logic_vector is
variable temp : std_logic_vector(31 downto 0);
begin
temp := (others => '0');
temp(31 downto 24) := reg.cal_codvw_phase;
temp(23 downto 16) := reg.cal_codvw_size;
temp(15 downto 4) := reg.codvw_trk_shift;
temp(0) := reg.codvw_grt_one_dvw;
return temp;
end function;
-- ---------------------------------------------------------------
-- Calibration status report
-- ---------------------------------------------------------------
function defaults return t_cal_status is
variable temp: t_cal_status;
begin
temp.iram_addr_width := (others => '0');
temp.out_of_mem := '0';
temp.contested_access := '0';
temp.cal_fail := '0';
temp.cal_success := '0';
temp.ctrl_err_code := (others => '0');
temp.trefi_failure := '0';
temp.int_ac_1t := '0';
temp.dqs_capture := '0';
temp.iram_present := '0';
temp.active_block := (others => '0');
temp.current_stage := (others => '0');
return temp;
end function;
function defaults ( ctrl_mmi : in t_ctrl_mmi;
USE_IRAM : in std_logic;
dqs_capture : in natural;
int_ac_1t : in std_logic;
trefi_failure : in std_logic;
iram_status : in t_iram_stat;
IRAM_AWIDTH : in natural
) return t_cal_status is
variable temp : t_cal_status;
begin
temp := defaults;
temp.iram_addr_width := std_logic_vector(to_unsigned(IRAM_AWIDTH, temp.iram_addr_width'length));
temp.out_of_mem := iram_status.out_of_mem;
temp.contested_access := iram_status.contested_access;
temp.cal_fail := ctrl_mmi.ctrl_calibration_fail;
temp.cal_success := ctrl_mmi.ctrl_calibration_success;
temp.ctrl_err_code := ctrl_mmi.ctrl_err_code;
temp.trefi_failure := trefi_failure;
temp.int_ac_1t := int_ac_1t;
if dqs_capture = 1 then
temp.dqs_capture := '1';
elsif dqs_capture = 0 then
temp.dqs_capture := '0';
else
report regs_report_prefix & " invalid value for dqs_capture constant of " & integer'image(dqs_capture) severity failure;
end if;
temp.iram_present := USE_IRAM;
temp.active_block := encode_active_block(ctrl_mmi.ctrl_current_active_block);
temp.current_stage := encode_current_stage(ctrl_mmi.ctrl_current_stage);
return temp;
end function;
-- read for mmi status register
function read ( reg : t_cal_status
) return std_logic_vector is
variable output : std_logic_vector(31 downto 0);
begin
output := (others => '0');
output( 7 downto 0) := reg.current_stage;
output(11 downto 8) := reg.active_block;
output(12) := reg.iram_present;
output(13) := reg.dqs_capture;
output(14) := reg.int_ac_1t;
output(15) := reg.trefi_failure;
output(23 downto 16) := reg.ctrl_err_code;
output(24) := reg.cal_success;
output(25) := reg.cal_fail;
output(26) := reg.contested_access;
output(27) := reg.out_of_mem;
output(31 downto 28) := reg.iram_addr_width;
return output;
end function;
-- ---------------------------------------------------------------
-- Test status report
-- ---------------------------------------------------------------
function defaults return t_test_status is
variable temp: t_test_status;
begin
temp.ack_seen := (others => '0');
temp.pll_mmi_err := (others => '0');
temp.pll_busy := '0';
return temp;
end function;
function defaults ( ctrl_mmi : in t_ctrl_mmi;
pll_mmi : in t_pll_mmi;
rw_if_test : t_if_test_reg
) return t_test_status is
variable temp : t_test_status;
begin
temp := defaults;
temp.ack_seen := pack_ack_seen(ctrl_mmi.ctrl_cal_stage_ack_seen);
temp.pll_mmi_err := pll_mmi.err;
temp.pll_busy := pll_mmi.pll_busy or rw_if_test.pll_phs_shft_up_wc or rw_if_test.pll_phs_shft_dn_wc;
return temp;
end function;
-- read for mmi status register
function read ( reg : t_test_status
) return std_logic_vector is
variable output : std_logic_vector(31 downto 0);
begin
output := (others => '0');
output(31 downto 32-c_hl_ccs_num_stages) := reg.ack_seen;
output( 5 downto 4) := reg.pll_mmi_err;
output(0) := reg.pll_busy;
return output;
end function;
-------------------------------------------------
-- FOR ALL RO REGS:
-------------------------------------------------
function defaults return t_ro_regs is
variable temp: t_ro_regs;
begin
temp.cal_status := defaults;
temp.codvw_status := defaults;
return temp;
end function;
function defaults (dgrb_mmi : t_dgrb_mmi;
ctrl_mmi : t_ctrl_mmi;
pll_mmi : t_pll_mmi;
rw_if_test : t_if_test_reg;
USE_IRAM : std_logic;
dqs_capture : natural;
int_ac_1t : std_logic;
trefi_failure : std_logic;
iram_status : t_iram_stat;
IRAM_AWIDTH : natural
) return t_ro_regs is
variable output : t_ro_regs;
begin
output := defaults;
output.cal_status := defaults(ctrl_mmi, USE_IRAM, dqs_capture, int_ac_1t, trefi_failure, iram_status, IRAM_AWIDTH);
output.codvw_status := defaults(dgrb_mmi);
output.test_status := defaults(ctrl_mmi, pll_mmi, rw_if_test);
return output;
end function;
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- Read / Write registers
-- >>>>>>>>>>>>>>>>>>>>>>>>
-- ---------------------------------------------------------------
-- mode register set A
-- ---------------------------------------------------------------
function defaults return t_mr_register_a is
variable temp :t_mr_register_a;
begin
temp.mr0 := (others => '0');
temp.mr1 := (others => '0');
return temp;
end function;
-- apply default mode register settings to register
function defaults ( mr0 : in std_logic_vector;
mr1 : in std_logic_vector
) return t_mr_register_a is
variable temp :t_mr_register_a;
begin
temp := defaults;
temp.mr0 := mr0(temp.mr0'range);
temp.mr1 := mr1(temp.mr1'range);
return temp;
end function;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_mr_register_a is
variable temp :t_mr_register_a;
begin
temp.mr0 := wdata_in(c_max_mode_reg_index -1 downto 0);
temp.mr1 := wdata_in(c_max_mode_reg_index -1 + 16 downto 16);
return temp;
end function;
function read (reg : in t_mr_register_a) return std_logic_vector is
variable temp : std_logic_vector(31 downto 0) := (others => '0');
begin
temp(c_max_mode_reg_index -1 downto 0) := reg.mr0;
temp(c_max_mode_reg_index -1 + 16 downto 16) := reg.mr1;
return temp;
end function;
-- ---------------------------------------------------------------
-- mode register set B
-- ---------------------------------------------------------------
function defaults return t_mr_register_b is
variable temp :t_mr_register_b;
begin
temp.mr2 := (others => '0');
temp.mr3 := (others => '0');
return temp;
end function;
-- apply default mode register settings to register
function defaults ( mr2 : in std_logic_vector;
mr3 : in std_logic_vector
) return t_mr_register_b is
variable temp :t_mr_register_b;
begin
temp := defaults;
temp.mr2 := mr2(temp.mr2'range);
temp.mr3 := mr3(temp.mr3'range);
return temp;
end function;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_mr_register_b is
variable temp :t_mr_register_b;
begin
temp.mr2 := wdata_in(c_max_mode_reg_index -1 downto 0);
temp.mr3 := wdata_in(c_max_mode_reg_index -1 + 16 downto 16);
return temp;
end function;
function read (reg : in t_mr_register_b) return std_logic_vector is
variable temp : std_logic_vector(31 downto 0) := (others => '0');
begin
temp(c_max_mode_reg_index -1 downto 0) := reg.mr2;
temp(c_max_mode_reg_index -1 + 16 downto 16) := reg.mr3;
return temp;
end function;
-- ---------------------------------------------------------------
-- HL CSS (high level calibration state status)
-- ---------------------------------------------------------------
function defaults return t_hl_css is
variable temp : t_hl_css;
begin
temp.hl_css := (others => '0');
temp.cal_start := '0';
return temp;
end function;
function defaults ( C_HL_STAGE_ENABLE : in std_logic_vector(c_hl_ccs_num_stages-1 downto 0)
) return t_hl_css is
variable temp: t_hl_css;
begin
temp := defaults;
temp.hl_css := temp.hl_css OR C_HL_STAGE_ENABLE;
return temp;
end function;
function read ( reg : in t_hl_css) return std_logic_vector is
variable temp : std_logic_vector (31 downto 0) := (others => '0');
begin
temp(30 downto 30-c_hl_ccs_num_stages+1) := reg.hl_css;
temp(0) := reg.cal_start;
return temp;
end function;
function write (wdata_in : std_logic_vector(31 downto 0) )return t_hl_css is
variable reg : t_hl_css;
begin
reg.hl_css := wdata_in(30 downto 30-c_hl_ccs_num_stages+1);
reg.cal_start := wdata_in(0);
return reg;
end function;
procedure write_clear (signal reg : inout t_hl_css) is
begin
reg.cal_start <= '0';
end procedure;
-- ---------------------------------------------------------------
-- paramaterisation of sequencer through Avalon interface
-- ---------------------------------------------------------------
function defaults return t_parameterisation_reg_a is
variable temp : t_parameterisation_reg_a;
begin
temp.nominal_poa_phase_lead := (others => '0');
temp.maximum_poa_delay := (others => '0');
temp.pll_360_sweeps := "0000";
temp.num_phases_per_tck_pll := "0011";
temp.nominal_dqs_delay := (others => '0');
temp.extend_octrt_by := "0100";
temp.delay_octrt_by := "0000";
return temp;
end function;
-- reset the paramterisation reg to given values
function defaults ( NOM_DQS_PHASE_SETTING : in natural;
PLL_STEPS_PER_CYCLE : in natural;
pll_360_sweeps : in natural
) return t_parameterisation_reg_a is
variable temp: t_parameterisation_reg_a;
begin
temp := defaults;
temp.num_phases_per_tck_pll := std_logic_vector(to_unsigned(PLL_STEPS_PER_CYCLE /8 , temp.num_phases_per_tck_pll'high + 1 ));
temp.pll_360_sweeps := std_logic_vector(to_unsigned(pll_360_sweeps , temp.pll_360_sweeps'high + 1 ));
temp.nominal_dqs_delay := std_logic_vector(to_unsigned(NOM_DQS_PHASE_SETTING , temp.nominal_dqs_delay'high + 1 ));
temp.extend_octrt_by := std_logic_vector(to_unsigned(5 , temp.extend_octrt_by'high + 1 ));
temp.delay_octrt_by := std_logic_vector(to_unsigned(6 , temp.delay_octrt_by'high + 1 ));
return temp;
end function;
function read ( reg : in t_parameterisation_reg_a) return std_logic_vector is
variable temp : std_logic_vector (31 downto 0) := (others => '0');
begin
temp( 3 downto 0) := reg.pll_360_sweeps;
temp( 7 downto 4) := reg.num_phases_per_tck_pll;
temp(10 downto 8) := reg.nominal_dqs_delay;
temp(19 downto 16) := reg.nominal_poa_phase_lead;
temp(23 downto 20) := reg.maximum_poa_delay;
temp(27 downto 24) := reg.extend_octrt_by;
temp(31 downto 28) := reg.delay_octrt_by;
return temp;
end function;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_parameterisation_reg_a is
variable reg : t_parameterisation_reg_a;
begin
reg.pll_360_sweeps := wdata_in( 3 downto 0);
reg.num_phases_per_tck_pll := wdata_in( 7 downto 4);
reg.nominal_dqs_delay := wdata_in(10 downto 8);
reg.nominal_poa_phase_lead := wdata_in(19 downto 16);
reg.maximum_poa_delay := wdata_in(23 downto 20);
reg.extend_octrt_by := wdata_in(27 downto 24);
reg.delay_octrt_by := wdata_in(31 downto 28);
return reg;
end function;
-- ---------------------------------------------------------------
-- t_if_test_reg - additional test support register
-- ---------------------------------------------------------------
function defaults return t_if_test_reg is
variable temp : t_if_test_reg;
begin
temp.pll_phs_shft_phase_sel := 0;
temp.pll_phs_shft_up_wc := '0';
temp.pll_phs_shft_dn_wc := '0';
temp.ac_1t_toggle := '0';
temp.tracking_period_ms := "10000000"; -- 127 ms interval
temp.tracking_units_are_10us := '0';
return temp;
end function;
-- reset the paramterisation reg to given values
function defaults ( TRACKING_INTERVAL_IN_MS : in natural
) return t_if_test_reg is
variable temp: t_if_test_reg;
begin
temp := defaults;
temp.tracking_period_ms := std_logic_vector(to_unsigned(TRACKING_INTERVAL_IN_MS, temp.tracking_period_ms'length));
return temp;
end function;
function read ( reg : in t_if_test_reg) return std_logic_vector is
variable temp : std_logic_vector (31 downto 0) := (others => '0');
begin
temp( 3 downto 0) := std_logic_vector(to_unsigned(reg.pll_phs_shft_phase_sel,4));
temp(4) := reg.pll_phs_shft_up_wc;
temp(5) := reg.pll_phs_shft_dn_wc;
temp(16) := reg.ac_1t_toggle;
temp(15 downto 8) := reg.tracking_period_ms;
temp(20) := reg.tracking_units_are_10us;
return temp;
end function;
function write (wdata_in : std_logic_vector(31 downto 0)) return t_if_test_reg is
variable reg : t_if_test_reg;
begin
reg.pll_phs_shft_phase_sel := to_integer(unsigned(wdata_in( 3 downto 0)));
reg.pll_phs_shft_up_wc := wdata_in(4);
reg.pll_phs_shft_dn_wc := wdata_in(5);
reg.ac_1t_toggle := wdata_in(16);
reg.tracking_period_ms := wdata_in(15 downto 8);
reg.tracking_units_are_10us := wdata_in(20);
return reg;
end function;
procedure write_clear (signal reg : inout t_if_test_reg) is
begin
reg.ac_1t_toggle <= '0';
reg.pll_phs_shft_up_wc <= '0';
reg.pll_phs_shft_dn_wc <= '0';
end procedure;
-- ---------------------------------------------------------------
-- RW Regs, record of read/write register records (to simplify handling)
-- ---------------------------------------------------------------
function defaults return t_rw_regs is
variable temp : t_rw_regs;
begin
temp.mr_reg_a := defaults;
temp.mr_reg_b := defaults;
temp.rw_hl_css := defaults;
temp.rw_param_reg := defaults;
temp.rw_if_test := defaults;
return temp;
end function;
function defaults(
mr0 : in std_logic_vector;
mr1 : in std_logic_vector;
mr2 : in std_logic_vector;
mr3 : in std_logic_vector;
NOM_DQS_PHASE_SETTING : in natural;
PLL_STEPS_PER_CYCLE : in natural;
pll_360_sweeps : in natural;
TRACKING_INTERVAL_IN_MS : in natural;
C_HL_STAGE_ENABLE : in std_logic_vector(c_hl_ccs_num_stages-1 downto 0)
)return t_rw_regs is
variable temp : t_rw_regs;
begin
temp := defaults;
temp.mr_reg_a := defaults(mr0, mr1);
temp.mr_reg_b := defaults(mr2, mr3);
temp.rw_param_reg := defaults(NOM_DQS_PHASE_SETTING,
PLL_STEPS_PER_CYCLE,
pll_360_sweeps);
temp.rw_if_test := defaults(TRACKING_INTERVAL_IN_MS);
temp.rw_hl_css := defaults(C_HL_STAGE_ENABLE);
return temp;
end function;
procedure write_clear (signal regs : inout t_rw_regs) is
begin
write_clear(regs.rw_if_test);
write_clear(regs.rw_hl_css);
end procedure;
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
-- All mmi registers:
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
function defaults return t_mmi_regs is
variable v_mmi_regs : t_mmi_regs;
begin
v_mmi_regs.rw_regs := defaults;
v_mmi_regs.ro_regs := defaults;
v_mmi_regs.enable_writes := '0';
return v_mmi_regs;
end function;
function v_read (mmi_regs : in t_mmi_regs;
address : in natural
) return std_logic_vector is
variable output : std_logic_vector(31 downto 0);
begin
output := (others => '0');
case address is
-- status register
when c_regofst_cal_status => output := read (mmi_regs.ro_regs.cal_status);
-- debug access register
when c_regofst_debug_access =>
if (mmi_regs.enable_writes = '1') then
output := c_mmi_access_codeword;
else
output := (others => '0');
end if;
-- test i/f to check which stages have acknowledged a command and pll checks
when c_regofst_test_status => output := read(mmi_regs.ro_regs.test_status);
-- mode registers
when c_regofst_mr_register_a => output := read(mmi_regs.rw_regs.mr_reg_a);
when c_regofst_mr_register_b => output := read(mmi_regs.rw_regs.mr_reg_b);
-- codvw r/o status register
when c_regofst_codvw_status => output := read(mmi_regs.ro_regs.codvw_status);
-- read/write registers
when c_regofst_hl_css => output := read(mmi_regs.rw_regs.rw_hl_css);
when c_regofst_if_param => output := read(mmi_regs.rw_regs.rw_param_reg);
when c_regofst_if_test => output := read(mmi_regs.rw_regs.rw_if_test);
when others => report regs_report_prefix & "MMI registers detected an attempt to read to non-existant register location" severity warning;
-- set illegal addr interrupt.
end case;
return output;
end function;
function read (signal mmi_regs : in t_mmi_regs;
address : in natural
) return std_logic_vector is
variable output : std_logic_vector(31 downto 0);
variable v_mmi_regs : t_mmi_regs;
begin
v_mmi_regs := mmi_regs;
output := v_read(v_mmi_regs, address);
return output;
end function;
procedure write (mmi_regs : inout t_mmi_regs;
address : in natural;
wdata : in std_logic_vector(31 downto 0)) is
begin
-- intercept writes to codeword. This needs to be set for iRAM access :
if address = c_regofst_debug_access then
if wdata = c_mmi_access_codeword then
mmi_regs.enable_writes := '1';
else
mmi_regs.enable_writes := '0';
end if;
else
case address is
-- read only registers
when c_regofst_cal_status |
c_regofst_codvw_status |
c_regofst_test_status =>
report regs_report_prefix & "MMI registers detected an attempt to write to read only register number" & integer'image(address) severity failure;
-- read/write registers
when c_regofst_mr_register_a => mmi_regs.rw_regs.mr_reg_a := write(wdata);
when c_regofst_mr_register_b => mmi_regs.rw_regs.mr_reg_b := write(wdata);
when c_regofst_hl_css => mmi_regs.rw_regs.rw_hl_css := write(wdata);
when c_regofst_if_param => mmi_regs.rw_regs.rw_param_reg := write(wdata);
when c_regofst_if_test => mmi_regs.rw_regs.rw_if_test := write(wdata);
when others => -- set illegal addr interrupt.
report regs_report_prefix & "MMI registers detected an attempt to write to non existant register, with expected number" & integer'image(address) severity failure;
end case;
end if;
end procedure;
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
-- the following functions enable register data to be communicated to other sequencer blocks
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
function pack_record ( ip_regs : t_rw_regs
) return t_algm_paramaterisation is
variable output : t_algm_paramaterisation;
begin
-- default assignments
output.num_phases_per_tck_pll := 16;
output.pll_360_sweeps := 1;
output.nominal_dqs_delay := 2;
output.nominal_poa_phase_lead := 1;
output.maximum_poa_delay := 5;
output.odt_enabled := false;
output.num_phases_per_tck_pll := to_integer(unsigned(ip_regs.rw_param_reg.num_phases_per_tck_pll)) * 8;
case ip_regs.rw_param_reg.nominal_dqs_delay is
when "010" => output.nominal_dqs_delay := 2;
when "001" => output.nominal_dqs_delay := 1;
when "000" => output.nominal_dqs_delay := 0;
when "011" => output.nominal_dqs_delay := 3;
when others => report regs_report_prefix &
"there is a unsupported number of DQS taps (" &
natural'image(to_integer(unsigned(ip_regs.rw_param_reg.nominal_dqs_delay))) &
") being advertised as the standard value" severity error;
end case;
case ip_regs.rw_param_reg.nominal_poa_phase_lead is
when "0001" => output.nominal_poa_phase_lead := 1;
when "0010" => output.nominal_poa_phase_lead := 2;
when "0011" => output.nominal_poa_phase_lead := 3;
when "0000" => output.nominal_poa_phase_lead := 0;
when others => report regs_report_prefix &
"there is an unsupported nominal postamble phase lead paramater set (" &
natural'image(to_integer(unsigned(ip_regs.rw_param_reg.nominal_poa_phase_lead))) &
")" severity error;
end case;
if ( (ip_regs.mr_reg_a.mr1(2) = '1')
or (ip_regs.mr_reg_a.mr1(6) = '1')
or (ip_regs.mr_reg_a.mr1(9) = '1')
) then
output.odt_enabled := true;
end if;
output.pll_360_sweeps := to_integer(unsigned(ip_regs.rw_param_reg.pll_360_sweeps));
output.maximum_poa_delay := to_integer(unsigned(ip_regs.rw_param_reg.maximum_poa_delay));
output.extend_octrt_by := to_integer(unsigned(ip_regs.rw_param_reg.extend_octrt_by));
output.delay_octrt_by := to_integer(unsigned(ip_regs.rw_param_reg.delay_octrt_by));
output.tracking_period_ms := to_integer(unsigned(ip_regs.rw_if_test.tracking_period_ms));
return output;
end function;
function pack_record (ip_regs : t_rw_regs) return t_mmi_pll_reconfig is
variable output : t_mmi_pll_reconfig;
begin
output.pll_phs_shft_phase_sel := ip_regs.rw_if_test.pll_phs_shft_phase_sel;
output.pll_phs_shft_up_wc := ip_regs.rw_if_test.pll_phs_shft_up_wc;
output.pll_phs_shft_dn_wc := ip_regs.rw_if_test.pll_phs_shft_dn_wc;
return output;
end function;
function pack_record (ip_regs : t_rw_regs) return t_admin_ctrl is
variable output : t_admin_ctrl := defaults;
begin
output.mr0 := ip_regs.mr_reg_a.mr0;
output.mr1 := ip_regs.mr_reg_a.mr1;
output.mr2 := ip_regs.mr_reg_b.mr2;
output.mr3 := ip_regs.mr_reg_b.mr3;
return output;
end function;
function pack_record (ip_regs : t_rw_regs) return t_mmi_ctrl is
variable output : t_mmi_ctrl := defaults;
begin
output.hl_css := to_t_hl_css_reg (ip_regs.rw_hl_css);
output.calibration_start := ip_regs.rw_hl_css.cal_start;
output.tracking_period_ms := to_integer(unsigned(ip_regs.rw_if_test.tracking_period_ms));
output.tracking_orvd_to_10ms := ip_regs.rw_if_test.tracking_units_are_10us;
return output;
end function;
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
-- Helper functions :
-- >>>>>>>>>>>>>>>>>>>>>>>>>>
function to_t_hl_css_reg (hl_css : t_hl_css
) return t_hl_css_reg is
variable output : t_hl_css_reg := defaults;
begin
output.phy_initialise_dis := hl_css.hl_css(c_hl_css_reg_phy_initialise_dis_bit);
output.init_dram_dis := hl_css.hl_css(c_hl_css_reg_init_dram_dis_bit);
output.write_ihi_dis := hl_css.hl_css(c_hl_css_reg_write_ihi_dis_bit);
output.cal_dis := hl_css.hl_css(c_hl_css_reg_cal_dis_bit);
output.write_btp_dis := hl_css.hl_css(c_hl_css_reg_write_btp_dis_bit);
output.write_mtp_dis := hl_css.hl_css(c_hl_css_reg_write_mtp_dis_bit);
output.read_mtp_dis := hl_css.hl_css(c_hl_css_reg_read_mtp_dis_bit);
output.rrp_reset_dis := hl_css.hl_css(c_hl_css_reg_rrp_reset_dis_bit);
output.rrp_sweep_dis := hl_css.hl_css(c_hl_css_reg_rrp_sweep_dis_bit);
output.rrp_seek_dis := hl_css.hl_css(c_hl_css_reg_rrp_seek_dis_bit);
output.rdv_dis := hl_css.hl_css(c_hl_css_reg_rdv_dis_bit);
output.poa_dis := hl_css.hl_css(c_hl_css_reg_poa_dis_bit);
output.was_dis := hl_css.hl_css(c_hl_css_reg_was_dis_bit);
output.adv_rd_lat_dis := hl_css.hl_css(c_hl_css_reg_adv_rd_lat_dis_bit);
output.adv_wr_lat_dis := hl_css.hl_css(c_hl_css_reg_adv_wr_lat_dis_bit);
output.prep_customer_mr_setup_dis := hl_css.hl_css(c_hl_css_reg_prep_customer_mr_setup_dis_bit);
output.tracking_dis := hl_css.hl_css(c_hl_css_reg_tracking_dis_bit);
return output;
end function;
-- pack the ack seen record element into a std_logic_vector
function pack_ack_seen ( cal_stage_ack_seen : in t_cal_stage_ack_seen
) return std_logic_vector is
variable v_output: std_logic_vector(c_hl_ccs_num_stages-1 downto 0);
variable v_start : natural range 0 to c_hl_ccs_num_stages-1;
begin
v_output := (others => '0');
v_output(c_hl_css_reg_cal_dis_bit ) := cal_stage_ack_seen.cal;
v_output(c_hl_css_reg_phy_initialise_dis_bit ) := cal_stage_ack_seen.phy_initialise;
v_output(c_hl_css_reg_init_dram_dis_bit ) := cal_stage_ack_seen.init_dram;
v_output(c_hl_css_reg_write_ihi_dis_bit ) := cal_stage_ack_seen.write_ihi;
v_output(c_hl_css_reg_write_btp_dis_bit ) := cal_stage_ack_seen.write_btp;
v_output(c_hl_css_reg_write_mtp_dis_bit ) := cal_stage_ack_seen.write_mtp;
v_output(c_hl_css_reg_read_mtp_dis_bit ) := cal_stage_ack_seen.read_mtp;
v_output(c_hl_css_reg_rrp_reset_dis_bit ) := cal_stage_ack_seen.rrp_reset;
v_output(c_hl_css_reg_rrp_sweep_dis_bit ) := cal_stage_ack_seen.rrp_sweep;
v_output(c_hl_css_reg_rrp_seek_dis_bit ) := cal_stage_ack_seen.rrp_seek;
v_output(c_hl_css_reg_rdv_dis_bit ) := cal_stage_ack_seen.rdv;
v_output(c_hl_css_reg_poa_dis_bit ) := cal_stage_ack_seen.poa;
v_output(c_hl_css_reg_was_dis_bit ) := cal_stage_ack_seen.was;
v_output(c_hl_css_reg_adv_rd_lat_dis_bit ) := cal_stage_ack_seen.adv_rd_lat;
v_output(c_hl_css_reg_adv_wr_lat_dis_bit ) := cal_stage_ack_seen.adv_wr_lat;
v_output(c_hl_css_reg_prep_customer_mr_setup_dis_bit) := cal_stage_ack_seen.prep_customer_mr_setup;
v_output(c_hl_css_reg_tracking_dis_bit ) := cal_stage_ack_seen.tracking_setup;
return v_output;
end function;
-- reg encoding of current stage
function encode_current_stage (ctrl_cmd_id : t_ctrl_cmd_id
) return std_logic_vector is
variable output : std_logic_vector(7 downto 0);
begin
case ctrl_cmd_id is
when cmd_idle => output := X"00";
when cmd_phy_initialise => output := X"01";
when cmd_init_dram |
cmd_prog_cal_mr => output := X"02";
when cmd_write_ihi => output := X"03";
when cmd_write_btp => output := X"04";
when cmd_write_mtp => output := X"05";
when cmd_read_mtp => output := X"06";
when cmd_rrp_reset => output := X"07";
when cmd_rrp_sweep => output := X"08";
when cmd_rrp_seek => output := X"09";
when cmd_rdv => output := X"0A";
when cmd_poa => output := X"0B";
when cmd_was => output := X"0C";
when cmd_prep_adv_rd_lat => output := X"0D";
when cmd_prep_adv_wr_lat => output := X"0E";
when cmd_prep_customer_mr_setup => output := X"0F";
when cmd_tr_due => output := X"10";
when others =>
null;
report regs_report_prefix & "unknown cal command (" & t_ctrl_cmd_id'image(ctrl_cmd_id) & ") seen in encode_current_stage function" severity failure;
end case;
return output;
end function;
-- reg encoding of current active block
function encode_active_block (active_block : t_ctrl_active_block
) return std_logic_vector is
variable output : std_logic_vector(3 downto 0);
begin
case active_block is
when idle => output := X"0";
when admin => output := X"1";
when dgwb => output := X"2";
when dgrb => output := X"3";
when proc => output := X"4";
when setup => output := X"5";
when iram => output := X"6";
when others =>
output := X"7";
report regs_report_prefix & "unknown active_block seen in encode_active_block function" severity failure;
end case;
return output;
end function;
--
end ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg;
--
-- -----------------------------------------------------------------------------
-- Abstract : mmi block for the non-levelling AFI PHY sequencer
-- This is an optional block with an Avalon interface and status
-- register instantiations to enhance the debug capabilities of
-- the sequencer. The format of the block is:
-- a) an Avalon interface which supports different avalon and
-- sequencer clock sources
-- b) mmi status registers (which hold information about the
-- successof the calibration)
-- c) a read interface to the iram to enable debug through the
-- avalon interface.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_mmi is
generic (
-- physical interface width definitions
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
MEM_IF_DQS_CAPTURE : natural;
DWIDTH_RATIO : natural;
CLOCK_INDEX_WIDTH : natural;
MEM_IF_CLK_PAIR_COUNT : natural;
MEM_IF_ADDR_WIDTH : natural;
MEM_IF_BANKADDR_WIDTH : natural;
MEM_IF_NUM_RANKS : natural;
ADV_LAT_WIDTH : natural;
RESYNCHRONISE_AVALON_DBG : natural;
AV_IF_ADDR_WIDTH : natural;
MEM_IF_MEMTYPE : string;
-- setup / algorithm information
NOM_DQS_PHASE_SETTING : natural;
SCAN_CLK_DIVIDE_BY : natural;
RDP_ADDR_WIDTH : natural;
PLL_STEPS_PER_CYCLE : natural;
IOE_PHASES_PER_TCK : natural;
IOE_DELAYS_PER_PHS : natural;
MEM_IF_CLK_PS : natural;
-- initial mode register settings
PHY_DEF_MR_1ST : std_logic_vector(15 downto 0);
PHY_DEF_MR_2ND : std_logic_vector(15 downto 0);
PHY_DEF_MR_3RD : std_logic_vector(15 downto 0);
PHY_DEF_MR_4TH : std_logic_vector(15 downto 0);
PRESET_RLAT : natural; -- read latency preset value
CAPABILITIES : natural; -- sequencer capabilities flags
USE_IRAM : std_logic; -- RFU
IRAM_AWIDTH : natural;
TRACKING_INTERVAL_IN_MS : natural;
READ_LAT_WIDTH : natural
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
--synchronous Avalon debug interface (internally re-synchronised to input clock)
dbg_seq_clk : in std_logic;
dbg_seq_rst_n : in std_logic;
dbg_seq_addr : in std_logic_vector(AV_IF_ADDR_WIDTH -1 downto 0);
dbg_seq_wr : in std_logic;
dbg_seq_rd : in std_logic;
dbg_seq_cs : in std_logic;
dbg_seq_wr_data : in std_logic_vector(31 downto 0);
seq_dbg_rd_data : out std_logic_vector(31 downto 0);
seq_dbg_waitrequest : out std_logic;
-- mmi to admin interface
regs_admin_ctrl : out t_admin_ctrl;
admin_regs_status : in t_admin_stat;
trefi_failure : in std_logic;
-- mmi to iram interface
mmi_iram : out t_iram_ctrl;
mmi_iram_enable_writes : out std_logic;
iram_status : in t_iram_stat;
-- mmi to control interface
mmi_ctrl : out t_mmi_ctrl;
ctrl_mmi : in t_ctrl_mmi;
int_ac_1t : in std_logic;
invert_ac_1t : out std_logic;
-- global parameterisation record
parameterisation_rec : out t_algm_paramaterisation;
-- mmi pll interface
pll_mmi : in t_pll_mmi;
mmi_pll : out t_mmi_pll_reconfig;
-- codvw status signals
dgrb_mmi : in t_dgrb_mmi
);
end entity;
library work;
-- The registers package (alt_mem_phy_regs_pkg) is used to combine the definition of the
-- registers for the mmi status registers and functions/procedures applied to the registers
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg.all;
-- The iram address package (alt_mem_phy_iram_addr_pkg) is used to define the base addresses used
-- for iram writes during calibration
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg.all;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_mmi IS
-- maximum function
function max (a, b : natural) return natural is
begin
if a > b then
return a;
else
return b;
end if;
end function;
-- -------------------------------------------
-- constant definitions
-- -------------------------------------------
constant c_pll_360_sweeps : natural := rrp_pll_phase_mult(DWIDTH_RATIO, MEM_IF_DQS_CAPTURE);
constant c_response_lat : natural := 6;
constant c_codeword : std_logic_vector(31 downto 0) := c_mmi_access_codeword;
constant c_int_iram_start_size : natural := max(IRAM_AWIDTH, 4);
-- enable for ctrl state machine states
constant c_slv_hl_stage_enable : std_logic_vector(31 downto 0) := std_logic_vector(to_unsigned(CAPABILITIES, 32));
constant c_hl_stage_enable : std_logic_vector(c_hl_ccs_num_stages-1 downto 0) := c_slv_hl_stage_enable(c_hl_ccs_num_stages-1 downto 0);
-- a prefix for all report signals to identify phy and sequencer block
--
constant mmi_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (mmi) : ";
-- --------------------------------------------
-- internal signals
-- --------------------------------------------
-- internal clock domain register interface signals
signal int_wdata : std_logic_vector(31 downto 0);
signal int_rdata : std_logic_vector(31 downto 0);
signal int_address : std_logic_vector(AV_IF_ADDR_WIDTH-1 downto 0);
signal int_read : std_logic;
signal int_cs : std_logic;
signal int_write : std_logic;
signal waitreq_int : std_logic;
-- register storage
-- contains:
-- read only (ro_regs)
-- read/write (rw_regs)
-- enable_writes flag
signal mmi_regs : t_mmi_regs := defaults;
signal mmi_rw_regs_initialised : std_logic;
-- this counter ensures that the mmi waits for c_response_lat clocks before
-- responding to a new Avalon request
signal waitreq_count : natural range 0 to 15;
signal waitreq_count_is_zero : std_logic;
-- register error signals
signal int_ac_1t_r : std_logic;
signal trefi_failure_r : std_logic;
-- iram ready - calibration complete and USE_IRAM high
signal iram_ready : std_logic;
begin -- architecture struct
-- the following signals are reserved for future use
invert_ac_1t <= '0';
-- --------------------------------------------------------------
-- generate for synchronous avalon interface
-- --------------------------------------------------------------
simply_registered_avalon : if RESYNCHRONISE_AVALON_DBG = 0 generate
begin
process (rst_n, clk)
begin
if rst_n = '0' then
int_wdata <= (others => '0');
int_address <= (others => '0');
int_read <= '0';
int_write <= '0';
int_cs <= '0';
elsif rising_edge(clk) then
int_wdata <= dbg_seq_wr_data;
int_address <= dbg_seq_addr;
int_read <= dbg_seq_rd;
int_write <= dbg_seq_wr;
int_cs <= dbg_seq_cs;
end if;
end process;
seq_dbg_rd_data <= int_rdata;
seq_dbg_waitrequest <= waitreq_int and (dbg_seq_rd or dbg_seq_wr) and dbg_seq_cs;
end generate simply_registered_avalon;
-- --------------------------------------------------------------
-- clock domain crossing for asynchronous mmi interface
-- --------------------------------------------------------------
re_synchronise_avalon : if RESYNCHRONISE_AVALON_DBG = 1 generate
--clock domain crossing signals
signal ccd_new_cmd : std_logic;
signal ccd_new_cmd_ack : std_logic;
signal ccd_cmd_done : std_logic;
signal ccd_cmd_done_ack : std_logic;
signal ccd_rd_data : std_logic_vector(dbg_seq_wr_data'range);
signal ccd_cmd_done_ack_t : std_logic;
signal ccd_cmd_done_ack_2t : std_logic;
signal ccd_cmd_done_ack_3t : std_logic;
signal ccd_cmd_done_t : std_logic;
signal ccd_cmd_done_2t : std_logic;
signal ccd_cmd_done_3t : std_logic;
signal ccd_new_cmd_t : std_logic;
signal ccd_new_cmd_2t : std_logic;
signal ccd_new_cmd_3t : std_logic;
signal ccd_new_cmd_ack_t : std_logic;
signal ccd_new_cmd_ack_2t : std_logic;
signal ccd_new_cmd_ack_3t : std_logic;
signal cmd_pending : std_logic;
signal seq_clk_waitreq_int : std_logic;
begin
process (rst_n, clk)
begin
if rst_n = '0' then
int_wdata <= (others => '0');
int_address <= (others => '0');
int_read <= '0';
int_write <= '0';
int_cs <= '0';
ccd_new_cmd_ack <= '0';
ccd_new_cmd_t <= '0';
ccd_new_cmd_2t <= '0';
ccd_new_cmd_3t <= '0';
elsif rising_edge(clk) then
ccd_new_cmd_t <= ccd_new_cmd;
ccd_new_cmd_2t <= ccd_new_cmd_t;
ccd_new_cmd_3t <= ccd_new_cmd_2t;
if ccd_new_cmd_3t = '0' and ccd_new_cmd_2t = '1' then
int_wdata <= dbg_seq_wr_data;
int_address <= dbg_seq_addr;
int_read <= dbg_seq_rd;
int_write <= dbg_seq_wr;
int_cs <= '1';
ccd_new_cmd_ack <= '1';
elsif ccd_new_cmd_3t = '1' and ccd_new_cmd_2t = '0' then
ccd_new_cmd_ack <= '0';
end if;
if int_cs = '1' and waitreq_int= '0' then
int_cs <= '0';
int_read <= '0';
int_write <= '0';
end if;
end if;
end process;
-- process to generate new cmd
process (dbg_seq_rst_n, dbg_seq_clk)
begin
if dbg_seq_rst_n = '0' then
ccd_new_cmd <= '0';
ccd_new_cmd_ack_t <= '0';
ccd_new_cmd_ack_2t <= '0';
ccd_new_cmd_ack_3t <= '0';
cmd_pending <= '0';
elsif rising_edge(dbg_seq_clk) then
ccd_new_cmd_ack_t <= ccd_new_cmd_ack;
ccd_new_cmd_ack_2t <= ccd_new_cmd_ack_t;
ccd_new_cmd_ack_3t <= ccd_new_cmd_ack_2t;
if ccd_new_cmd = '0' and dbg_seq_cs = '1' and cmd_pending = '0' then
ccd_new_cmd <= '1';
cmd_pending <= '1';
elsif ccd_new_cmd_ack_2t = '1' and ccd_new_cmd_ack_3t = '0' then
ccd_new_cmd <= '0';
end if;
-- use falling edge of cmd_done
if cmd_pending = '1' and ccd_cmd_done_2t = '0' and ccd_cmd_done_3t = '1' then
cmd_pending <= '0';
end if;
end if;
end process;
-- process to take read data back and transfer it across the clock domains
process (rst_n, clk)
begin
if rst_n = '0' then
ccd_cmd_done <= '0';
ccd_rd_data <= (others => '0');
ccd_cmd_done_ack_3t <= '0';
ccd_cmd_done_ack_2t <= '0';
ccd_cmd_done_ack_t <= '0';
elsif rising_edge(clk) then
if ccd_cmd_done_ack_2t = '1' and ccd_cmd_done_ack_3t = '0' then
ccd_cmd_done <= '0';
elsif waitreq_int = '0' then
ccd_cmd_done <= '1';
ccd_rd_data <= int_rdata;
end if;
ccd_cmd_done_ack_3t <= ccd_cmd_done_ack_2t;
ccd_cmd_done_ack_2t <= ccd_cmd_done_ack_t;
ccd_cmd_done_ack_t <= ccd_cmd_done_ack;
end if;
end process;
process (dbg_seq_rst_n, dbg_seq_clk)
begin
if dbg_seq_rst_n = '0' then
ccd_cmd_done_ack <= '0';
ccd_cmd_done_3t <= '0';
ccd_cmd_done_2t <= '0';
ccd_cmd_done_t <= '0';
seq_dbg_rd_data <= (others => '0');
seq_clk_waitreq_int <= '1';
elsif rising_edge(dbg_seq_clk) then
seq_clk_waitreq_int <= '1';
if ccd_cmd_done_2t = '1' and ccd_cmd_done_3t = '0' then
seq_clk_waitreq_int <= '0';
ccd_cmd_done_ack <= '1';
seq_dbg_rd_data <= ccd_rd_data; -- if read
elsif ccd_cmd_done_2t = '0' and ccd_cmd_done_3t = '1' then
ccd_cmd_done_ack <= '0';
end if;
ccd_cmd_done_3t <= ccd_cmd_done_2t;
ccd_cmd_done_2t <= ccd_cmd_done_t;
ccd_cmd_done_t <= ccd_cmd_done;
end if;
end process;
seq_dbg_waitrequest <= seq_clk_waitreq_int and (dbg_seq_rd or dbg_seq_wr) and dbg_seq_cs;
end generate re_synchronise_avalon;
-- register some inputs for speed.
process (rst_n, clk)
begin
if rst_n = '0' then
int_ac_1t_r <= '0';
trefi_failure_r <= '0';
elsif rising_edge(clk) then
int_ac_1t_r <= int_ac_1t;
trefi_failure_r <= trefi_failure;
end if;
end process;
-- mmi not able to write to iram in current instance of mmi block
mmi_iram_enable_writes <= '0';
-- check if iram ready
process (rst_n, clk)
begin
if rst_n = '0' then
iram_ready <= '0';
elsif rising_edge(clk) then
if USE_IRAM = '0' then
iram_ready <= '0';
else
if ctrl_mmi.ctrl_calibration_success = '1' or ctrl_mmi.ctrl_calibration_fail = '1' then
iram_ready <= '1';
else
iram_ready <= '0';
end if;
end if;
end if;
end process;
-- --------------------------------------------------------------
-- single registered process for mmi access.
-- --------------------------------------------------------------
process (rst_n, clk)
variable v_mmi_regs : t_mmi_regs;
begin
if rst_n = '0' then
mmi_regs <= defaults;
mmi_rw_regs_initialised <= '0';
-- this register records whether the c_codeword has been written to address 0x0001
-- once it has, then other writes are accepted.
mmi_regs.enable_writes <= '0';
int_rdata <= (others => '0');
waitreq_int <= '1';
-- clear wait request counter
waitreq_count <= 0;
waitreq_count_is_zero <= '1';
-- iram interface defaults
mmi_iram <= defaults;
elsif rising_edge(clk) then
-- default assignment
waitreq_int <= '1';
write_clear(mmi_regs.rw_regs);
-- only initialise rw_regs once after hard reset
if mmi_rw_regs_initialised = '0' then
mmi_rw_regs_initialised <= '1';
--reset all read/write regs and read path ouput registers and apply default MRS Settings.
mmi_regs.rw_regs <= defaults(PHY_DEF_MR_1ST,
PHY_DEF_MR_2ND,
PHY_DEF_MR_3RD,
PHY_DEF_MR_4TH,
NOM_DQS_PHASE_SETTING,
PLL_STEPS_PER_CYCLE,
c_pll_360_sweeps, -- number of times 360 degrees is swept
TRACKING_INTERVAL_IN_MS,
c_hl_stage_enable);
end if;
-- bit packing input data structures into the ro_regs structure, for reading
mmi_regs.ro_regs <= defaults(dgrb_mmi,
ctrl_mmi,
pll_mmi,
mmi_regs.rw_regs.rw_if_test,
USE_IRAM,
MEM_IF_DQS_CAPTURE,
int_ac_1t_r,
trefi_failure_r,
iram_status,
IRAM_AWIDTH);
-- write has priority over read
if int_write = '1' and int_cs = '1' and waitreq_count_is_zero = '1' and waitreq_int = '1' then
-- mmi local register write
if to_integer(unsigned(int_address(int_address'high downto 4))) = 0 then
v_mmi_regs := mmi_regs;
write(v_mmi_regs, to_integer(unsigned(int_address(3 downto 0))), int_wdata);
if mmi_regs.enable_writes = '1' then
v_mmi_regs.rw_regs.rw_hl_css.hl_css := c_hl_stage_enable or v_mmi_regs.rw_regs.rw_hl_css.hl_css;
end if;
mmi_regs <= v_mmi_regs;
-- handshake for safe transactions
waitreq_int <= '0';
waitreq_count <= c_response_lat;
-- iram write just handshake back (no write supported)
else
waitreq_int <= '0';
waitreq_count <= c_response_lat;
end if;
elsif int_read = '1' and int_cs = '1' and waitreq_count_is_zero = '1' and waitreq_int = '1' then
-- mmi local register read
if to_integer(unsigned(int_address(int_address'high downto 4))) = 0 then
int_rdata <= read(mmi_regs, to_integer(unsigned(int_address(3 downto 0))));
waitreq_count <= c_response_lat;
waitreq_int <= '0'; -- acknowledge read command regardless.
-- iram being addressed
elsif to_integer(unsigned(int_address(int_address'high downto c_int_iram_start_size))) = 1
and iram_ready = '1'
then
mmi_iram.read <= '1';
mmi_iram.addr <= to_integer(unsigned(int_address(IRAM_AWIDTH -1 downto 0)));
if iram_status.done = '1' then
waitreq_int <= '0';
mmi_iram.read <= '0';
waitreq_count <= c_response_lat;
int_rdata <= iram_status.rdata;
end if;
else -- respond and keep the interface from hanging
int_rdata <= x"DEADBEEF";
waitreq_int <= '0';
waitreq_count <= c_response_lat;
end if;
elsif waitreq_count /= 0 then
waitreq_count <= waitreq_count -1;
-- if performing a write, set back to defaults. If not, default anyway
mmi_iram <= defaults;
end if;
if waitreq_count = 1 or waitreq_count = 0 then
waitreq_count_is_zero <= '1'; -- as it will be next clock cycle
else
waitreq_count_is_zero <= '0';
end if;
-- supply iram read data when ready
if iram_status.done = '1' then
int_rdata <= iram_status.rdata;
end if;
end if;
end process;
-- pack the registers into the output data structures
regs_admin_ctrl <= pack_record(mmi_regs.rw_regs);
parameterisation_rec <= pack_record(mmi_regs.rw_regs);
mmi_pll <= pack_record(mmi_regs.rw_regs);
mmi_ctrl <= pack_record(mmi_regs.rw_regs);
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : admin block for the non-levelling AFI PHY sequencer
-- The admin block supports the autonomy of the sequencer from
-- the memory interface controller. In this task admin handles
-- memory initialisation (incl. the setting of mode registers)
-- and memory refresh, bank activation and pre-charge commands
-- (during memory interface calibration). Once calibration is
-- complete admin is 'idle' and control of the memory device is
-- passed to the users chosen memory interface controller. The
-- supported memory types are exclusively DDR, DDR2 and DDR3.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The address and command package (alt_mem_phy_addr_cmd_pkg) is used to combine DRAM address
-- and command signals in one record and unify the functions operating on this record.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_admin is
generic (
-- physical interface width definitions
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
DWIDTH_RATIO : natural;
CLOCK_INDEX_WIDTH : natural;
MEM_IF_CLK_PAIR_COUNT : natural;
MEM_IF_ADDR_WIDTH : natural;
MEM_IF_BANKADDR_WIDTH : natural;
MEM_IF_NUM_RANKS : natural;
ADV_LAT_WIDTH : natural;
MEM_IF_DQSN_EN : natural;
MEM_IF_MEMTYPE : string;
-- calibration address information
MEM_IF_CAL_BANK : natural; -- Bank to which calibration data is written
MEM_IF_CAL_BASE_ROW : natural;
GENERATE_ADDITIONAL_DBG_RTL : natural;
NON_OP_EVAL_MD : string; -- non_operational evaluation mode (used when GENERATE_ADDITIONAL_DBG_RTL = 1)
-- timing parameters
MEM_IF_CLK_PS : natural;
TINIT_TCK : natural; -- initial delay
TINIT_RST : natural -- used for DDR3 device support
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
-- the 2 signals below are unused for non-levelled sequencer (maintained for equivalent interface to levelled sequencer)
mem_ac_swapped_ranks : in std_logic_vector(MEM_IF_NUM_RANKS - 1 downto 0);
ctl_cal_byte_lanes : in std_logic_vector(MEM_IF_NUM_RANKS * MEM_IF_DQS_WIDTH - 1 downto 0);
-- addr/cmd interface
seq_ac : out t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
seq_ac_sel : out std_logic;
-- determined from MR settings
enable_odt : out std_logic;
-- interface to the mmi block
regs_admin_ctrl_rec : in t_admin_ctrl;
admin_regs_status_rec : out t_admin_stat;
trefi_failure : out std_logic;
-- interface to the ctrl block
ctrl_admin : in t_ctrl_command;
admin_ctrl : out t_ctrl_stat;
-- interface with dgrb/dgwb blocks
ac_access_req : in std_logic;
ac_access_gnt : out std_logic;
-- calibration status signals (from ctrl block)
cal_fail : in std_logic;
cal_success : in std_logic;
-- recalibrate request issued
ctl_recalibrate_req : in std_logic
);
end entity;
library work;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_admin is
constant c_max_mode_reg_index : natural := 12;
-- timing below is safe for range 80-400MHz operation - taken from worst case DDR2 (JEDEC JESD79-2E) / DDR3 (JESD79-3B)
-- Note: timings account for worst case use for both full rate and half rate ALTMEMPHY interfaces
constant c_init_prech_delay : natural := 162; -- precharge delay (360ns = tRFC+10ns) (TXPR for DDR3)
constant c_trp_in_clks : natural := 8; -- set equal to trp / tck (trp = 15ns)
constant c_tmrd_in_clks : natural := 4; -- maximum 4 clock cycles (DDR3)
constant c_tmod_in_clks : natural := 8; -- ODT update from MRS command (tmod = 12ns (DDR2))
constant c_trrd_min_in_clks : natural := 4; -- minimum clk cycles between bank activate cmds (10ns)
constant c_trcd_min_in_clks : natural := 8; -- minimum bank activate to read/write cmd (15ns)
-- the 2 constants below are parameterised to MEM_IF_CLK_PS due to the large range of possible clock frequency
constant c_trfc_min_in_clks : natural := (350000/MEM_IF_CLK_PS)/(DWIDTH_RATIO/2) + 2; -- refresh-refresh timing (worst case trfc = 350 ns (DDR3))
constant c_trefi_min_in_clks : natural := (3900000/MEM_IF_CLK_PS)/(DWIDTH_RATIO/2) - 2; -- average refresh interval worst case trefi = 3.9 us (industrial grade devices)
constant c_max_num_stacked_refreshes : natural := 8; -- max no. of stacked refreshes allowed
constant c_max_wait_value : natural := 4; -- delay before moving from s_idle to s_refresh_state
-- DDR3 specific:
constant c_zq_init_duration_clks : natural := 514; -- full rate (worst case) cycle count for tZQCL init
constant c_tzqcs : natural := 66; -- number of full rate clock cycles
-- below is a record which is used to parameterise the address and command signals (addr_cmd) used in this block
constant c_seq_addr_cmd_config : t_addr_cmd_config_rec := set_config_rec(MEM_IF_ADDR_WIDTH, MEM_IF_BANKADDR_WIDTH, MEM_IF_NUM_RANKS, DWIDTH_RATIO, MEM_IF_MEMTYPE);
-- a prefix for all report signals to identify phy and sequencer block
--
constant admin_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (admin) : ";
-- state type for admin_state (main state machine of admin block)
type t_admin_state is
(
s_reset, -- reset state
s_run_init_seq, -- run the initialisation sequence (up to but not including MR setting)
s_program_cal_mrs, -- program the mode registers ready for calibration (this is the user settings
-- with some overloads and extra init functionality)
s_idle, -- idle (i.e. maintaining refresh to max)
s_topup_refresh, -- make sure refreshes are maxed out before going on.
s_topup_refresh_done, -- wait for tRFC after refresh command
s_zq_cal_short, -- ZQCAL short command (issued prior to activate) - DDR3 only
s_access_act, -- activate
s_access, -- dgrb, dgwb accesses,
s_access_precharge, -- precharge all memory banks
s_prog_user_mrs, -- program user mode register settings
s_dummy_wait, -- wait before going to s_refresh state
s_refresh, -- issue a memory refresh command
s_refresh_done, -- wait for trfc after refresh command
s_non_operational -- special debug state to toggle interface if calibration fails
);
signal state : t_admin_state; -- admin block state machine
-- state type for ac_state
type t_ac_state is
( s_0 ,
s_1 ,
s_2 ,
s_3 ,
s_4 ,
s_5 ,
s_6 ,
s_7 ,
s_8 ,
s_9 ,
s_10,
s_11,
s_12,
s_13,
s_14);
-- enforce one-hot fsm encoding
attribute syn_encoding : string;
attribute syn_encoding of t_ac_state : TYPE is "one-hot";
signal ac_state : t_ac_state; -- state machine for sub-states of t_admin_state states
signal stage_counter : natural range 0 to 2**18 - 1; -- counter to support memory timing delays
signal stage_counter_zero : std_logic;
signal addr_cmd : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1); -- internal copy of output DRAM addr/cmd signals
signal mem_init_complete : std_logic; -- signifies memory initialisation is complete
signal cal_complete : std_logic; -- calibration complete (equals: cal_success OR cal_fail)
signal int_mr0 : std_logic_vector(regs_admin_ctrl_rec.mr0'range); -- an internal copy of mode register settings
signal int_mr1 : std_logic_vector(regs_admin_ctrl_rec.mr0'range);
signal int_mr2 : std_logic_vector(regs_admin_ctrl_rec.mr0'range);
signal int_mr3 : std_logic_vector(regs_admin_ctrl_rec.mr0'range);
signal refresh_count : natural range c_trefi_min_in_clks downto 0; -- determine when refresh is due
signal refresh_due : std_logic; -- need to do a refresh now
signal refresh_done : std_logic; -- pulse when refresh complete
signal num_stacked_refreshes : natural range 0 to c_max_num_stacked_refreshes - 1; -- can stack upto 8 refreshes (for DDR2)
signal refreshes_maxed : std_logic; -- signal refreshes are maxed out
signal initial_refresh_issued : std_logic; -- to start the refresh counter off
signal ctrl_rec : t_ctrl_command;
-- last state logic
signal command_started : std_logic; -- provides a pulse when admin starts processing a command
signal command_done : std_logic; -- provides a pulse when admin completes processing a command is completed
signal finished_state : std_logic; -- finished current t_admin_state state
signal admin_req_extended : std_logic; -- keep requests for this block asserted until it is an ack is asserted
signal current_cs : natural range 0 to MEM_IF_NUM_RANKS - 1; -- which chip select being programmed at this instance
signal per_cs_init_seen : std_logic_vector(MEM_IF_NUM_RANKS - 1 downto 0);
-- some signals to enable non_operational debug (optimised away if GENERATE_ADDITIONAL_DBG_RTL = 0)
signal nop_toggle_signal : t_addr_cmd_signals;
signal nop_toggle_pin : natural range 0 to MEM_IF_ADDR_WIDTH - 1; -- track which pin in a signal to toggle
signal nop_toggle_value : std_logic;
begin -- architecture struct
-- concurrent assignment of internal addr_cmd to output port seq_ac
process (addr_cmd)
begin
seq_ac <= addr_cmd;
end process;
-- generate calibration complete signal
process (cal_success, cal_fail)
begin
cal_complete <= cal_success or cal_fail;
end process;
-- register the control command record
process (clk, rst_n)
begin
if rst_n = '0' then
ctrl_rec <= defaults;
elsif rising_edge(clk) then
ctrl_rec <= ctrl_admin;
end if;
end process;
-- extend the admin block request until ack is asserted
process (clk, rst_n)
begin
if rst_n = '0' then
admin_req_extended <= '0';
elsif rising_edge(clk) then
if ( (ctrl_rec.command_req = '1') and ( curr_active_block(ctrl_rec.command) = admin) ) then
admin_req_extended <= '1';
elsif command_started = '1' then -- this is effectively a copy of command_ack generation
admin_req_extended <= '0';
end if;
end if;
end process;
-- generate the current_cs signal to track which cs accessed by PHY at any instance
process (clk, rst_n)
begin
if rst_n = '0' then
current_cs <= 0;
elsif rising_edge(clk) then
if ctrl_rec.command_req = '1' then
current_cs <= ctrl_rec.command_op.current_cs;
end if;
end if;
end process;
-- -----------------------------------------------------------------------------
-- refresh logic: DDR/DDR2/DDR3 allows upto 8 refreshes to be "stacked" or queued up.
-- In the idle state, will ensure refreshes are issued when necessary. Then,
-- when an access_request is received, 7 topup refreshes will be done to max out
-- the number of queued refreshes. That way, we know we have the maximum time
-- available before another refresh is due.
-- -----------------------------------------------------------------------------
-- initial_refresh_issued flag: used to sync refresh_count
process (clk, rst_n)
begin
if rst_n = '0' then
initial_refresh_issued <= '0';
elsif rising_edge(clk) then
if cal_complete = '1' then
initial_refresh_issued <= '0';
else
if state = s_refresh_done or
state = s_topup_refresh_done then
initial_refresh_issued <= '1';
end if;
end if;
end if;
end process;
-- refresh timer: used to work out when a refresh is due
process (clk, rst_n)
begin
if rst_n = '0' then
refresh_count <= c_trefi_min_in_clks;
elsif rising_edge(clk) then
if cal_complete = '1' then
refresh_count <= c_trefi_min_in_clks;
else
if refresh_count = 0 or
initial_refresh_issued = '0' or
(refreshes_maxed = '1' and refresh_done = '1') then -- if refresh issued when already maxed
refresh_count <= c_trefi_min_in_clks;
else
refresh_count <= refresh_count - 1;
end if;
end if;
end if;
end process;
-- refresh_due generation: 1 cycle pulse to indicate that c_trefi_min_in_clks has elapsed, and
-- therefore a refresh is due
process (clk, rst_n)
begin
if rst_n = '0' then
refresh_due <= '0';
elsif rising_edge(clk) then
if refresh_count = 0 and cal_complete = '0' then
refresh_due <= '1';
else
refresh_due <= '0';
end if;
end if;
end process;
-- counter to keep track of number of refreshes "stacked". NB: Up to 8
-- refreshes can be stacked.
process (clk, rst_n)
begin
if rst_n = '0' then
num_stacked_refreshes <= 0;
trefi_failure <= '0'; -- default no trefi failure
elsif rising_edge (clk) then
if state = s_reset then
trefi_failure <= '0'; -- default no trefi failure (in restart)
end if;
if cal_complete = '1' then
num_stacked_refreshes <= 0;
else
if refresh_due = '1' and num_stacked_refreshes /= 0 then
num_stacked_refreshes <= num_stacked_refreshes - 1;
elsif refresh_done = '1' and num_stacked_refreshes /= c_max_num_stacked_refreshes - 1 then
num_stacked_refreshes <= num_stacked_refreshes + 1;
end if;
-- debug message if stacked refreshes are depleted and refresh is due
if refresh_due = '1' and num_stacked_refreshes = 0 and initial_refresh_issued = '1' then
report admin_report_prefix & "error refresh is due and num_stacked_refreshes is zero" severity error;
trefi_failure <= '1'; -- persist
end if;
end if;
end if;
end process;
-- generate signal to state if refreshes are maxed out
process (clk, rst_n)
begin
if rst_n = '0' then
refreshes_maxed <= '0';
elsif rising_edge (clk) then
if num_stacked_refreshes < c_max_num_stacked_refreshes - 1 then
refreshes_maxed <= '0';
else
refreshes_maxed <= '1';
end if;
end if;
end process;
-- ----------------------------------------------------
-- Mode register selection
-- -----------------------------------------------------
int_mr0(regs_admin_ctrl_rec.mr0'range) <= regs_admin_ctrl_rec.mr0;
int_mr1(regs_admin_ctrl_rec.mr1'range) <= regs_admin_ctrl_rec.mr1;
int_mr2(regs_admin_ctrl_rec.mr2'range) <= regs_admin_ctrl_rec.mr2;
int_mr3(regs_admin_ctrl_rec.mr3'range) <= regs_admin_ctrl_rec.mr3;
-- -------------------------------------------------------
-- State machine
-- -------------------------------------------------------
process(rst_n, clk)
begin
if rst_n = '0' then
state <= s_reset;
command_done <= '0';
command_started <= '0';
elsif rising_edge(clk) then
-- Last state logic
command_done <= '0';
command_started <= '0';
case state is
when s_reset |
s_non_operational =>
if ctrl_rec.command = cmd_init_dram and admin_req_extended = '1' then
state <= s_run_init_seq;
command_started <= '1';
end if;
when s_run_init_seq =>
if finished_state = '1' then
state <= s_idle;
command_done <= '1';
end if;
when s_program_cal_mrs =>
if finished_state = '1' then
if refreshes_maxed = '0' and mem_init_complete = '1' then -- only refresh if all ranks initialised
state <= s_topup_refresh;
else
state <= s_idle;
end if;
command_done <= '1';
end if;
when s_idle =>
if ac_access_req = '1' then
state <= s_topup_refresh;
elsif ctrl_rec.command = cmd_init_dram and admin_req_extended = '1' then -- start initialisation sequence
state <= s_run_init_seq;
command_started <= '1';
elsif ctrl_rec.command = cmd_prog_cal_mr and admin_req_extended = '1' then -- program mode registers (used for >1 chip select)
state <= s_program_cal_mrs;
command_started <= '1';
-- always enter s_prog_user_mrs via topup refresh
elsif ctrl_rec.command = cmd_prep_customer_mr_setup and admin_req_extended = '1' then
state <= s_topup_refresh;
elsif refreshes_maxed = '0' and mem_init_complete = '1' then -- only refresh once all ranks initialised
state <= s_dummy_wait;
end if;
when s_dummy_wait =>
if finished_state = '1' then
state <= s_refresh;
end if;
when s_topup_refresh =>
if finished_state = '1' then
state <= s_topup_refresh_done;
end if;
when s_topup_refresh_done =>
if finished_state = '1' then -- to ensure trfc is not violated
if refreshes_maxed = '0' then
state <= s_topup_refresh;
elsif ctrl_rec.command = cmd_prep_customer_mr_setup and admin_req_extended = '1' then
state <= s_prog_user_mrs;
command_started <= '1';
elsif ac_access_req = '1' then
if MEM_IF_MEMTYPE = "DDR3" then
state <= s_zq_cal_short;
else
state <= s_access_act;
end if;
else
state <= s_idle;
end if;
end if;
when s_zq_cal_short => -- DDR3 only
if finished_state = '1' then
state <= s_access_act;
end if;
when s_access_act =>
if finished_state = '1' then
state <= s_access;
end if;
when s_access =>
if ac_access_req = '0' then
state <= s_access_precharge;
end if;
when s_access_precharge =>
-- ensure precharge all timer has elapsed.
if finished_state = '1' then
state <= s_idle;
end if;
when s_prog_user_mrs =>
if finished_state = '1' then
state <= s_idle;
command_done <= '1';
end if;
when s_refresh =>
if finished_state = '1' then
state <= s_refresh_done;
end if;
when s_refresh_done =>
if finished_state = '1' then -- to ensure trfc is not violated
if refreshes_maxed = '0' then
state <= s_refresh;
else
state <= s_idle;
end if;
end if;
when others =>
state <= s_reset;
end case;
if cal_complete = '1' then
state <= s_idle;
if GENERATE_ADDITIONAL_DBG_RTL = 1 and cal_success = '0' then
state <= s_non_operational; -- if calibration failed and debug enabled then toggle pins in pre-defined pattern
end if;
end if;
-- if recalibrating then put admin in reset state to
-- avoid issuing refresh commands when not needed
if ctl_recalibrate_req = '1' then
state <= s_reset;
end if;
end if;
end process;
-- --------------------------------------------------
-- process to generate initialisation complete
-- --------------------------------------------------
process (rst_n, clk)
begin
if rst_n = '0' then
mem_init_complete <= '0';
elsif rising_edge(clk) then
if to_integer(unsigned(per_cs_init_seen)) = 2**MEM_IF_NUM_RANKS - 1 then
mem_init_complete <= '1';
else
mem_init_complete <= '0';
end if;
end if;
end process;
-- --------------------------------------------------
-- process to generate addr/cmd.
-- --------------------------------------------------
process(rst_n, clk)
variable v_mr_overload : std_logic_vector(regs_admin_ctrl_rec.mr0'range);
-- required for non_operational state only
variable v_nop_ac_0 : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
variable v_nop_ac_1 : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
begin
if rst_n = '0' then
ac_state <= s_0;
stage_counter <= 0;
stage_counter_zero <= '1';
finished_state <= '0';
seq_ac_sel <= '1';
refresh_done <= '0';
per_cs_init_seen <= (others => '0');
addr_cmd <= int_pup_reset(c_seq_addr_cmd_config);
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
nop_toggle_signal <= addr;
nop_toggle_pin <= 0;
nop_toggle_value <= '0';
end if;
elsif rising_edge(clk) then
finished_state <= '0';
refresh_done <= '0';
-- address / command path control
-- if seq_ac_sel = 1 then sequencer has control of a/c
-- if seq_ac_sel = 0 then memory controller has control of a/c
seq_ac_sel <= '1';
if cal_complete = '1' then
if cal_success = '1' or
GENERATE_ADDITIONAL_DBG_RTL = 0 then -- hand over interface if cal successful or no debug enabled
seq_ac_sel <= '0';
end if;
end if;
-- if recalibration request then take control of a/c path
if ctl_recalibrate_req = '1' then
seq_ac_sel <= '1';
end if;
if state = s_reset then
addr_cmd <= reset(c_seq_addr_cmd_config);
stage_counter <= 0;
elsif state /= s_run_init_seq and
state /= s_non_operational then
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
end if;
if (stage_counter = 1 or stage_counter = 0) then
stage_counter_zero <= '1';
else
stage_counter_zero <= '0';
end if;
if stage_counter_zero /= '1' and state /= s_reset then
stage_counter <= stage_counter -1;
else
stage_counter_zero <= '0';
case state is
when s_run_init_seq =>
per_cs_init_seen <= (others => '0'); -- per cs test
if MEM_IF_MEMTYPE = "DDR" or MEM_IF_MEMTYPE = "DDR2" then
case ac_state is
-- JEDEC (JESD79-2E) stage c
when s_0 to s_9 =>
ac_state <= t_ac_state'succ(ac_state);
stage_counter <= (TINIT_TCK/10)+1;
addr_cmd <= maintain_pd_or_sr(c_seq_addr_cmd_config,
deselect(c_seq_addr_cmd_config, addr_cmd),
2**MEM_IF_NUM_RANKS -1);
-- JEDEC (JESD79-2E) stage d
when s_10 =>
ac_state <= s_11;
stage_counter <= c_init_prech_delay;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
when s_11 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
-- finish sequence by going into s_program_cal_mrs state
when others =>
ac_state <= s_0;
end case;
elsif MEM_IF_MEMTYPE = "DDR3" then -- DDR3 specific initialisation sequence
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= TINIT_RST + 1;
addr_cmd <= reset(c_seq_addr_cmd_config);
when s_1 to s_10 =>
ac_state <= t_ac_state'succ(ac_state);
stage_counter <= (TINIT_TCK/10) + 1;
addr_cmd <= maintain_pd_or_sr(c_seq_addr_cmd_config,
deselect(c_seq_addr_cmd_config, addr_cmd),
2**MEM_IF_NUM_RANKS -1);
when s_11 =>
ac_state <= s_12;
stage_counter <= c_init_prech_delay;
addr_cmd <= deselect(c_seq_addr_cmd_config, addr_cmd);
when s_12 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
-- finish sequence by going into s_program_cal_mrs state
when others =>
ac_state <= s_0;
end case;
else
report admin_report_prefix & "unsupported memory type specified" severity error;
end if;
-- end of initialisation sequence
when s_program_cal_mrs =>
if MEM_IF_MEMTYPE = "DDR2" then -- DDR2 style mode register settings
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 1;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
-- JEDEC (JESD79-2E) stage d
when s_1 =>
ac_state <= s_2;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**current_cs); -- rank
-- JEDEC (JESD79-2E) stage e
when s_2 =>
ac_state <= s_3;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
2, -- mode register number
int_mr2(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage f
when s_3 =>
ac_state <= s_4;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
3, -- mode register number
int_mr3(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage g
when s_4 =>
ac_state <= s_5;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr1(c_max_mode_reg_index downto 0);
v_mr_overload(0) := '0'; -- override DLL enable
v_mr_overload(9 downto 7) := "000"; -- required in JESD79-2E (but not in JESD79-2B)
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
v_mr_overload , -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage h
when s_5 =>
ac_state <= s_6;
stage_counter <= c_tmod_in_clks;
addr_cmd <= dll_reset(c_seq_addr_cmd_config, -- configuration
int_mr0(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage i
when s_6 =>
ac_state <= s_7;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**MEM_IF_NUM_RANKS - 1); -- rank(s)
-- JEDEC (JESD79-2E) stage j
when s_7 =>
ac_state <= s_8;
stage_counter <= c_trfc_min_in_clks;
addr_cmd <= refresh(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
2**current_cs); -- rank
-- JEDEC (JESD79-2E) stage j - second refresh
when s_8 =>
ac_state <= s_9;
stage_counter <= c_trfc_min_in_clks;
addr_cmd <= refresh(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
2**current_cs); -- rank
-- JEDEC (JESD79-2E) stage k
when s_9 =>
ac_state <= s_10;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr0(c_max_mode_reg_index downto 3) & "010"; -- override to burst length 4
v_mr_overload(8) := '0'; -- required in JESD79-2E
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
0, -- mode register number
v_mr_overload, -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage l - wait 200 cycles
when s_10 =>
ac_state <= s_11;
stage_counter <= 200;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
-- JEDEC (JESD79-2E) stage l - OCD default
when s_11 =>
ac_state <= s_12;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr1(c_max_mode_reg_index downto 0);
v_mr_overload(9 downto 7) := "111"; -- OCD calibration default (i.e. OCD unused)
v_mr_overload(0) := '0'; -- override for DLL enable
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
v_mr_overload , -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
-- JEDEC (JESD79-2E) stage l - OCD cal exit
when s_12 =>
ac_state <= s_13;
stage_counter <= c_tmod_in_clks;
v_mr_overload := int_mr1(c_max_mode_reg_index downto 0);
v_mr_overload(9 downto 7) := "000"; -- OCD calibration exit
v_mr_overload(0) := '0'; -- override for DLL enable
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
v_mr_overload , -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
per_cs_init_seen(current_cs) <= '1';
-- JEDEC (JESD79-2E) stage m - cal finished
when s_13 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
null;
end case;
elsif MEM_IF_MEMTYPE = "DDR" then -- DDR style mode register setting following JEDEC (JESD79E)
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 1;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
when s_1 =>
ac_state <= s_2;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**current_cs); -- rank(s)
when s_2 =>
ac_state <= s_3;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr1(c_max_mode_reg_index downto 0);
v_mr_overload(0) := '0'; -- override DLL enable
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
v_mr_overload , -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_3 =>
ac_state <= s_4;
stage_counter <= c_tmod_in_clks;
addr_cmd <= dll_reset(c_seq_addr_cmd_config, -- configuration
int_mr0(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_4 =>
ac_state <= s_5;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**MEM_IF_NUM_RANKS - 1); -- rank(s)
when s_5 =>
ac_state <= s_6;
stage_counter <= c_trfc_min_in_clks;
addr_cmd <= refresh(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
2**current_cs); -- rank
when s_6 =>
ac_state <= s_7;
stage_counter <= c_trfc_min_in_clks;
addr_cmd <= refresh(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
2**current_cs); -- rank
when s_7 =>
ac_state <= s_8;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr0(c_max_mode_reg_index downto 3) & "010"; -- override to burst length 4
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
0, -- mode register number
v_mr_overload, -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_8 =>
ac_state <= s_9;
stage_counter <= 200;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
per_cs_init_seen(current_cs) <= '1';
when s_9 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
null;
end case;
elsif MEM_IF_MEMTYPE = "DDR3" then
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= c_trp_in_clks;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
when s_1 =>
ac_state <= s_2;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
2, -- mode register number
int_mr2(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_2 =>
ac_state <= s_3;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
3, -- mode register number
int_mr3(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_3 =>
ac_state <= s_4;
stage_counter <= c_tmrd_in_clks;
v_mr_overload := int_mr1(c_max_mode_reg_index downto 0);
v_mr_overload(0) := '0'; -- Override for DLL enable
v_mr_overload(12) := '0'; -- output buffer enable.
v_mr_overload(7) := '0'; -- Disable Write levelling
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
v_mr_overload, -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_4 =>
ac_state <= s_5;
stage_counter <= c_tmod_in_clks;
v_mr_overload := int_mr0(c_max_mode_reg_index downto 0);
v_mr_overload(1 downto 0) := "01"; -- override to on the fly burst length choice
v_mr_overload(7) := '0'; -- test mode not enabled
v_mr_overload(8) := '1'; -- DLL reset
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
0, -- mode register number
v_mr_overload, -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_5 =>
ac_state <= s_6;
stage_counter <= c_zq_init_duration_clks;
addr_cmd <= ZQCL(c_seq_addr_cmd_config, -- configuration
2**current_cs); -- rank
per_cs_init_seen(current_cs) <= '1';
when s_6 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
else
report admin_report_prefix & "unsupported memory type specified" severity error;
end if;
-- end of s_program_cal_mrs case
when s_prog_user_mrs =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 1;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
when s_1 =>
if MEM_IF_MEMTYPE = "DDR" then -- for DDR memory skip MR2/3 because not present
ac_state <= s_4;
else -- for DDR2/DDR3 all MRs programmed
ac_state <= s_2;
end if;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**MEM_IF_NUM_RANKS - 1); -- rank(s)
when s_2 =>
ac_state <= s_3;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
2, -- mode register number
int_mr2(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_3 =>
ac_state <= s_4;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
3, -- mode register number
int_mr3(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
if to_integer(unsigned(int_mr3)) /= 0 then
report admin_report_prefix & " mode register 3 is expected to have a value of 0 but has a value of : " &
integer'image(to_integer(unsigned(int_mr3))) severity warning;
end if;
when s_4 =>
ac_state <= s_5;
stage_counter <= c_tmrd_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
1, -- mode register number
int_mr1(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
if (MEM_IF_DQSN_EN = 0) and (int_mr1(10) = '0') and (MEM_IF_MEMTYPE = "DDR2") then
report admin_report_prefix & "mode register and generic conflict:" & LF &
"* generic MEM_IF_DQSN_EN is set to 'disable' DQSN" & LF &
"* user mode register MEM_IF_MR1 bit 10 is set to 'enable' DQSN" severity warning;
end if;
when s_5 =>
ac_state <= s_6;
stage_counter <= c_tmod_in_clks;
addr_cmd <= load_mode(c_seq_addr_cmd_config, -- configuration
0, -- mode register number
int_mr0(c_max_mode_reg_index downto 0), -- mode register value
2**current_cs, -- rank
false); -- remap address and bank address
when s_6 =>
ac_state <= s_7;
stage_counter <= 1;
when s_7 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
-- end of s_prog_user_mr case
when s_access_precharge =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 8;
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
when s_1 =>
ac_state <= s_2;
stage_counter <= c_trp_in_clks;
addr_cmd <= precharge_all(c_seq_addr_cmd_config, -- configuration
2**MEM_IF_NUM_RANKS - 1); -- rank(s)
when s_2 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
when s_topup_refresh | s_refresh =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 1;
when s_1 =>
ac_state <= s_2;
stage_counter <= 1;
addr_cmd <= refresh(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
2**MEM_IF_NUM_RANKS - 1); -- rank
when s_2 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
when s_topup_refresh_done | s_refresh_done =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= c_trfc_min_in_clks;
refresh_done <= '1'; -- ensure trfc not violated
when s_1 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
when s_zq_cal_short =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= 1;
when s_1 =>
ac_state <= s_2;
stage_counter <= c_tzqcs;
addr_cmd <= ZQCS(c_seq_addr_cmd_config, -- configuration
2**current_cs); -- all ranks
when s_2 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
when s_access_act =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= c_trrd_min_in_clks;
when s_1 =>
ac_state <= s_2;
stage_counter <= c_trcd_min_in_clks;
addr_cmd <= activate(c_seq_addr_cmd_config, -- configuration
addr_cmd, -- previous value
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_ROW, -- row address
2**current_cs); -- rank
when s_2 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
-- counter to delay transition from s_idle to s_refresh - this is to ensure a refresh command is not sent
-- just as we enter operational state (could cause a trfc violation)
when s_dummy_wait =>
case ac_state is
when s_0 =>
ac_state <= s_1;
stage_counter <= c_max_wait_value;
when s_1 =>
ac_state <= s_0;
stage_counter <= 1;
finished_state <= '1';
when others =>
ac_state <= s_0;
end case;
when s_reset =>
stage_counter <= 1;
-- default some s_non_operational signals
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
nop_toggle_signal <= addr;
nop_toggle_pin <= 0;
nop_toggle_value <= '0';
end if;
when s_non_operational => -- if failed then output a recognised pattern to the memory (Only executes if GENERATE_ADDITIONAL_DBG_RTL set)
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
if NON_OP_EVAL_MD = "PIN_FINDER" then -- toggle pins in turn for 200 memory clk cycles
stage_counter <= 200/(DWIDTH_RATIO/2); -- 200 mem_clk cycles
case nop_toggle_signal is
when addr =>
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, addr, '0');
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, addr, nop_toggle_value, nop_toggle_pin);
nop_toggle_value <= not nop_toggle_value;
if nop_toggle_value = '1' then
if nop_toggle_pin = MEM_IF_ADDR_WIDTH-1 then
nop_toggle_signal <= ba;
nop_toggle_pin <= 0;
else
nop_toggle_pin <= nop_toggle_pin + 1;
end if;
end if;
when ba =>
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, ba, '0');
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, ba, nop_toggle_value, nop_toggle_pin);
nop_toggle_value <= not nop_toggle_value;
if nop_toggle_value = '1' then
if nop_toggle_pin = MEM_IF_BANKADDR_WIDTH-1 then
nop_toggle_signal <= cas_n;
nop_toggle_pin <= 0;
else
nop_toggle_pin <= nop_toggle_pin + 1;
end if;
end if;
when cas_n =>
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, cas_n, nop_toggle_value);
nop_toggle_value <= not nop_toggle_value;
if nop_toggle_value = '1' then
nop_toggle_signal <= ras_n;
end if;
when ras_n =>
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, ras_n, nop_toggle_value);
nop_toggle_value <= not nop_toggle_value;
if nop_toggle_value = '1' then
nop_toggle_signal <= we_n;
end if;
when we_n =>
addr_cmd <= mask (c_seq_addr_cmd_config, addr_cmd, we_n, nop_toggle_value);
nop_toggle_value <= not nop_toggle_value;
if nop_toggle_value = '1' then
nop_toggle_signal <= addr;
end if;
when others =>
report admin_report_prefix & " an attempt to toggle a non addr/cmd pin detected" severity failure;
end case;
elsif NON_OP_EVAL_MD = "SI_EVALUATOR" then -- toggle all addr/cmd pins at fmax
stage_counter <= 0; -- every mem_clk cycle
stage_counter_zero <= '1';
v_nop_ac_0 := mask (c_seq_addr_cmd_config, addr_cmd, addr, nop_toggle_value);
v_nop_ac_0 := mask (c_seq_addr_cmd_config, v_nop_ac_0, ba, nop_toggle_value);
v_nop_ac_0 := mask (c_seq_addr_cmd_config, v_nop_ac_0, we_n, nop_toggle_value);
v_nop_ac_0 := mask (c_seq_addr_cmd_config, v_nop_ac_0, ras_n, nop_toggle_value);
v_nop_ac_0 := mask (c_seq_addr_cmd_config, v_nop_ac_0, cas_n, nop_toggle_value);
v_nop_ac_1 := mask (c_seq_addr_cmd_config, addr_cmd, addr, not nop_toggle_value);
v_nop_ac_1 := mask (c_seq_addr_cmd_config, v_nop_ac_1, ba, not nop_toggle_value);
v_nop_ac_1 := mask (c_seq_addr_cmd_config, v_nop_ac_1, we_n, not nop_toggle_value);
v_nop_ac_1 := mask (c_seq_addr_cmd_config, v_nop_ac_1, ras_n, not nop_toggle_value);
v_nop_ac_1 := mask (c_seq_addr_cmd_config, v_nop_ac_1, cas_n, not nop_toggle_value);
for i in 0 to DWIDTH_RATIO/2 - 1 loop
if i mod 2 = 0 then
addr_cmd(i) <= v_nop_ac_0(i);
else
addr_cmd(i) <= v_nop_ac_1(i);
end if;
end loop;
if DWIDTH_RATIO = 2 then
nop_toggle_value <= not nop_toggle_value;
end if;
else
report admin_report_prefix & "unknown non-operational evaluation mode " & NON_OP_EVAL_MD severity failure;
end if;
when others =>
addr_cmd <= deselect(c_seq_addr_cmd_config, -- configuration
addr_cmd); -- previous value
stage_counter <= 1;
end case;
end if;
end if;
end process;
-- -------------------------------------------------------------------
-- output packing of mode register settings and enabling of ODT
-- -------------------------------------------------------------------
process (int_mr0, int_mr1, int_mr2, int_mr3, mem_init_complete)
begin
admin_regs_status_rec.mr0 <= int_mr0;
admin_regs_status_rec.mr1 <= int_mr1;
admin_regs_status_rec.mr2 <= int_mr2;
admin_regs_status_rec.mr3 <= int_mr3;
admin_regs_status_rec.init_done <= mem_init_complete;
enable_odt <= int_mr1(2) or int_mr1(6); -- if ODT enabled in MR settings (i.e. MR1 bits 2 or 6 /= 0)
end process;
-- --------------------------------------------------------------------------------
-- generation of handshake signals with ctrl, dgrb and dgwb blocks (this includes
-- command ack, command done for ctrl and access grant for dgrb/dgwb)
-- --------------------------------------------------------------------------------
process (rst_n, clk)
begin
if rst_n = '0' then
admin_ctrl <= defaults;
ac_access_gnt <= '0';
elsif rising_edge(clk) then
admin_ctrl <= defaults;
ac_access_gnt <= '0';
admin_ctrl.command_ack <= command_started;
admin_ctrl.command_done <= command_done;
if state = s_access then
ac_access_gnt <= '1';
end if;
end if;
end process;
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : inferred ram for the non-levelling AFI PHY sequencer
-- The inferred ram is used in the iram block to store
-- debug information about the sequencer. It is variable in
-- size based on the IRAM_AWIDTH generic and is of size
-- 32 * (2 ** IRAM_ADDR_WIDTH) bits
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_iram_ram IS
generic (
IRAM_AWIDTH : natural
);
port (
clk : in std_logic;
rst_n : in std_logic;
-- ram ports
addr : in unsigned(IRAM_AWIDTH-1 downto 0);
wdata : in std_logic_vector(31 downto 0);
write : in std_logic;
rdata : out std_logic_vector(31 downto 0)
);
end entity;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_iram_ram is
-- infer ram
constant c_max_ram_address : natural := 2**IRAM_AWIDTH -1;
-- registered ram signals
signal addr_r : unsigned(IRAM_AWIDTH-1 downto 0);
signal wdata_r : std_logic_vector(31 downto 0);
signal write_r : std_logic;
signal rdata_r : std_logic_vector(31 downto 0);
-- ram storage array
type t_iram is array (0 to c_max_ram_address) of std_logic_vector(31 downto 0);
signal iram_ram : t_iram;
attribute altera_attribute : string;
attribute altera_attribute of iram_ram : signal is "-name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS ""OFF""";
begin -- architecture struct
-- inferred ram instance - standard ram logic
process (clk, rst_n)
begin
if rst_n = '0' then
rdata_r <= (others => '0');
elsif rising_edge(clk) then
if write_r = '1' then
iram_ram(to_integer(addr_r)) <= wdata_r;
end if;
rdata_r <= iram_ram(to_integer(addr_r));
end if;
end process;
-- register i/o for speed
process (clk, rst_n)
begin
if rst_n = '0' then
rdata <= (others => '0');
write_r <= '0';
addr_r <= (others => '0');
wdata_r <= (others => '0');
elsif rising_edge(clk) then
rdata <= rdata_r;
write_r <= write;
addr_r <= addr;
wdata_r <= wdata;
end if;
end process;
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : iram block for the non-levelling AFI PHY sequencer
-- This block is an optional storage of debug information for
-- the sequencer. In the current form the iram stores header
-- information about the arrangement of the sequencer and pass/
-- fail information for per-delay/phase/pin sweeps for the
-- read resynch phase calibration stage. Support for debug of
-- additional commands can be added at a later date
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The altmemphy iram ram (alt_mem_phy_iram_ram) is an inferred ram memory to implement the debug
-- iram ram block
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram_ram;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_iram is
generic (
-- physical interface width definitions
MEM_IF_MEMTYPE : string;
FAMILYGROUP_ID : natural;
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
MEM_IF_NUM_RANKS : natural;
IRAM_AWIDTH : natural;
REFRESH_COUNT_INIT : natural;
PRESET_RLAT : natural;
PLL_STEPS_PER_CYCLE : natural;
CAPABILITIES : natural;
IP_BUILDNUM : natural
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
-- read interface from mmi block:
mmi_iram : in t_iram_ctrl;
mmi_iram_enable_writes : in std_logic;
--iram status signal (includes read data from iram)
iram_status : out t_iram_stat;
iram_push_done : out std_logic;
-- from ctrl block
ctrl_iram : in t_ctrl_command;
-- from dgrb block
dgrb_iram : in t_iram_push;
-- from admin block
admin_regs_status_rec : in t_admin_stat;
-- current write position in the iram
ctrl_idib_top : in natural range 0 to 2 ** IRAM_AWIDTH - 1;
ctrl_iram_push : in t_ctrl_iram;
-- the following signals are unused and reserved for future use
dgwb_iram : in t_iram_push
);
end entity;
library work;
-- The registers package (alt_mem_phy_regs_pkg) is used to combine the definition of the
-- registers for the mmi status registers and functions/procedures applied to the registers
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg.all;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_iram is
-- -------------------------------------------
-- IHI fields
-- -------------------------------------------
-- memory type , Quartus Build No., Quartus release, sequencer architecture version :
signal memtype : std_logic_vector(7 downto 0);
signal ihi_self_description : std_logic_vector(31 downto 0);
signal ihi_self_description_extra : std_logic_vector(31 downto 0);
-- for iram address generation:
signal curr_iram_offset : natural range 0 to 2 ** IRAM_AWIDTH - 1;
-- set read latency for iram_rdata_valid signal control:
constant c_iram_rlat : natural := 3; -- iram read latency (increment if read pipelining added
-- for rdata valid generation:
signal read_valid_ctr : natural range 0 to c_iram_rlat;
signal iram_addr_r : unsigned(IRAM_AWIDTH downto 0);
constant c_ihi_phys_if_desc : std_logic_vector(31 downto 0) := std_logic_vector (to_unsigned(MEM_IF_NUM_RANKS,8) & to_unsigned(MEM_IF_DM_WIDTH,8) & to_unsigned(MEM_IF_DQS_WIDTH,8) & to_unsigned(MEM_IF_DWIDTH,8));
constant c_ihi_timing_info : std_logic_vector(31 downto 0) := X"DEADDEAD";
constant c_ihi_ctrl_ss_word2 : std_logic_vector(31 downto 0) := std_logic_vector (to_unsigned(PRESET_RLAT,16) & X"0000");
-- IDIB header codes
constant c_idib_header_code0 : std_logic_vector(7 downto 0) := X"4A";
constant c_idib_footer_code : std_logic_vector(7 downto 0) := X"5A";
-- encoded Quartus version
-- constant c_quartus_version : natural := 0; -- Quartus 7.2
-- constant c_quartus_version : natural := 1; -- Quartus 8.0
--constant c_quartus_version : natural := 2; -- Quartus 8.1
--constant c_quartus_version : natural := 3; -- Quartus 9.0
--constant c_quartus_version : natural := 4; -- Quartus 9.0sp2
--constant c_quartus_version : natural := 5; -- Quartus 9.1
--constant c_quartus_version : natural := 6; -- Quartus 9.1sp1?
--constant c_quartus_version : natural := 7; -- Quartus 9.1sp2?
constant c_quartus_version : natural := 8; -- Quartus 10.0
-- constant c_quartus_version : natural := 114; -- reserved
-- allow for different variants for debug i/f
constant c_dbg_if_version : natural := 2;
-- sequencer type 1 for levelling, 2 for non-levelling
constant c_sequencer_type : natural := 2;
-- a prefix for all report signals to identify phy and sequencer block
--
constant iram_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (iram) : ";
-- -------------------------------------------
-- signal and type declarations
-- -------------------------------------------
type t_iram_state is ( s_reset, -- system reset
s_pre_init_ram, -- identify pre-initialisation
s_init_ram, -- zero all locations
s_idle, -- default state
s_word_access_ram, -- mmi access to the iram (post-calibration)
s_word_fetch_ram_rdata, -- sample read data from RAM
s_word_fetch_ram_rdata_r,-- register the sampling of data from RAM (to improve timing)
s_word_complete, -- finalise iram ram write
s_idib_header_write, -- when starting a command
s_idib_header_inc_addr, -- address increment
s_idib_footer_write, -- unique footer to indicate end of data
s_cal_data_read, -- read RAM location (read occurs continuously from idle state)
s_cal_data_read_r,
s_cal_data_modify, -- modify RAM location (read occurs continuously)
s_cal_data_write, -- write modified value back to RAM
s_ihi_header_word0_wr, -- from 0 to 6 writing iram header info
s_ihi_header_word1_wr,
s_ihi_header_word2_wr,
s_ihi_header_word3_wr,
s_ihi_header_word4_wr,
s_ihi_header_word5_wr,
s_ihi_header_word6_wr,
s_ihi_header_word7_wr-- end writing iram header info
);
signal state : t_iram_state;
signal contested_access : std_logic;
signal idib_header_count : std_logic_vector(7 downto 0);
-- register a new cmd request
signal new_cmd : std_logic;
signal cmd_processed : std_logic;
-- signals to control dgrb writes
signal iram_modified_data : std_logic_vector(31 downto 0); -- scratchpad memory for read-modify-write
-- -------------------------------------------
-- physical ram connections
-- -------------------------------------------
-- Note that the iram_addr here is created IRAM_AWIDTH downto 0, and not
-- IRAM_AWIDTH-1 downto 0. This means that the MSB is outside the addressable
-- area of the RAM. The purpose of this is that this shall be our memory
-- overflow bit. It shall be directly connected to the iram_out_of_memory flag
-- 32-bit interface port (read and write)
signal iram_addr : unsigned(IRAM_AWIDTH downto 0);
signal iram_wdata : std_logic_vector(31 downto 0);
signal iram_rdata : std_logic_vector(31 downto 0);
signal iram_write : std_logic;
-- signal generated external to the iram to say when read data is valid
signal iram_rdata_valid : std_logic;
-- The FSM owns local storage that is loaded with the wdata/addr from the
-- requesting sub-block, which is then fed to the iram's wdata/addr in turn
-- until all data has gone across
signal fsm_read : std_logic;
-- -------------------------------------------
-- multiplexed push data
-- -------------------------------------------
signal iram_done : std_logic; -- unused
signal iram_pushdata : std_logic_vector(31 downto 0);
signal pending_push : std_logic; -- push data to RAM
signal iram_wordnum : natural range 0 to 511;
signal iram_bitnum : natural range 0 to 31;
begin -- architecture struct
-- -------------------------------------------
-- iram ram instantiation
-- -------------------------------------------
-- Note that the IRAM_AWIDTH is the physical number of address bits that the RAM has.
-- However, for out of range access detection purposes, an additional bit is added to
-- the various address signals. The iRAM does not register any of its inputs as the addr,
-- wdata etc are registered directly before being driven to it.
-- The dgrb accesses are of format read-modify-write to a single bit of a 32-bit word, the
-- mmi reads and header writes are in 32-bit words
--
ram : entity ddr3_s4_amphy_phy_alt_mem_phy_iram_ram
generic map (
IRAM_AWIDTH => IRAM_AWIDTH
)
port map (
clk => clk,
rst_n => rst_n,
addr => iram_addr(IRAM_AWIDTH-1 downto 0),
wdata => iram_wdata,
write => iram_write,
rdata => iram_rdata
);
-- -------------------------------------------
-- IHI fields
-- asynchronously
-- -------------------------------------------
-- this field identifies the type of memory
memtype <= X"03" when (MEM_IF_MEMTYPE = "DDR3") else
X"02" when (MEM_IF_MEMTYPE = "DDR2") else
X"01" when (MEM_IF_MEMTYPE = "DDR") else
X"10" when (MEM_IF_MEMTYPE = "QDRII") else
X"00" ;
-- this field indentifies the gross level description of the sequencer
ihi_self_description <= memtype
& std_logic_vector(to_unsigned(IP_BUILDNUM,8))
& std_logic_vector(to_unsigned(c_quartus_version,8))
& std_logic_vector(to_unsigned(c_dbg_if_version,8));
-- some extra information for the debug gui - sequencer type and familygroup
ihi_self_description_extra <= std_logic_vector(to_unsigned(FAMILYGROUP_ID,4))
& std_logic_vector(to_unsigned(c_sequencer_type,4))
& x"000000";
-- -------------------------------------------
-- check for contested memory accesses
-- -------------------------------------------
process(clk,rst_n)
begin
if rst_n = '0' then
contested_access <= '0';
elsif rising_edge(clk) then
contested_access <= '0';
if mmi_iram.read = '1' and pending_push = '1' then
report iram_report_prefix & "contested memory accesses to the iram" severity failure;
contested_access <= '1';
end if;
-- sanity checks
if mmi_iram.write = '1' then
report iram_report_prefix & "mmi writes to the iram unsupported for non-levelling AFI PHY sequencer" severity failure;
end if;
if dgwb_iram.iram_write = '1' then
report iram_report_prefix & "dgwb writes to the iram unsupported for non-levelling AFI PHY sequencer" severity failure;
end if;
end if;
end process;
-- -------------------------------------------
-- mux push data and associated signals
-- note: single bit taken for iram_pushdata because 1-bit read-modify-write to
-- a 32-bit word in the ram. This interface style is maintained for future
-- scalability / wider application of the iram block.
-- -------------------------------------------
process(clk,rst_n)
begin
if rst_n = '0' then
iram_done <= '0';
iram_pushdata <= (others => '0');
pending_push <= '0';
iram_wordnum <= 0;
iram_bitnum <= 0;
elsif rising_edge(clk) then
case curr_active_block(ctrl_iram.command) is
when dgrb =>
iram_done <= dgrb_iram.iram_done;
iram_pushdata <= dgrb_iram.iram_pushdata;
pending_push <= dgrb_iram.iram_write;
iram_wordnum <= dgrb_iram.iram_wordnum;
iram_bitnum <= dgrb_iram.iram_bitnum;
when others => -- default dgrb
iram_done <= dgrb_iram.iram_done;
iram_pushdata <= dgrb_iram.iram_pushdata;
pending_push <= dgrb_iram.iram_write;
iram_wordnum <= dgrb_iram.iram_wordnum;
iram_bitnum <= dgrb_iram.iram_bitnum;
end case;
end if;
end process;
-- -------------------------------------------
-- generate write signal for the ram
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
iram_write <= '0';
elsif rising_edge(clk) then
case state is
when s_idle =>
iram_write <= '0';
when s_pre_init_ram |
s_init_ram =>
iram_write <= '1';
when s_ihi_header_word0_wr |
s_ihi_header_word1_wr |
s_ihi_header_word2_wr |
s_ihi_header_word3_wr |
s_ihi_header_word4_wr |
s_ihi_header_word5_wr |
s_ihi_header_word6_wr |
s_ihi_header_word7_wr =>
iram_write <= '1';
when s_idib_header_write =>
iram_write <= '1';
when s_idib_footer_write =>
iram_write <= '1';
when s_cal_data_write =>
iram_write <= '1';
when others =>
iram_write <= '0'; -- default
end case;
end if;
end process;
-- -------------------------------------------
-- generate wdata for the ram
-- -------------------------------------------
process(clk, rst_n)
variable v_current_cs : std_logic_vector(3 downto 0);
variable v_mtp_alignment : std_logic_vector(0 downto 0);
variable v_single_bit : std_logic;
begin
if rst_n = '0' then
iram_wdata <= (others => '0');
elsif rising_edge(clk) then
case state is
when s_pre_init_ram |
s_init_ram =>
iram_wdata <= (others => '0');
when s_ihi_header_word0_wr =>
iram_wdata <= ihi_self_description;
when s_ihi_header_word1_wr =>
iram_wdata <= c_ihi_phys_if_desc;
when s_ihi_header_word2_wr =>
iram_wdata <= c_ihi_timing_info;
when s_ihi_header_word3_wr =>
iram_wdata <= ( others => '0');
iram_wdata(admin_regs_status_rec.mr0'range) <= admin_regs_status_rec.mr0;
iram_wdata(admin_regs_status_rec.mr1'high + 16 downto 16) <= admin_regs_status_rec.mr1;
when s_ihi_header_word4_wr =>
iram_wdata <= ( others => '0');
iram_wdata(admin_regs_status_rec.mr2'range) <= admin_regs_status_rec.mr2;
iram_wdata(admin_regs_status_rec.mr3'high + 16 downto 16) <= admin_regs_status_rec.mr3;
when s_ihi_header_word5_wr =>
iram_wdata <= c_ihi_ctrl_ss_word2;
when s_ihi_header_word6_wr =>
iram_wdata <= std_logic_vector(to_unsigned(IRAM_AWIDTH,32)); -- tbd write the occupancy at end of cal
when s_ihi_header_word7_wr =>
iram_wdata <= ihi_self_description_extra;
when s_idib_header_write =>
-- encode command_op for current operation
v_current_cs := std_logic_vector(to_unsigned(ctrl_iram.command_op.current_cs, 4));
v_mtp_alignment := std_logic_vector(to_unsigned(ctrl_iram.command_op.mtp_almt, 1));
v_single_bit := ctrl_iram.command_op.single_bit;
iram_wdata <= encode_current_stage(ctrl_iram.command) & -- which command being executed (currently this should only be cmd_rrp_sweep (8 bits)
v_current_cs & -- which chip select being processed (4 bits)
v_mtp_alignment & -- currently used MTP alignment (1 bit)
v_single_bit & -- is single bit calibration selected (1 bit) - used during MTP alignment
"00" & -- RFU
idib_header_count & -- unique ID to how many headers have been written (8 bits)
c_idib_header_code0; -- unique ID for headers (8 bits)
when s_idib_footer_write =>
iram_wdata <= c_idib_footer_code & c_idib_footer_code & c_idib_footer_code & c_idib_footer_code;
when s_cal_data_modify =>
-- default don't overwrite
iram_modified_data <= iram_rdata;
-- update iram data based on packing and write modes
if ctrl_iram_push.packing_mode = dq_bitwise then
case ctrl_iram_push.write_mode is
when overwrite_ram =>
iram_modified_data(iram_bitnum) <= iram_pushdata(0);
when or_into_ram =>
iram_modified_data(iram_bitnum) <= iram_pushdata(0) or iram_rdata(0);
when and_into_ram =>
iram_modified_data(iram_bitnum) <= iram_pushdata(0) and iram_rdata(0);
when others =>
report iram_report_prefix & "unidentified write mode of " & t_iram_write_mode'image(ctrl_iram_push.write_mode) &
" specified when generating iram write data" severity failure;
end case;
elsif ctrl_iram_push.packing_mode = dq_wordwise then
case ctrl_iram_push.write_mode is
when overwrite_ram =>
iram_modified_data <= iram_pushdata;
when or_into_ram =>
iram_modified_data <= iram_pushdata or iram_rdata;
when and_into_ram =>
iram_modified_data <= iram_pushdata and iram_rdata;
when others =>
report iram_report_prefix & "unidentified write mode of " & t_iram_write_mode'image(ctrl_iram_push.write_mode) &
" specified when generating iram write data" severity failure;
end case;
else
report iram_report_prefix & "unidentified packing mode of " & t_iram_packing_mode'image(ctrl_iram_push.packing_mode) &
" specified when generating iram write data" severity failure;
end if;
when s_cal_data_write =>
iram_wdata <= iram_modified_data;
when others =>
iram_wdata <= (others => '0');
end case;
end if;
end process;
-- -------------------------------------------
-- generate addr for the ram
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
iram_addr <= (others => '0');
curr_iram_offset <= 0;
elsif rising_edge(clk) then
case (state) is
when s_idle =>
if mmi_iram.read = '1' then -- pre-set mmi read location address
iram_addr <= ('0' & to_unsigned(mmi_iram.addr,IRAM_AWIDTH)); -- Pad MSB
else -- default get next push data location from iram
iram_addr <= to_unsigned(curr_iram_offset + iram_wordnum, IRAM_AWIDTH+1);
end if;
when s_word_access_ram =>
-- calculate the address
if mmi_iram.read = '1' then -- mmi access
iram_addr <= ('0' & to_unsigned(mmi_iram.addr,IRAM_AWIDTH)); -- Pad MSB
end if;
when s_ihi_header_word0_wr =>
iram_addr <= (others => '0');
-- increment address for IHI word writes :
when s_ihi_header_word1_wr |
s_ihi_header_word2_wr |
s_ihi_header_word3_wr |
s_ihi_header_word4_wr |
s_ihi_header_word5_wr |
s_ihi_header_word6_wr |
s_ihi_header_word7_wr =>
iram_addr <= iram_addr + 1;
when s_idib_header_write =>
iram_addr <= '0' & to_unsigned(ctrl_idib_top, IRAM_AWIDTH); -- Always write header at idib_top location
when s_idib_footer_write =>
iram_addr <= to_unsigned(curr_iram_offset + iram_wordnum, IRAM_AWIDTH+1); -- active block communicates where to put the footer with done signal
when s_idib_header_inc_addr =>
iram_addr <= iram_addr + 1;
curr_iram_offset <= to_integer('0' & iram_addr) + 1;
when s_init_ram =>
if iram_addr(IRAM_AWIDTH) = '1' then
iram_addr <= (others => '0'); -- this prevents erroneous out-of-mem flag after initialisation
else
iram_addr <= iram_addr + 1;
end if;
when others =>
iram_addr <= iram_addr;
end case;
end if;
end process;
-- -------------------------------------------
-- generate new cmd signal to register the command_req signal
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
new_cmd <= '0';
elsif rising_edge(clk) then
if ctrl_iram.command_req = '1' then
case ctrl_iram.command is
when cmd_rrp_sweep | -- only prompt new_cmd for commands we wish to write headers for
cmd_rrp_seek |
cmd_read_mtp |
cmd_write_ihi =>
new_cmd <= '1';
when others =>
new_cmd <= '0';
end case;
end if;
if cmd_processed = '1' then
new_cmd <= '0';
end if;
end if;
end process;
-- -------------------------------------------
-- generate read valid signal which takes account of pipelining of reads
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
iram_rdata_valid <= '0';
read_valid_ctr <= 0;
iram_addr_r <= (others => '0');
elsif rising_edge(clk) then
if read_valid_ctr < c_iram_rlat then
iram_rdata_valid <= '0';
read_valid_ctr <= read_valid_ctr + 1;
else
iram_rdata_valid <= '1';
end if;
if to_integer(iram_addr) /= to_integer(iram_addr_r) or
iram_write = '1' then
read_valid_ctr <= 0;
iram_rdata_valid <= '0';
end if;
-- register iram address
iram_addr_r <= iram_addr;
end if;
end process;
-- -------------------------------------------
-- state machine
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
state <= s_reset;
cmd_processed <= '0';
elsif rising_edge(clk) then
cmd_processed <= '0';
case state is
when s_reset =>
state <= s_pre_init_ram;
when s_pre_init_ram =>
state <= s_init_ram;
-- remain in the init_ram state until all the ram locations have been zero'ed
when s_init_ram =>
if iram_addr(IRAM_AWIDTH) = '1' then
state <= s_idle;
end if;
-- default state after reset
when s_idle =>
if pending_push = '1' then
state <= s_cal_data_read;
elsif iram_done = '1' then
state <= s_idib_footer_write;
elsif new_cmd = '1' then
case ctrl_iram.command is
when cmd_rrp_sweep |
cmd_rrp_seek |
cmd_read_mtp => state <= s_idib_header_write;
when cmd_write_ihi => state <= s_ihi_header_word0_wr;
when others => state <= state;
end case;
cmd_processed <= '1';
elsif mmi_iram.read = '1' then
state <= s_word_access_ram;
end if;
-- mmi read accesses
when s_word_access_ram => state <= s_word_fetch_ram_rdata;
when s_word_fetch_ram_rdata => state <= s_word_fetch_ram_rdata_r;
when s_word_fetch_ram_rdata_r => if iram_rdata_valid = '1' then
state <= s_word_complete;
end if;
when s_word_complete => if iram_rdata_valid = '1' then -- return to idle when iram_rdata stable
state <= s_idle;
end if;
-- header write (currently only for cmp_rrp stage)
when s_idib_header_write => state <= s_idib_header_inc_addr;
when s_idib_header_inc_addr => state <= s_idle; -- return to idle to wait for push
when s_idib_footer_write => state <= s_word_complete;
-- push data accesses (only used by the dgrb block at present)
when s_cal_data_read => state <= s_cal_data_read_r;
when s_cal_data_read_r => if iram_rdata_valid = '1' then
state <= s_cal_data_modify;
end if;
when s_cal_data_modify => state <= s_cal_data_write;
when s_cal_data_write => state <= s_word_complete;
-- IHI Header write accesses
when s_ihi_header_word0_wr => state <= s_ihi_header_word1_wr;
when s_ihi_header_word1_wr => state <= s_ihi_header_word2_wr;
when s_ihi_header_word2_wr => state <= s_ihi_header_word3_wr;
when s_ihi_header_word3_wr => state <= s_ihi_header_word4_wr;
when s_ihi_header_word4_wr => state <= s_ihi_header_word5_wr;
when s_ihi_header_word5_wr => state <= s_ihi_header_word6_wr;
when s_ihi_header_word6_wr => state <= s_ihi_header_word7_wr;
when s_ihi_header_word7_wr => state <= s_idle;
when others => state <= state;
end case;
end if;
end process;
-- -------------------------------------------
-- drive read data and responses back.
-- -------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
iram_status <= defaults;
iram_push_done <= '0';
idib_header_count <= (others => '0');
fsm_read <= '0';
elsif rising_edge(clk) then
-- defaults
iram_status <= defaults;
iram_status.done <= '0';
iram_status.rdata <= (others => '0');
iram_push_done <= '0';
if state = s_init_ram then
iram_status.out_of_mem <= '0';
else
iram_status.out_of_mem <= iram_addr(IRAM_AWIDTH);
end if;
-- register read flag for 32 bit accesses
if state = s_idle then
fsm_read <= mmi_iram.read;
end if;
if state = s_word_complete then
iram_status.done <= '1';
if fsm_read = '1' then
iram_status.rdata <= iram_rdata;
else
iram_status.rdata <= (others => '0');
end if;
end if;
-- if another access is ever presented while the FSM is busy, set the contested flag
if contested_access = '1' then
iram_status.contested_access <= '1';
end if;
-- set (and keep set) the iram_init_done output once initialisation of the RAM is complete
if (state /= s_init_ram) and (state /= s_pre_init_ram) and (state /= s_reset) then
iram_status.init_done <= '1';
end if;
if state = s_ihi_header_word7_wr then
iram_push_done <= '1';
end if;
-- if completing push or footer write then acknowledge
if state = s_cal_data_modify or state = s_idib_footer_write then
iram_push_done <= '1';
end if;
-- increment IDIB header count each time a header is written
if state = s_idib_header_write then
idib_header_count <= std_logic_vector(unsigned(idib_header_count) + to_unsigned(1,idib_header_count'high +1));
end if;
end if;
end process;
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : data gatherer (read bias) [dgrb] block for the non-levelling
-- AFI PHY sequencer
-- This block handles all calibration commands which require
-- memory read operations.
--
-- These include:
-- Resync phase calibration - sweep of phases, calculation of
-- result and optional storage to iram
-- Postamble calibration - clock cycle calibration of the postamble
-- enable signal
-- Read data valid signal alignment
-- Calculation of advertised read and write latencies
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The address and command package (alt_mem_phy_addr_cmd_pkg) is used to combine DRAM address
-- and command signals in one record and unify the functions operating on this record.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg.all;
-- The iram address package (alt_mem_phy_iram_addr_pkg) is used to define the base addresses used
-- for iram writes during calibration
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg.all;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_dgrb is
generic (
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
MEM_IF_DQS_CAPTURE : natural;
MEM_IF_ADDR_WIDTH : natural;
MEM_IF_BANKADDR_WIDTH : natural;
MEM_IF_NUM_RANKS : natural;
MEM_IF_MEMTYPE : string;
ADV_LAT_WIDTH : natural;
CLOCK_INDEX_WIDTH : natural;
DWIDTH_RATIO : natural;
PRESET_RLAT : natural;
PLL_STEPS_PER_CYCLE : natural; -- number of PLL phase steps per PHY clock cycle
SIM_TIME_REDUCTIONS : natural;
GENERATE_ADDITIONAL_DBG_RTL : natural;
PRESET_CODVW_PHASE : natural;
PRESET_CODVW_SIZE : natural;
-- base column address to which calibration data is written
-- memory at MEM_IF_CAL_BASE_COL - MEM_IF_CAL_BASE_COL + C_CAL_DATA_LEN - 1
-- is assumed to contain the proper data
MEM_IF_CAL_BANK : natural; -- bank to which calibration data is written
MEM_IF_CAL_BASE_COL : natural;
EN_OCT : natural
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
-- control interface
dgrb_ctrl : out t_ctrl_stat;
ctrl_dgrb : in t_ctrl_command;
parameterisation_rec : in t_algm_paramaterisation;
-- PLL reconfig interface
phs_shft_busy : in std_logic;
seq_pll_inc_dec_n : out std_logic;
seq_pll_select : out std_logic_vector(CLOCK_INDEX_WIDTH - 1 DOWNTO 0);
seq_pll_start_reconfig : out std_logic;
pll_resync_clk_index : in std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0); -- PLL phase used to select resync clock
pll_measure_clk_index : in std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0); -- PLL phase used to select mimic / aka measure clock
-- iram 'push' interface
dgrb_iram : out t_iram_push;
iram_push_done : in std_logic;
-- addr/cmd output for write commands
dgrb_ac : out t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
-- admin block req/gnt interface
dgrb_ac_access_req : out std_logic;
dgrb_ac_access_gnt : in std_logic;
-- RDV latency controls
seq_rdata_valid_lat_inc : out std_logic;
seq_rdata_valid_lat_dec : out std_logic;
-- POA latency controls
seq_poa_lat_dec_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_poa_lat_inc_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
-- read datapath interface
rdata_valid : in std_logic_vector(DWIDTH_RATIO/2 - 1 downto 0);
rdata : in std_logic_vector(DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0);
doing_rd : out std_logic_vector(MEM_IF_DQS_WIDTH * DWIDTH_RATIO/2 - 1 downto 0);
rd_lat : out std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
-- advertised write latency
wd_lat : out std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
-- OCT control
seq_oct_value : out std_logic;
dgrb_wdp_ovride : out std_logic;
-- mimic path interface
seq_mmc_start : out std_logic;
mmc_seq_done : in std_logic;
mmc_seq_value : in std_logic;
-- calibration byte lane select (reserved for future use - RFU)
ctl_cal_byte_lanes : in std_logic_vector(MEM_IF_NUM_RANKS * MEM_IF_DQS_WIDTH - 1 downto 0);
-- odt settings per chip select
odt_settings : in t_odt_array(0 to MEM_IF_NUM_RANKS-1);
-- signal to identify if a/c nt setting is correct (set after wr_lat calculation)
-- NOTE: labelled nt for future scalability to quarter rate interfaces
dgrb_ctrl_ac_nt_good : out std_logic;
-- status signals on calibrated cdvw
dgrb_mmi : out t_dgrb_mmi
);
end entity;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_dgrb is
-- ------------------------------------------------------------------
-- constant declarations
-- ------------------------------------------------------------------
constant c_seq_addr_cmd_config : t_addr_cmd_config_rec := set_config_rec(MEM_IF_ADDR_WIDTH, MEM_IF_BANKADDR_WIDTH, MEM_IF_NUM_RANKS, DWIDTH_RATIO, MEM_IF_MEMTYPE);
-- command/result length
constant c_command_result_len : natural := 8;
-- burst characteristics and latency characteristics
constant c_max_read_lat : natural := 2**rd_lat'length - 1; -- maximum read latency in phy clock-cycles
-- training pattern characteristics
constant c_cal_mtp_len : natural := 16;
constant c_cal_mtp : std_logic_vector(c_cal_mtp_len - 1 downto 0) := x"30F5";
constant c_cal_mtp_t : natural := c_cal_mtp_len / DWIDTH_RATIO; -- number of phy-clk cycles required to read BTP
-- read/write latency defaults
constant c_default_rd_lat_slv : std_logic_vector(ADV_LAT_WIDTH - 1 downto 0) := std_logic_vector(to_unsigned(c_default_rd_lat, ADV_LAT_WIDTH));
constant c_default_wd_lat_slv : std_logic_vector(ADV_LAT_WIDTH - 1 downto 0) := std_logic_vector(to_unsigned(c_default_wr_lat, ADV_LAT_WIDTH));
-- tracking reporting parameters
constant c_max_rsc_drift_in_phases : natural := 127; -- this must be a value of < 2^10 - 1 because of the range of signal codvw_trk_shift
-- Returns '1' when boolean b is True; '0' otherwise.
function active_high(b : in boolean) return std_logic is
variable r : std_logic;
begin
if b then
r := '1';
else
r := '0';
end if;
return r;
end function;
-- a prefix for all report signals to identify phy and sequencer block
--
constant dgrb_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (dgrb) : ";
-- Return the number of clock periods the resync clock should sweep.
--
-- On half-rate systems and in DQS-capture based systems a 720
-- to guarantee the resync window can be properly observed.
function rsc_sweep_clk_periods return natural is
variable v_num_periods : natural;
begin
if DWIDTH_RATIO = 2 then
if MEM_IF_DQS_CAPTURE = 1 then -- families which use DQS capture require a 720 degree sweep for FR to show a window
v_num_periods := 2;
else
v_num_periods := 1;
end if;
elsif DWIDTH_RATIO = 4 then
v_num_periods := 2;
else
report dgrb_report_prefix & "unsupported DWIDTH_RATIO." severity failure;
end if;
return v_num_periods;
end function;
-- window for PLL sweep
constant c_max_phase_shifts : natural := rsc_sweep_clk_periods*PLL_STEPS_PER_CYCLE;
constant c_pll_phs_inc : std_logic := '1';
constant c_pll_phs_dec : std_logic := not c_pll_phs_inc;
-- ------------------------------------------------------------------
-- type declarations
-- ------------------------------------------------------------------
-- dgrb main state machine
type t_dgrb_state is (
-- idle state
s_idle,
-- request access to memory address/command bus from the admin block
s_wait_admin,
-- relinquish address/command bus access
s_release_admin,
-- wind back resync phase to a 'zero' point
s_reset_cdvw,
-- perform resync phase sweep (used for MTP alignment checking and actual RRP sweep)
s_test_phases,
-- processing to when checking MTP alignment
s_read_mtp,
-- processing for RRP (read resync phase) sweep
s_seek_cdvw,
-- clock cycle alignment of read data valid signal
s_rdata_valid_align,
-- calculate advertised read latency
s_adv_rd_lat_setup,
s_adv_rd_lat,
-- calculate advertised write latency
s_adv_wd_lat,
-- postamble clock cycle calibration
s_poa_cal,
-- tracking - setup and periodic update
s_track
);
-- dgrb slave state machine for addr/cmd signals
type t_ac_state is (
-- idle state
s_ac_idle,
-- wait X cycles (issuing NOP command) to flush address/command and DQ buses
s_ac_relax,
-- read MTP pattern
s_ac_read_mtp,
-- read pattern for read data valid alignment
s_ac_read_rdv,
-- read pattern for POA calibration
s_ac_read_poa_mtp,
-- read pattern to calculate advertised write latency
s_ac_read_wd_lat
);
-- dgrb slave state machine for read resync phase calibration
type t_resync_state is (
-- idle state
s_rsc_idle,
-- shift resync phase by one
s_rsc_next_phase,
-- start test sequence for current pin and current phase
s_rsc_test_phase,
-- flush the read datapath
s_rsc_wait_for_idle_dimm, -- wait until no longer driving
s_rsc_flush_datapath, -- flush a/c path
-- sample DQ data to test phase
s_rsc_test_dq,
-- reset rsc phase to a zero position
s_rsc_reset_cdvw,
s_rsc_rewind_phase,
-- calculate the centre of resync window
s_rsc_cdvw_calc,
s_rsc_cdvw_wait, -- wait for calc result
-- set rsc clock phase to centre of data valid window
s_rsc_seek_cdvw,
-- wait until all results written to iram
s_rsc_wait_iram -- only entered if GENERATE_ADDITIONAL_DBG_RTL = 1
);
-- record definitions for window processing
type t_win_processing_status is ( calculating,
valid_result,
no_invalid_phases,
multiple_equal_windows,
no_valid_phases
);
type t_window_processing is record
working_window : std_logic_vector( c_max_phase_shifts - 1 downto 0);
first_good_edge : natural range 0 to c_max_phase_shifts - 1; -- pointer to first detected good edge
current_window_start : natural range 0 to c_max_phase_shifts - 1;
current_window_size : natural range 0 to c_max_phase_shifts - 1;
current_window_centre : natural range 0 to c_max_phase_shifts - 1;
largest_window_start : natural range 0 to c_max_phase_shifts - 1;
largest_window_size : natural range 0 to c_max_phase_shifts - 1;
largest_window_centre : natural range 0 to c_max_phase_shifts - 1;
current_bit : natural range 0 to c_max_phase_shifts - 1;
window_centre_update : std_logic;
last_bit_value : std_logic;
valid_phase_seen : boolean;
invalid_phase_seen : boolean;
first_cycle : boolean;
multiple_eq_windows : boolean;
found_a_good_edge : boolean;
status : t_win_processing_status;
windows_seen : natural range 0 to c_max_phase_shifts/2 - 1;
end record;
-- ------------------------------------------------------------------
-- function and procedure definitions
-- ------------------------------------------------------------------
-- Returns a string representation of a std_logic_vector.
-- Not synthesizable.
function str(v: std_logic_vector) return string is
variable str_value : string (1 to v'length);
variable str_len : integer;
variable c : character;
begin
str_len := 1;
for i in v'range loop
case v(i) is
when '0' => c := '0';
when '1' => c := '1';
when others => c := '?';
end case;
str_value(str_len) := c;
str_len := str_len + 1;
end loop;
return str_value;
end str;
-- functions and procedures for window processing
function defaults return t_window_processing is
variable output : t_window_processing;
begin
output.working_window := (others => '1');
output.last_bit_value := '1';
output.first_good_edge := 0;
output.current_window_start := 0;
output.current_window_size := 0;
output.current_window_centre := 0;
output.largest_window_start := 0;
output.largest_window_size := 0;
output.largest_window_centre := 0;
output.window_centre_update := '1';
output.current_bit := 0;
output.multiple_eq_windows := false;
output.valid_phase_seen := false;
output.invalid_phase_seen := false;
output.found_a_good_edge := false;
output.status := no_valid_phases;
output.first_cycle := false;
output.windows_seen := 0;
return output;
end function defaults;
procedure initialise_window_for_proc ( working : inout t_window_processing ) is
variable v_working_window : std_logic_vector( c_max_phase_shifts - 1 downto 0);
begin
v_working_window := working.working_window;
working := defaults;
working.working_window := v_working_window;
working.status := calculating;
working.first_cycle := true;
working.window_centre_update := '1';
working.windows_seen := 0;
end procedure initialise_window_for_proc;
procedure shift_window (working : inout t_window_processing;
num_phases : in natural range 1 to c_max_phase_shifts
)
is
begin
if working.working_window(0) = '0' then
working.invalid_phase_seen := true;
else
working.valid_phase_seen := true;
end if;
-- general bit serial shifting of window and incrementing of current bit counter.
if working.current_bit < num_phases - 1 then
working.current_bit := working.current_bit + 1;
else
working.current_bit := 0;
end if;
working.last_bit_value := working.working_window(0);
working.working_window := working.working_window(0) & working.working_window(working.working_window'high downto 1);
--synopsis translate_off
-- for simulation to make it simpler to see IF we are not using all the bits in the window
working.working_window(working.working_window'high) := 'H'; -- for visual debug
--synopsis translate_on
working.working_window(num_phases -1) := working.last_bit_value;
working.first_cycle := false;
end procedure shift_window;
procedure find_centre_of_largest_data_valid_window
( working : inout t_window_processing;
num_phases : in natural range 1 to c_max_phase_shifts
) is
begin
if working.first_cycle = false then -- not first call to procedure, then handle end conditions
if working.current_bit = 0 and working.found_a_good_edge = false then -- have been all way arround window (circular)
if working.valid_phase_seen = false then
working.status := no_valid_phases;
elsif working.invalid_phase_seen = false then
working.status := no_invalid_phases;
end if;
elsif working.current_bit = working.first_good_edge then -- if have found a good edge then complete a circular sweep to that edge
if working.multiple_eq_windows = true then
working.status := multiple_equal_windows;
else
working.status := valid_result;
end if;
end if;
end if;
-- start of a window condition
if working.last_bit_value = '0' and working.working_window(0) = '1' then
working.current_window_start := working.current_bit;
working.current_window_size := working.current_window_size + 1; -- equivalent to assigning to one because if not in a window then it is set to 0
working.window_centre_update := not working.window_centre_update;
working.current_window_centre := working.current_bit;
if working.found_a_good_edge /= true then -- if have not yet found a good edge then store this value
working.first_good_edge := working.current_bit;
working.found_a_good_edge := true;
end if;
-- end of window conditions
elsif working.last_bit_value = '1' and working.working_window(0) = '0' then
if working.current_window_size > working.largest_window_size then
working.largest_window_size := working.current_window_size;
working.largest_window_start := working.current_window_start;
working.largest_window_centre := working.current_window_centre;
working.multiple_eq_windows := false;
elsif working.current_window_size = working.largest_window_size then
working.multiple_eq_windows := true;
end if;
-- put counter in here because start of window 1 is observed twice
if working.found_a_good_edge = true then
working.windows_seen := working.windows_seen + 1;
end if;
working.current_window_size := 0;
elsif working.last_bit_value = '1' and working.working_window(0) = '1' and (working.found_a_good_edge = true) then --note operand in brackets is excessive but for may provide power savings and makes visual inspection of simulatuion easier
if working.window_centre_update = '1' then
if working.current_window_centre < num_phases -1 then
working.current_window_centre := working.current_window_centre + 1;
else
working.current_window_centre := 0;
end if;
end if;
working.window_centre_update := not working.window_centre_update;
working.current_window_size := working.current_window_size + 1;
end if;
shift_window(working,num_phases);
end procedure find_centre_of_largest_data_valid_window;
procedure find_last_failing_phase
( working : inout t_window_processing;
num_phases : in natural range 1 to c_max_phase_shifts + 1
) is
begin
if working.first_cycle = false then -- not first call to procedure
if working.current_bit = 0 then -- and working.found_a_good_edge = false then
if working.valid_phase_seen = false then
working.status := no_valid_phases;
elsif working.invalid_phase_seen = false then
working.status := no_invalid_phases;
else
working.status := valid_result;
end if;
end if;
end if;
if working.working_window(1) = '1' and working.working_window(0) = '0' and working.status = calculating then
working.current_window_start := working.current_bit;
end if;
shift_window(working, num_phases); -- shifts window and sets first_cycle = false
end procedure find_last_failing_phase;
procedure find_first_passing_phase
( working : inout t_window_processing;
num_phases : in natural range 1 to c_max_phase_shifts
) is
begin
if working.first_cycle = false then -- not first call to procedure
if working.current_bit = 0 then -- and working.found_a_good_edge = false then
if working.valid_phase_seen = false then
working.status := no_valid_phases;
elsif working.invalid_phase_seen = false then
working.status := no_invalid_phases;
else
working.status := valid_result;
end if;
end if;
end if;
if working.working_window(0) = '1' and working.last_bit_value = '0' and working.status = calculating then
working.current_window_start := working.current_bit;
end if;
shift_window(working, num_phases); -- shifts window and sets first_cycle = false
end procedure find_first_passing_phase;
-- shift in current pass/fail result to the working window
procedure shift_in(
working : inout t_window_processing;
status : in std_logic;
num_phases : in natural range 1 to c_max_phase_shifts
) is
begin
working.last_bit_value := working.working_window(0);
working.working_window(num_phases-1 downto 0) := (working.working_window(0) and status) & working.working_window(num_phases-1 downto 1);
end procedure;
-- The following function sets the width over which
-- write latency should be repeated on the dq bus
-- the default value is MEM_IF_DQ_PER_DQS
function set_wlat_dq_rep_width return natural is
begin
for i in 1 to MEM_IF_DWIDTH/MEM_IF_DQ_PER_DQS loop
if (i*MEM_IF_DQ_PER_DQS) >= ADV_LAT_WIDTH then
return i*MEM_IF_DQ_PER_DQS;
end if;
end loop;
report dgrb_report_prefix & "the specified maximum write latency cannot be fully represented in the given number of DQ pins" & LF &
"** NOTE: This may cause overflow when setting ctl_wlat signal" severity warning;
return MEM_IF_DQ_PER_DQS;
end function;
-- extract PHY 'addr/cmd' to 'wdata_valid' write latency from current read data
function wd_lat_from_rdata(signal rdata : in std_logic_vector(DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0))
return std_logic_vector is
variable v_wd_lat : std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
begin
v_wd_lat := (others => '0');
if set_wlat_dq_rep_width >= ADV_LAT_WIDTH then
v_wd_lat := rdata(v_wd_lat'high downto 0);
else
v_wd_lat := (others => '0');
v_wd_lat(set_wlat_dq_rep_width - 1 downto 0) := rdata(set_wlat_dq_rep_width - 1 downto 0);
end if;
return v_wd_lat;
end function;
-- check if rdata_valid is correctly aligned
function rdata_valid_aligned(
signal rdata : in std_logic_vector(DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0);
signal rdata_valid : in std_logic_vector(DWIDTH_RATIO/2 - 1 downto 0)
) return std_logic is
variable v_dq_rdata : std_logic_vector(DWIDTH_RATIO - 1 downto 0);
variable v_aligned : std_logic;
begin
-- Look at data from a single DQ pin 0 (DWIDTH_RATIO data bits)
for i in 0 to DWIDTH_RATIO - 1 loop
v_dq_rdata(i) := rdata(i*MEM_IF_DWIDTH);
end loop;
-- Check each alignment (necessary because in the HR case rdata can be in any alignment)
v_aligned := '0';
for i in 0 to DWIDTH_RATIO/2 - 1 loop
if rdata_valid(i) = '1' then
if v_dq_rdata(2*i + 1 downto 2*i) = "00" then
v_aligned := '1';
end if;
end if;
end loop;
return v_aligned;
end function;
-- set severity level for calibration failures
function set_cal_fail_sev_level (
generate_additional_debug_rtl : natural
) return severity_level is
begin
if generate_additional_debug_rtl = 1 then
return warning;
else
return failure;
end if;
end function;
constant cal_fail_sev_level : severity_level := set_cal_fail_sev_level(GENERATE_ADDITIONAL_DBG_RTL);
-- ------------------------------------------------------------------
-- signal declarations
-- rsc = resync - the mechanism of capturing DQ pin data onto a local clock domain
-- trk = tracking - a mechanism to track rsc clock phase with PVT variations
-- poa = postamble - protection circuitry from postamble glitched on DQS
-- ac = memory address / command signals
-- ------------------------------------------------------------------
-- main state machine
signal sig_dgrb_state : t_dgrb_state;
signal sig_dgrb_last_state : t_dgrb_state;
signal sig_rsc_req : t_resync_state; -- tells resync block which state to transition to.
-- centre of data-valid window process
signal sig_cdvw_state : t_window_processing;
-- control signals for the address/command process
signal sig_addr_cmd : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
signal sig_ac_req : t_ac_state;
signal sig_dimm_driving_dq : std_logic;
signal sig_doing_rd : std_logic_vector(MEM_IF_DQS_WIDTH * DWIDTH_RATIO/2 - 1 downto 0);
signal sig_ac_even : std_logic; -- odd/even count of PHY clock cycles.
--
-- sig_ac_even behaviour
--
-- sig_ac_even is always '1' on the cycle a command is issued. It will
-- be '1' on even clock cycles thereafter and '0' otherwise.
--
-- ; ; ; ; ; ;
-- ; _______ ; ; ; ; ;
-- XXXXX / \ XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
-- addr/cmd XXXXXX CMD XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
-- XXXXX \_______/ XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- _________ _________ _________
-- sig_ac_even ____| |_________| |_________| |__________
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- phy clk
-- count (0) (1) (2) (3) (4)
--
--
-- resync related signals
signal sig_rsc_ack : std_logic;
signal sig_rsc_err : std_logic;
signal sig_rsc_result : std_logic_vector(c_command_result_len - 1 downto 0 );
signal sig_rsc_cdvw_phase : std_logic;
signal sig_rsc_cdvw_shift_in : std_logic;
signal sig_rsc_cdvw_calc : std_logic;
signal sig_rsc_pll_start_reconfig : std_logic;
signal sig_rsc_pll_inc_dec_n : std_logic;
signal sig_rsc_ac_access_req : std_logic; -- High when the resync block requires a training pattern to be read.
-- tracking related signals
signal sig_trk_ack : std_logic;
signal sig_trk_err : std_logic;
signal sig_trk_result : std_logic_vector(c_command_result_len - 1 downto 0 );
signal sig_trk_cdvw_phase : std_logic;
signal sig_trk_cdvw_shift_in : std_logic;
signal sig_trk_cdvw_calc : std_logic;
signal sig_trk_pll_start_reconfig : std_logic;
signal sig_trk_pll_select : std_logic_vector(CLOCK_INDEX_WIDTH - 1 DOWNTO 0);
signal sig_trk_pll_inc_dec_n : std_logic;
signal sig_trk_rsc_drift : integer range -c_max_rsc_drift_in_phases to c_max_rsc_drift_in_phases; -- stores total change in rsc phase from first calibration
-- phs_shft_busy could (potentially) be asynchronous
-- triple register it for metastability hardening
-- these signals are the taps on the shift register
signal sig_phs_shft_busy : std_logic;
signal sig_phs_shft_busy_1t : std_logic;
signal sig_phs_shft_start : std_logic;
signal sig_phs_shft_end : std_logic;
-- locally register crl_dgrb to minimise fan out
signal ctrl_dgrb_r : t_ctrl_command;
-- command_op signals
signal current_cs : natural range 0 to MEM_IF_NUM_RANKS - 1;
signal current_mtp_almt : natural range 0 to 1;
signal single_bit_cal : std_logic;
-- codvw status signals (packed into record and sent to mmi block)
signal cal_codvw_phase : std_logic_vector(7 downto 0);
signal codvw_trk_shift : std_logic_vector(11 downto 0);
signal cal_codvw_size : std_logic_vector(7 downto 0);
-- error signal and result from main state machine (operations other than rsc or tracking)
signal sig_cmd_err : std_logic;
signal sig_cmd_result : std_logic_vector(c_command_result_len - 1 downto 0 );
-- signals that the training pattern matched correctly on the last clock
-- cycle.
signal sig_dq_pin_ctr : natural range 0 to MEM_IF_DWIDTH - 1;
signal sig_mtp_match : std_logic;
-- controls postamble match and timing.
signal sig_poa_match_en : std_logic;
signal sig_poa_match : std_logic;
-- postamble signals
signal sig_poa_ack : std_logic; -- '1' for postamble block to acknowledge.
-- calibration byte lane select
signal cal_byte_lanes : std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
signal codvw_grt_one_dvw : std_logic;
begin
doing_rd <= sig_doing_rd;
-- pack record of codvw status signals
dgrb_mmi.cal_codvw_phase <= cal_codvw_phase;
dgrb_mmi.codvw_trk_shift <= codvw_trk_shift;
dgrb_mmi.cal_codvw_size <= cal_codvw_size;
dgrb_mmi.codvw_grt_one_dvw <= codvw_grt_one_dvw;
-- map some internal signals to outputs
dgrb_ac <= sig_addr_cmd;
-- locally register crl_dgrb to minimise fan out
process (clk, rst_n)
begin
if rst_n = '0' then
ctrl_dgrb_r <= defaults;
elsif rising_edge(clk) then
ctrl_dgrb_r <= ctrl_dgrb;
end if;
end process;
-- generate the current_cs signal to track which cs accessed by PHY at any instance
current_cs_proc : process (clk, rst_n)
begin
if rst_n = '0' then
current_cs <= 0;
current_mtp_almt <= 0;
single_bit_cal <= '0';
cal_byte_lanes <= (others => '0');
elsif rising_edge(clk) then
if ctrl_dgrb_r.command_req = '1' then
current_cs <= ctrl_dgrb_r.command_op.current_cs;
current_mtp_almt <= ctrl_dgrb_r.command_op.mtp_almt;
single_bit_cal <= ctrl_dgrb_r.command_op.single_bit;
end if;
-- mux byte lane select for given chip select
for i in 0 to MEM_IF_DQS_WIDTH - 1 loop
cal_byte_lanes(i) <= ctl_cal_byte_lanes((current_cs * MEM_IF_DQS_WIDTH) + i);
end loop;
assert ctl_cal_byte_lanes(0) = '1' report dgrb_report_prefix & " Byte lane 0 (chip select 0) disable is not supported - ending simulation" severity failure;
end if;
end process;
-- ------------------------------------------------------------------
-- main state machine for dgrb architecture
--
-- process of commands from control (ctrl) block and overall control of
-- the subsequent calibration processing functions
-- also communicates completion and any errors back to the ctrl block
-- read data valid alignment and advertised latency calculations are
-- included in this block
-- ------------------------------------------------------------------
dgrb_main_block : block
signal sig_count : natural range 0 to 2**8 - 1;
signal sig_wd_lat : std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
begin
dgrb_state_proc : process(rst_n, clk)
begin
if rst_n = '0' then
-- initialise state
sig_dgrb_state <= s_idle;
sig_dgrb_last_state <= s_idle;
sig_ac_req <= s_ac_idle;
sig_rsc_req <= s_rsc_idle;
-- set up rd_lat defaults
rd_lat <= c_default_rd_lat_slv;
wd_lat <= c_default_wd_lat_slv;
-- set up rdata_valid latency control defaults
seq_rdata_valid_lat_inc <= '0';
seq_rdata_valid_lat_dec <= '0';
-- reset counter
sig_count <= 0;
-- error signals
sig_cmd_err <= '0';
sig_cmd_result <= (others => '0');
-- sig_wd_lat
sig_wd_lat <= (others => '0');
-- status of the ac_nt alignment
dgrb_ctrl_ac_nt_good <= '1';
elsif rising_edge(clk) then
sig_dgrb_last_state <= sig_dgrb_state;
sig_rsc_req <= s_rsc_idle;
-- set up rdata_valid latency control defaults
seq_rdata_valid_lat_inc <= '0';
seq_rdata_valid_lat_dec <= '0';
-- error signals
sig_cmd_err <= '0';
sig_cmd_result <= (others => '0');
-- register wd_lat output.
wd_lat <= sig_wd_lat;
case sig_dgrb_state is
when s_idle =>
sig_count <= 0;
if ctrl_dgrb_r.command_req = '1' then
if curr_active_block(ctrl_dgrb_r.command) = dgrb then
sig_dgrb_state <= s_wait_admin;
end if;
end if;
sig_ac_req <= s_ac_idle;
when s_wait_admin =>
sig_dgrb_state <= s_wait_admin;
case ctrl_dgrb_r.command is
when cmd_read_mtp => sig_dgrb_state <= s_read_mtp;
when cmd_rrp_reset => sig_dgrb_state <= s_reset_cdvw;
when cmd_rrp_sweep => sig_dgrb_state <= s_test_phases;
when cmd_rrp_seek => sig_dgrb_state <= s_seek_cdvw;
when cmd_rdv => sig_dgrb_state <= s_rdata_valid_align;
when cmd_prep_adv_rd_lat => sig_dgrb_state <= s_adv_rd_lat_setup;
when cmd_prep_adv_wr_lat => sig_dgrb_state <= s_adv_wd_lat;
when cmd_tr_due => sig_dgrb_state <= s_track;
when cmd_poa => sig_dgrb_state <= s_poa_cal;
when others =>
report dgrb_report_prefix & "unknown command" severity failure;
sig_dgrb_state <= s_idle;
end case;
when s_reset_cdvw =>
-- the cdvw proc watches for this state and resets the cdvw
-- state block.
if sig_rsc_ack = '1' then
sig_dgrb_state <= s_release_admin;
else
sig_rsc_req <= s_rsc_reset_cdvw;
end if;
when s_test_phases =>
if sig_rsc_ack = '1' then
sig_dgrb_state <= s_release_admin;
else
sig_rsc_req <= s_rsc_test_phase;
if sig_rsc_ac_access_req = '1' then
sig_ac_req <= s_ac_read_mtp;
else
sig_ac_req <= s_ac_idle;
end if;
end if;
when s_seek_cdvw | s_read_mtp =>
if sig_rsc_ack = '1' then
sig_dgrb_state <= s_release_admin;
else
sig_rsc_req <= s_rsc_cdvw_calc;
end if;
when s_release_admin =>
sig_ac_req <= s_ac_idle;
if dgrb_ac_access_gnt = '0' and sig_dimm_driving_dq = '0' then
sig_dgrb_state <= s_idle;
end if;
when s_rdata_valid_align =>
sig_ac_req <= s_ac_read_rdv;
seq_rdata_valid_lat_dec <= '0';
seq_rdata_valid_lat_inc <= '0';
if sig_dimm_driving_dq = '1' then
-- only do comparison if rdata_valid is all 'ones'
if rdata_valid /= std_logic_vector(to_unsigned(0, DWIDTH_RATIO/2)) then
-- rdata_valid is all ones
if rdata_valid_aligned(rdata, rdata_valid) = '1' then
-- success: rdata_valid and rdata are properly aligned
sig_dgrb_state <= s_release_admin;
else
-- misaligned: bring in rdata_valid by a clock cycle
seq_rdata_valid_lat_dec <= '1';
end if;
end if;
end if;
when s_adv_rd_lat_setup =>
-- wait for sig_doing_rd to go high
sig_ac_req <= s_ac_read_rdv;
if sig_dgrb_state /= sig_dgrb_last_state then
rd_lat <= (others => '0');
sig_count <= 0;
elsif sig_dimm_driving_dq = '1' and sig_doing_rd(MEM_IF_DQS_WIDTH*(DWIDTH_RATIO/2-1)) = '1' then
-- a read has started: start counter
sig_dgrb_state <= s_adv_rd_lat;
end if;
when s_adv_rd_lat =>
sig_ac_req <= s_ac_read_rdv;
if sig_dimm_driving_dq = '1' then
if sig_count >= 2**rd_lat'length then
report dgrb_report_prefix & "maximum read latency exceeded while waiting for rdata_valid" severity cal_fail_sev_level;
sig_cmd_err <= '1';
sig_cmd_result <= std_logic_vector(to_unsigned(C_ERR_MAX_RD_LAT_EXCEEDED,sig_cmd_result'length));
end if;
if rdata_valid /= std_logic_vector(to_unsigned(0, rdata_valid'length)) then
-- have found the read latency
sig_dgrb_state <= s_release_admin;
else
sig_count <= sig_count + 1;
end if;
rd_lat <= std_logic_vector(to_unsigned(sig_count, rd_lat'length));
end if;
when s_adv_wd_lat =>
sig_ac_req <= s_ac_read_wd_lat;
if sig_dgrb_state /= sig_dgrb_last_state then
sig_wd_lat <= (others => '0');
else
if sig_dimm_driving_dq = '1' and rdata_valid /= std_logic_vector(to_unsigned(0, rdata_valid'length)) then
-- construct wd_lat using data from the lowest addresses
-- wd_lat <= rdata(MEM_IF_DQ_PER_DQS - 1 downto 0);
sig_wd_lat <= wd_lat_from_rdata(rdata);
sig_dgrb_state <= s_release_admin;
-- check data integrity
for i in 1 to MEM_IF_DWIDTH/set_wlat_dq_rep_width - 1 loop
-- wd_lat is copied across MEM_IF_DWIDTH bits in fields of width MEM_IF_DQ_PER_DQS.
-- All of these fields must have the same value or it is an error.
-- only check if byte lane not disabled
if cal_byte_lanes((i*set_wlat_dq_rep_width)/MEM_IF_DQ_PER_DQS) = '1' then
if rdata(set_wlat_dq_rep_width - 1 downto 0) /= rdata((i+1)*set_wlat_dq_rep_width - 1 downto i*set_wlat_dq_rep_width) then
-- signal write latency different between DQS groups
report dgrb_report_prefix & "the write latency read from memory is different accross dqs groups" severity cal_fail_sev_level;
sig_cmd_err <= '1';
sig_cmd_result <= std_logic_vector(to_unsigned(C_ERR_WD_LAT_DISAGREEMENT, sig_cmd_result'length));
end if;
end if;
end loop;
-- check if ac_nt alignment is ok
-- in this condition all DWIDTH_RATIO copies of rdata should be identical
dgrb_ctrl_ac_nt_good <= '1';
if DWIDTH_RATIO /= 2 then
for j in 0 to DWIDTH_RATIO/2 - 1 loop
if rdata(j*MEM_IF_DWIDTH + MEM_IF_DQ_PER_DQS - 1 downto j*MEM_IF_DWIDTH) /= rdata((j+2)*MEM_IF_DWIDTH + MEM_IF_DQ_PER_DQS - 1 downto (j+2)*MEM_IF_DWIDTH) then
dgrb_ctrl_ac_nt_good <= '0';
end if;
end loop;
end if;
end if;
end if;
when s_poa_cal =>
-- Request the address/command block begins reading the "M"
-- training pattern here. There is no provision for doing
-- refreshes so this limits the time spent in this state
-- to 9 x tREFI (by the DDR2 JEDEC spec). Instead of the
-- maximum value, a maximum "safe" time in this postamble
-- state is chosen to be tpoamax = 5 x tREFI = 5 x 3.9us.
-- When entering this s_poa_cal state it must be guaranteed
-- that the number of stacked refreshes is at maximum.
--
-- Minimum clock freq supported by DRAM is fck,min=125MHz.
-- Each adjustment to postamble latency requires 16*clock
-- cycles (time to read "M" training pattern twice) so
-- maximum number of adjustments to POA latency (n) is:
--
-- n = (5 x trefi x fck,min) / 16
-- = (5 x 3.9us x 125MHz) / 16
-- ~ 152
--
-- Postamble latency must be adjusted less than 152 cycles
-- to meet this requirement.
--
sig_ac_req <= s_ac_read_poa_mtp;
if sig_poa_ack = '1' then
sig_dgrb_state <= s_release_admin;
end if;
when s_track =>
if sig_trk_ack = '1' then
sig_dgrb_state <= s_release_admin;
end if;
when others => null;
report dgrb_report_prefix & "undefined state" severity failure;
sig_dgrb_state <= s_idle;
end case;
-- default if not calibrating go to idle state via s_release_admin
if ctrl_dgrb_r.command = cmd_idle and
sig_dgrb_state /= s_idle and
sig_dgrb_state /= s_release_admin then
sig_dgrb_state <= s_release_admin;
end if;
end if;
end process;
end block;
-- ------------------------------------------------------------------
-- metastability hardening of potentially async phs_shift_busy signal
--
-- Triple register it for metastability hardening. This process
-- creates the shift register. Also add a sig_phs_shft_busy and
-- an sig_phs_shft_busy_1t echo because various other processes find
-- this useful.
-- ------------------------------------------------------------------
phs_shft_busy_reg: block
signal phs_shft_busy_1r : std_logic;
signal phs_shft_busy_2r : std_logic;
signal phs_shft_busy_3r : std_logic;
begin
phs_shift_busy_sync : process (clk, rst_n)
begin
if rst_n = '0' then
sig_phs_shft_busy <= '0';
sig_phs_shft_busy_1t <= '0';
phs_shft_busy_1r <= '0';
phs_shft_busy_2r <= '0';
phs_shft_busy_3r <= '0';
sig_phs_shft_start <= '0';
sig_phs_shft_end <= '0';
elsif rising_edge(clk) then
sig_phs_shft_busy_1t <= phs_shft_busy_3r;
sig_phs_shft_busy <= phs_shft_busy_2r;
-- register the below to reduce fan out on sig_phs_shft_busy and sig_phs_shft_busy_1t
sig_phs_shft_start <= phs_shft_busy_3r or phs_shft_busy_2r;
sig_phs_shft_end <= phs_shft_busy_3r and not(phs_shft_busy_2r);
phs_shft_busy_3r <= phs_shft_busy_2r;
phs_shft_busy_2r <= phs_shft_busy_1r;
phs_shft_busy_1r <= phs_shft_busy;
end if;
end process;
end block;
-- ------------------------------------------------------------------
-- PLL reconfig MUX
--
-- switches PLL Reconfig input between tracking and resync blocks
-- ------------------------------------------------------------------
pll_reconf_mux : process (clk, rst_n)
begin
if rst_n = '0' then
seq_pll_inc_dec_n <= '0';
seq_pll_select <= (others => '0');
seq_pll_start_reconfig <= '0';
elsif rising_edge(clk) then
if sig_dgrb_state = s_seek_cdvw or
sig_dgrb_state = s_test_phases or
sig_dgrb_state = s_reset_cdvw then
seq_pll_select <= pll_resync_clk_index;
seq_pll_inc_dec_n <= sig_rsc_pll_inc_dec_n;
seq_pll_start_reconfig <= sig_rsc_pll_start_reconfig;
elsif sig_dgrb_state = s_track then
seq_pll_select <= sig_trk_pll_select;
seq_pll_inc_dec_n <= sig_trk_pll_inc_dec_n;
seq_pll_start_reconfig <= sig_trk_pll_start_reconfig;
else
seq_pll_select <= pll_measure_clk_index;
seq_pll_inc_dec_n <= '0';
seq_pll_start_reconfig <= '0';
end if;
end if;
end process;
-- ------------------------------------------------------------------
-- Centre of data valid window calculation block
--
-- This block handles the sharing of the centre of window calculation
-- logic between the rsc and trk operations. Functions defined in the
-- header of this entity are called to do this.
-- ------------------------------------------------------------------
cdvw_block : block
signal sig_cdvw_calc_1t : std_logic;
begin
-- purpose: manages centre of data valid window calculations
-- type : sequential
-- inputs : clk, rst_n
-- outputs: sig_cdvw_state
cdvw_proc: process (clk, rst_n)
variable v_cdvw_state : t_window_processing;
variable v_start_calc : std_logic;
variable v_shift_in : std_logic;
variable v_phase : std_logic;
begin -- process cdvw_proc
if rst_n = '0' then -- asynchronous reset (active low)
sig_cdvw_state <= defaults;
sig_cdvw_calc_1t <= '0';
elsif rising_edge(clk) then -- rising clock edge
v_cdvw_state := sig_cdvw_state;
case sig_dgrb_state is
when s_track =>
v_start_calc := sig_trk_cdvw_calc;
v_phase := sig_trk_cdvw_phase;
v_shift_in := sig_trk_cdvw_shift_in;
when s_read_mtp | s_seek_cdvw | s_test_phases =>
v_start_calc := sig_rsc_cdvw_calc;
v_phase := sig_rsc_cdvw_phase;
v_shift_in := sig_rsc_cdvw_shift_in;
when others =>
v_start_calc := '0';
v_phase := '0';
v_shift_in := '0';
end case;
if sig_dgrb_state = s_reset_cdvw or (sig_dgrb_state = s_track and sig_dgrb_last_state /= s_track) then
-- reset *C*entre of *D*ata *V*alid *W*indow
v_cdvw_state := defaults;
elsif sig_cdvw_calc_1t /= '1' and v_start_calc = '1' then
initialise_window_for_proc(v_cdvw_state);
elsif v_cdvw_state.status = calculating then
if sig_dgrb_state = s_track then -- ensure 360 degrees sweep
find_centre_of_largest_data_valid_window(v_cdvw_state, PLL_STEPS_PER_CYCLE);
else -- can be a 720 degrees sweep
find_centre_of_largest_data_valid_window(v_cdvw_state, c_max_phase_shifts);
end if;
elsif v_shift_in = '1' then
if sig_dgrb_state = s_track then -- ensure 360 degrees sweep
shift_in(v_cdvw_state, v_phase, PLL_STEPS_PER_CYCLE);
else
shift_in(v_cdvw_state, v_phase, c_max_phase_shifts);
end if;
end if;
sig_cdvw_calc_1t <= v_start_calc;
sig_cdvw_state <= v_cdvw_state;
end if;
end process cdvw_proc;
end block;
-- ------------------------------------------------------------------
-- block for resync calculation.
--
-- This block implements the following:
-- 1) Control logic for the rsc slave state machine
-- 2) Processing of resync operations - through reports form cdvw block and
-- test pattern match blocks
-- 3) Shifting of the resync phase for rsc sweeps
-- 4) Writing of results to iram (optional)
-- ------------------------------------------------------------------
rsc_block : block
signal sig_rsc_state : t_resync_state;
signal sig_rsc_last_state : t_resync_state;
signal sig_num_phase_shifts : natural range c_max_phase_shifts - 1 downto 0;
signal sig_rewind_direction : std_logic;
signal sig_count : natural range 0 to 2**8 - 1;
signal sig_test_dq_expired : std_logic;
signal sig_chkd_all_dq_pins : std_logic;
-- prompts to write data to iram
signal sig_dgrb_iram : t_iram_push; -- internal copy of dgrb to iram control signals
signal sig_rsc_push_rrp_sweep : std_logic; -- push result of a rrp sweep pass (for cmd_rrp_sweep)
signal sig_rsc_push_rrp_pass : std_logic; -- result of a rrp sweep result (for cmd_rrp_sweep)
signal sig_rsc_push_rrp_seek : std_logic; -- write seek results (for cmd_rrp_seek / cmd_read_mtp states)
signal sig_rsc_push_footer : std_logic; -- write a footer
signal sig_dq_pin_ctr_r : natural range 0 to MEM_IF_DWIDTH - 1; -- registered version of dq_pin_ctr
signal sig_rsc_curr_phase : natural range 0 to c_max_phase_shifts - 1; -- which phase is being processed
signal sig_iram_idle : std_logic; -- track if iram currently writing data
signal sig_mtp_match_en : std_logic;
-- current byte lane disabled?
signal sig_curr_byte_ln_dis : std_logic;
signal sig_iram_wds_req : integer; -- words required for a given iram dump (used to locate where to write footer)
begin
-- When using DQS capture or not at full-rate only match on "even" clock cycles.
sig_mtp_match_en <= active_high(sig_ac_even = '1' or MEM_IF_DQS_CAPTURE = 0 or DWIDTH_RATIO /= 2);
-- register current byte lane disable mux for speed
byte_lane_dis: process (clk, rst_n)
begin
if rst_n = '0' then
sig_curr_byte_ln_dis <= '0';
elsif rising_edge(clk) then
sig_curr_byte_ln_dis <= cal_byte_lanes(sig_dq_pin_ctr/MEM_IF_DQ_PER_DQS);
end if;
end process;
-- check if all dq pins checked in rsc sweep
chkd_dq : process (clk, rst_n)
begin
if rst_n = '0' then
sig_chkd_all_dq_pins <= '0';
elsif rising_edge(clk) then
if sig_dq_pin_ctr = 0 then
sig_chkd_all_dq_pins <= '1';
else
sig_chkd_all_dq_pins <= '0';
end if;
end if;
end process;
-- main rsc process
rsc_proc : process (clk, rst_n)
-- these are temporary variables which should not infer FFs and
-- are not guaranteed to be initialized by s_rsc_idle.
variable v_rdata_correct : std_logic;
variable v_phase_works : std_logic;
begin
if rst_n = '0' then
-- initialise signals
sig_rsc_state <= s_rsc_idle;
sig_rsc_last_state <= s_rsc_idle;
sig_dq_pin_ctr <= 0;
sig_num_phase_shifts <= c_max_phase_shifts - 1; -- want c_max_phase_shifts-1 inc / decs of phase
sig_count <= 0;
sig_test_dq_expired <= '0';
v_phase_works := '0';
-- interface to other processes to tell them when we are done.
sig_rsc_ack <= '0';
sig_rsc_err <= '0';
sig_rsc_result <= std_logic_vector(to_unsigned(C_SUCCESS, c_command_result_len));
-- centre of data valid window functions
sig_rsc_cdvw_phase <= '0';
sig_rsc_cdvw_shift_in <= '0';
sig_rsc_cdvw_calc <= '0';
-- set up PLL reconfig interface controls
sig_rsc_pll_start_reconfig <= '0';
sig_rsc_pll_inc_dec_n <= c_pll_phs_inc;
sig_rewind_direction <= c_pll_phs_dec;
-- True when access to the ac_block is required.
sig_rsc_ac_access_req <= '0';
-- default values on centre and size of data valid window
if SIM_TIME_REDUCTIONS = 1 then
cal_codvw_phase <= std_logic_vector(to_unsigned(PRESET_CODVW_PHASE, 8));
cal_codvw_size <= std_logic_vector(to_unsigned(PRESET_CODVW_SIZE, 8));
else
cal_codvw_phase <= (others => '0');
cal_codvw_size <= (others => '0');
end if;
sig_rsc_push_rrp_sweep <= '0';
sig_rsc_push_rrp_seek <= '0';
sig_rsc_push_rrp_pass <= '0';
sig_rsc_push_footer <= '0';
codvw_grt_one_dvw <= '0';
elsif rising_edge(clk) then
-- default values assigned to some signals
sig_rsc_ack <= '0';
sig_rsc_cdvw_phase <= '0';
sig_rsc_cdvw_shift_in <= '0';
sig_rsc_cdvw_calc <= '0';
sig_rsc_pll_start_reconfig <= '0';
sig_rsc_pll_inc_dec_n <= c_pll_phs_inc;
sig_rewind_direction <= c_pll_phs_dec;
-- by default don't ask the resync block to read anything
sig_rsc_ac_access_req <= '0';
sig_rsc_push_rrp_sweep <= '0';
sig_rsc_push_rrp_seek <= '0';
sig_rsc_push_rrp_pass <= '0';
sig_rsc_push_footer <= '0';
sig_test_dq_expired <= '0';
-- resync state machine
case sig_rsc_state is
when s_rsc_idle =>
-- initialize those signals we are ready to use.
sig_dq_pin_ctr <= 0;
sig_count <= 0;
if sig_rsc_state = sig_rsc_last_state then -- avoid transition when acknowledging a command has finished
if sig_rsc_req = s_rsc_test_phase then
sig_rsc_state <= s_rsc_test_phase;
elsif sig_rsc_req = s_rsc_cdvw_calc then
sig_rsc_state <= s_rsc_cdvw_calc;
elsif sig_rsc_req = s_rsc_seek_cdvw then
sig_rsc_state <= s_rsc_seek_cdvw;
elsif sig_rsc_req = s_rsc_reset_cdvw then
sig_rsc_state <= s_rsc_reset_cdvw;
else
sig_rsc_state <= s_rsc_idle;
end if;
end if;
when s_rsc_next_phase =>
sig_rsc_pll_inc_dec_n <= c_pll_phs_inc;
sig_rsc_pll_start_reconfig <= '1';
if sig_phs_shft_start = '1' then
-- PLL phase shift started - so stop requesting a shift
sig_rsc_pll_start_reconfig <= '0';
end if;
if sig_phs_shft_end = '1' then
-- PLL phase shift finished - so proceed to flush the datapath
sig_num_phase_shifts <= sig_num_phase_shifts - 1;
sig_rsc_state <= s_rsc_test_phase;
end if;
when s_rsc_test_phase =>
v_phase_works := '1';
-- Note: For single pin single CS calibration set sig_dq_pin_ctr to 0 to
-- ensure that only 1 pin calibrated
sig_rsc_state <= s_rsc_wait_for_idle_dimm;
if single_bit_cal = '1' then
sig_dq_pin_ctr <= 0;
else
sig_dq_pin_ctr <= MEM_IF_DWIDTH-1;
end if;
when s_rsc_wait_for_idle_dimm =>
if sig_dimm_driving_dq = '0' then
sig_rsc_state <= s_rsc_flush_datapath;
end if;
when s_rsc_flush_datapath =>
sig_rsc_ac_access_req <= '1';
if sig_rsc_state /= sig_rsc_last_state then
-- reset variables we are interested in when we first arrive in this state.
sig_count <= c_max_read_lat - 1;
else
if sig_dimm_driving_dq = '1' then
if sig_count = 0 then
sig_rsc_state <= s_rsc_test_dq;
else
sig_count <= sig_count - 1;
end if;
end if;
end if;
when s_rsc_test_dq =>
sig_rsc_ac_access_req <= '1';
if sig_rsc_state /= sig_rsc_last_state then
-- reset variables we are interested in when we first arrive in this state.
sig_count <= 2*c_cal_mtp_t;
else
if sig_dimm_driving_dq = '1' then
if (
(sig_mtp_match = '1' and sig_mtp_match_en = '1') or -- have a pattern match
(sig_test_dq_expired = '1') or -- time in this phase has expired.
sig_curr_byte_ln_dis = '0' -- byte lane disabled
) then
v_phase_works := v_phase_works and ((sig_mtp_match and sig_mtp_match_en) or (not sig_curr_byte_ln_dis));
sig_rsc_push_rrp_sweep <= '1';
sig_rsc_push_rrp_pass <= (sig_mtp_match and sig_mtp_match_en) or (not sig_curr_byte_ln_dis);
if sig_chkd_all_dq_pins = '1' then
-- finished checking all dq pins.
-- done checking this phase.
-- shift phase status into
sig_rsc_cdvw_phase <= v_phase_works;
sig_rsc_cdvw_shift_in <= '1';
if sig_num_phase_shifts /= 0 then
-- there are more phases to test so shift to next phase
sig_rsc_state <= s_rsc_next_phase;
else
-- no more phases to check.
-- clean up after ourselves by
-- going into s_rsc_rewind_phase
sig_rsc_state <= s_rsc_rewind_phase;
sig_rewind_direction <= c_pll_phs_dec;
sig_num_phase_shifts <= c_max_phase_shifts - 1;
end if;
else
-- shift to next dq pin
if MEM_IF_DWIDTH > 71 and -- if >= 72 pins then:
(sig_dq_pin_ctr mod 64) = 0 then -- ensure refreshes at least once every 64 pins
sig_rsc_state <= s_rsc_wait_for_idle_dimm;
else -- otherwise continue sweep
sig_rsc_state <= s_rsc_flush_datapath;
end if;
sig_dq_pin_ctr <= sig_dq_pin_ctr - 1;
end if;
else
sig_count <= sig_count - 1;
if sig_count = 1 then
sig_test_dq_expired <= '1';
end if;
end if;
end if;
end if;
when s_rsc_reset_cdvw =>
sig_rsc_state <= s_rsc_rewind_phase;
-- determine the amount to rewind by (may be wind forward depending on tracking behaviour)
if to_integer(unsigned(cal_codvw_phase)) + sig_trk_rsc_drift < 0 then
sig_num_phase_shifts <= - (to_integer(unsigned(cal_codvw_phase)) + sig_trk_rsc_drift);
sig_rewind_direction <= c_pll_phs_inc;
else
sig_num_phase_shifts <= (to_integer(unsigned(cal_codvw_phase)) + sig_trk_rsc_drift);
sig_rewind_direction <= c_pll_phs_dec;
end if;
-- reset the calibrated phase and size to zero (because un-doing prior calibration here)
cal_codvw_phase <= (others => '0');
cal_codvw_size <= (others => '0');
when s_rsc_rewind_phase =>
-- rewinds the resync PLL by sig_num_phase_shifts steps and returns to idle state
if sig_num_phase_shifts = 0 then
-- no more steps to take off, go to next state
sig_num_phase_shifts <= c_max_phase_shifts - 1;
if GENERATE_ADDITIONAL_DBG_RTL = 1 then -- if iram present hold off until access finished
sig_rsc_state <= s_rsc_wait_iram;
else
sig_rsc_ack <= '1';
sig_rsc_state <= s_rsc_idle;
end if;
else
sig_rsc_pll_inc_dec_n <= sig_rewind_direction;
-- request a phase shift
sig_rsc_pll_start_reconfig <= '1';
if sig_phs_shft_busy = '1' then
-- inhibit a phase shift if phase shift is busy.
sig_rsc_pll_start_reconfig <= '0';
end if;
if sig_phs_shft_busy_1t = '1' and sig_phs_shft_busy /= '1' then
-- we've just successfully removed a phase step
-- decrement counter
sig_num_phase_shifts <= sig_num_phase_shifts - 1;
sig_rsc_pll_start_reconfig <= '0';
end if;
end if;
when s_rsc_cdvw_calc =>
if sig_rsc_state /= sig_rsc_last_state then
if sig_dgrb_state = s_read_mtp then
report dgrb_report_prefix & "gathered resync phase samples (for mtp alignment " & natural'image(current_mtp_almt) & ") is DGRB_PHASE_SAMPLES: " & str(sig_cdvw_state.working_window) severity note;
else
report dgrb_report_prefix & "gathered resync phase samples DGRB_PHASE_SAMPLES: " & str(sig_cdvw_state.working_window) severity note;
end if;
sig_rsc_cdvw_calc <= '1'; -- begin calculating result
else
sig_rsc_state <= s_rsc_cdvw_wait;
end if;
when s_rsc_cdvw_wait =>
if sig_cdvw_state.status /= calculating then
-- a result has been reached.
if sig_dgrb_state = s_read_mtp then -- if doing mtp alignment then skip setting phase
if GENERATE_ADDITIONAL_DBG_RTL = 1 then -- if iram present hold off until access finished
sig_rsc_state <= s_rsc_wait_iram;
else
sig_rsc_ack <= '1';
sig_rsc_state <= s_rsc_idle;
end if;
else
if sig_cdvw_state.status = valid_result then
-- calculation successfully found a
-- data-valid window to seek to.
sig_rsc_state <= s_rsc_seek_cdvw;
sig_rsc_result <= std_logic_vector(to_unsigned(C_SUCCESS, sig_rsc_result'length));
-- If more than one data valid window was seen, then set the result code :
if (sig_cdvw_state.windows_seen > 1) then
report dgrb_report_prefix & "Warning : multiple data-valid windows found, largest chosen." severity note;
codvw_grt_one_dvw <= '1';
else
report dgrb_report_prefix & "data-valid window found successfully." severity note;
end if;
else
-- calculation failed to find a data-valid window.
report dgrb_report_prefix & "couldn't find a data-valid window in resync." severity warning;
sig_rsc_ack <= '1';
sig_rsc_err <= '1';
sig_rsc_state <= s_rsc_idle;
-- set resync result code
case sig_cdvw_state.status is
when no_invalid_phases =>
sig_rsc_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_NO_VALID_PHASES, sig_rsc_result'length));
when multiple_equal_windows =>
sig_rsc_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_MULTIPLE_EQUAL_WINDOWS, sig_rsc_result'length));
when no_valid_phases =>
sig_rsc_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_NO_VALID_PHASES, sig_rsc_result'length));
when others =>
sig_rsc_result <= std_logic_vector(to_unsigned(C_ERR_CRITICAL, sig_rsc_result'length));
end case;
end if;
end if;
-- signal to write a rrp_sweep result to iram
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
sig_rsc_push_rrp_seek <= '1';
end if;
end if;
when s_rsc_seek_cdvw =>
if sig_rsc_state /= sig_rsc_last_state then
-- reset variables we are interested in when we first arrive in this state
sig_count <= sig_cdvw_state.largest_window_centre;
else
if sig_count = 0 or
((MEM_IF_DQS_CAPTURE = 1 and DWIDTH_RATIO = 2) and
sig_count = PLL_STEPS_PER_CYCLE) -- if FR and DQS capture ensure within 0-360 degrees phase
then
-- ready to transition to next state
if GENERATE_ADDITIONAL_DBG_RTL = 1 then -- if iram present hold off until access finished
sig_rsc_state <= s_rsc_wait_iram;
else
sig_rsc_ack <= '1';
sig_rsc_state <= s_rsc_idle;
end if;
-- return largest window centre and size in the result
-- perform cal_codvw phase / size update only if a valid result is found
if sig_cdvw_state.status = valid_result then
cal_codvw_phase <= std_logic_vector(to_unsigned(sig_cdvw_state.largest_window_centre, 8));
cal_codvw_size <= std_logic_vector(to_unsigned(sig_cdvw_state.largest_window_size, 8));
end if;
-- leaving sig_rsc_err or sig_rsc_result at
-- their default values (of success)
else
sig_rsc_pll_inc_dec_n <= c_pll_phs_inc;
-- request a phase shift
sig_rsc_pll_start_reconfig <= '1';
if sig_phs_shft_start = '1' then
-- inhibit a phase shift if phase shift is busy
sig_rsc_pll_start_reconfig <= '0';
end if;
if sig_phs_shft_end = '1' then
-- we've just successfully removed a phase step
-- decrement counter
sig_count <= sig_count - 1;
end if;
end if;
end if;
when s_rsc_wait_iram =>
-- hold off check 1 clock cycle to enable last rsc push operations to start
if sig_rsc_state = sig_rsc_last_state then
if sig_iram_idle = '1' then
sig_rsc_ack <= '1';
sig_rsc_state <= s_rsc_idle;
if sig_dgrb_state = s_test_phases or
sig_dgrb_state = s_seek_cdvw or
sig_dgrb_state = s_read_mtp then
sig_rsc_push_footer <= '1';
end if;
end if;
end if;
when others =>
null;
end case;
sig_rsc_last_state <= sig_rsc_state;
end if;
end process;
-- write results to the iram
iram_push: process (clk, rst_n)
begin
if rst_n = '0' then
sig_dgrb_iram <= defaults;
sig_iram_idle <= '0';
sig_dq_pin_ctr_r <= 0;
sig_rsc_curr_phase <= 0;
sig_iram_wds_req <= 0;
elsif rising_edge(clk) then
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
if sig_dgrb_iram.iram_write = '1' and sig_dgrb_iram.iram_done = '1' then
report dgrb_report_prefix & "iram_done and iram_write signals concurrently set - iram contents may be corrupted" severity failure;
end if;
if sig_dgrb_iram.iram_write = '0' and sig_dgrb_iram.iram_done = '0' then
sig_iram_idle <= '1';
else
sig_iram_idle <= '0';
end if;
-- registered sig_dq_pin_ctr to align with rrp_sweep result
sig_dq_pin_ctr_r <= sig_dq_pin_ctr;
-- calculate current phase (registered to align with rrp_sweep result)
sig_rsc_curr_phase <= (c_max_phase_shifts - 1) - sig_num_phase_shifts;
-- serial push of rrp_sweep results into memory
if sig_rsc_push_rrp_sweep = '1' then
-- signal an iram write and track a write pending
sig_dgrb_iram.iram_write <= '1';
sig_iram_idle <= '0';
-- if not single_bit_cal then pack pin phase results in MEM_IF_DWIDTH word blocks
if single_bit_cal = '1' then
sig_dgrb_iram.iram_wordnum <= sig_dq_pin_ctr_r + (sig_rsc_curr_phase/32);
sig_iram_wds_req <= iram_wd_for_one_pin_rrp( DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, MEM_IF_DWIDTH, MEM_IF_DQS_CAPTURE); -- note total word requirement
else
sig_dgrb_iram.iram_wordnum <= sig_dq_pin_ctr_r + (sig_rsc_curr_phase/32) * MEM_IF_DWIDTH;
sig_iram_wds_req <= iram_wd_for_full_rrp( DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, MEM_IF_DWIDTH, MEM_IF_DQS_CAPTURE); -- note total word requirement
end if;
-- check if current pin and phase passed:
sig_dgrb_iram.iram_pushdata(0) <= sig_rsc_push_rrp_pass;
-- bit offset is modulo phase
sig_dgrb_iram.iram_bitnum <= sig_rsc_curr_phase mod 32;
end if;
-- write result of rrp_calc to iram when completed
if sig_rsc_push_rrp_seek = '1' then -- a result found
sig_dgrb_iram.iram_write <= '1';
sig_iram_idle <= '0';
sig_dgrb_iram.iram_wordnum <= 0;
sig_iram_wds_req <= 1; -- note total word requirement
if sig_cdvw_state.status = valid_result then -- result is valid
sig_dgrb_iram.iram_pushdata <= x"0000" &
std_logic_vector(to_unsigned(sig_cdvw_state.largest_window_centre, 8)) &
std_logic_vector(to_unsigned(sig_cdvw_state.largest_window_size, 8));
else -- invalid result (error code communicated elsewhere)
sig_dgrb_iram.iram_pushdata <= x"FFFF" & -- signals an error condition
x"0000";
end if;
end if;
-- when stage finished write footer
if sig_rsc_push_footer = '1' then
sig_dgrb_iram.iram_done <= '1';
sig_iram_idle <= '0';
-- set address location of footer
sig_dgrb_iram.iram_wordnum <= sig_iram_wds_req;
end if;
-- if write completed deassert iram_write and done signals
if iram_push_done = '1' then
sig_dgrb_iram.iram_write <= '0';
sig_dgrb_iram.iram_done <= '0';
end if;
else
sig_iram_idle <= '0';
sig_dq_pin_ctr_r <= 0;
sig_rsc_curr_phase <= 0;
sig_dgrb_iram <= defaults;
end if;
end if;
end process;
-- concurrently assign sig_dgrb_iram to dgrb_iram
dgrb_iram <= sig_dgrb_iram;
end block; -- resync calculation
-- ------------------------------------------------------------------
-- test pattern match block
--
-- This block handles the sharing of logic for test pattern matching
-- which is used in resync and postamble calibration / code blocks
-- ------------------------------------------------------------------
tp_match_block : block
--
-- Ascii Waveforms:
--
-- ; ; ; ; ; ;
-- ____ ____ ____ ____ ____ ____
-- delayed_dqs |____| |____| |____| |____| |____| |____| |____|
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; _______ ; _______ ; _______ ; _______ ; _______ _______
-- XXXXX / \ / \ / \ / \ / \ / \
-- c0,c1 XXXXXX A B X C D X E F X G H X I J X L M X captured data
-- XXXXX \_______/ \_______/ \_______/ \_______/ \_______/ \_______/
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ____; ____; ____ ____ ____ ____ ____
-- 180-resync_clk |____| |____| |____| |____| |____| |____| | 180deg shift from delayed dqs
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; _______ _______ _______ _______ _______ ____
-- XXXXXXXXXX / \ / \ / \ / \ / \ /
-- 180-r0,r1 XXXXXXXXXXX A B X C D X E F X G H X I J X L resync data
-- XXXXXXXXXX \_______/ \_______/ \_______/ \_______/ \_______/ \____
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ____ ____ ____ ____ ____ ____
-- 360-resync_clk ____| |____| |____| |____| |____| |____| |____|
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; _______ ; _______ ; _______ ; _______ ; _______
-- XXXXXXXXXXXXXXX / \ / \ / \ / \ / \
-- 360-r0,r1 XXXXXXXXXXXXXXXX A B X C D X E F X G H X I J X resync data
-- XXXXXXXXXXXXXXX \_______/ \_______/ \_______/ \_______/ \_______/
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ____ ____ ____ ____ ____ ____ ____
-- 540-resync_clk |____| |____| |____| |____| |____| |____| |
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; _______ _______ _______ _______ ____
-- XXXXXXXXXXXXXXXXXXX / \ / \ / \ / \ /
-- 540-r0,r1 XXXXXXXXXXXXXXXXXXXX A B X C D X E F X G H X I resync data
-- XXXXXXXXXXXXXXXXXXX \_______/ \_______/ \_______/ \_______/ \____
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ;____ ____ ____ ____ ____ ____
-- phy_clk |____| |____| |____| |____| |____| |____| |____|
--
-- 0 1 2 3 4 5 6
--
--
-- |<- Aligned Data ->|
-- phy_clk 180-r0,r1 540-r0,r1 sig_mtp_match_en (generated from sig_ac_even)
-- 0 XXXXXXXX XXXXXXXX '1'
-- 1 XXXXXXAB XXXXXXXX '0'
-- 2 XXXXABCD XXXXXXAB '1'
-- 3 XXABCDEF XXXXABCD '0'
-- 4 ABCDEFGH XXABCDEF '1'
-- 5 CDEFGHAB ABCDEFGH '0'
--
-- In DQS-based capture, sweeping resync_clk from 180 degrees to 360
-- does not necessarily result in a failure because the setup/hold
-- requirements are so small. The data comparison needs to fail when
-- the resync_clk is shifted more than 360 degrees. The
-- sig_mtp_match_en signal allows the sequencer to blind itself
-- training pattern matches that occur above 360 degrees.
--
--
--
--
--
-- Asserts sig_mtp_match.
--
-- Data comes in from rdata and is pushed into a two-bit wide shift register.
-- It is a critical assumption that the rdata comes back byte aligned.
--
--
--sig_mtp_match_valid
-- rdata_valid (shift-enable)
-- |
-- |
-- +-----------------------+-----------+------------------+
-- ___ | | |
-- dq(0) >---| \ | Shift Register |
-- dq(1) >---| \ +------+ +------+ +------------------+
-- dq(2) >---| )--->| D(0) |-+->| D(1) |-+->...-+->| D(c_cal_mtp_len - 1) |
-- ... | / +------+ | +------+ | | +------------------+
-- dq(n-1) >---|___/ +-----------++-...-+
-- | || +---+
-- | (==)--------> sig_mtp_match_0t ---->| |-->sig_mtp_match_1t-->sig_mtp_match
-- | || +---+
-- | +-----------++...-+
-- sig_dq_pin_ctr >-+ +------+ | +------+ | | +------------------+
-- | P(0) |-+ | P(1) |-+ ...-+->| P(c_cal_mtp_len - 1) |
-- +------+ +------+ +------------------+
--
--
--
--
signal sig_rdata_current_pin : std_logic_vector(c_cal_mtp_len - 1 downto 0);
-- A fundamental assumption here is that rdata_valid is all
-- ones or all zeros - not both.
signal sig_rdata_valid_1t : std_logic; -- rdata_valid delayed by 1 clock period.
signal sig_rdata_valid_2t : std_logic; -- rdata_valid delayed by 2 clock periods.
begin
rdata_valid_1t_proc : process (clk, rst_n)
begin
if rst_n = '0' then
sig_rdata_valid_1t <= '0';
sig_rdata_valid_2t <= '0';
elsif rising_edge(clk) then
sig_rdata_valid_2t <= sig_rdata_valid_1t;
sig_rdata_valid_1t <= rdata_valid(0);
end if;
end process;
-- MUX data into sig_rdata_current_pin shift register.
rdata_current_pin_proc: process (clk, rst_n)
begin
if rst_n = '0' then
sig_rdata_current_pin <= (others => '0');
elsif rising_edge(clk) then
-- shift old data down the shift register
sig_rdata_current_pin(sig_rdata_current_pin'high - DWIDTH_RATIO downto 0) <=
sig_rdata_current_pin(sig_rdata_current_pin'high downto DWIDTH_RATIO);
-- shift new data into the bottom of the shift register.
for i in 0 to DWIDTH_RATIO - 1 loop
sig_rdata_current_pin(sig_rdata_current_pin'high - DWIDTH_RATIO + 1 + i) <= rdata(i*MEM_IF_DWIDTH + sig_dq_pin_ctr);
end loop;
end if;
end process;
mtp_match_proc : process (clk, rst_n)
begin
if rst_n = '0' then -- * when at least c_max_read_lat clock cycles have passed
sig_mtp_match <= '0';
elsif rising_edge(clk) then
sig_mtp_match <= '0';
if sig_rdata_current_pin = c_cal_mtp then
sig_mtp_match <= '1';
end if;
end if;
end process;
poa_match_proc : process (clk, rst_n)
-- poa_match_Calibration Strategy
--
-- Ascii Waveforms:
--
-- __ __ __ __ __ __ __ __ __
-- clk __| |__| |__| |__| |__| |__| |__| |__| |__| |
--
-- ; ; ; ;
-- _________________
-- rdata_valid ________| |___________________________
--
-- ; ; ; ;
-- _____
-- poa_match_en ______________________________________| |_______________
--
-- ; ; ; ;
-- _____
-- poa_match XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
--
--
-- Notes:
-- -poa_match is only valid while poa_match_en is asserted.
--
--
--
--
--
--
begin
if rst_n = '0' then
sig_poa_match_en <= '0';
sig_poa_match <= '0';
elsif rising_edge(clk) then
sig_poa_match <= '0';
sig_poa_match_en <= '0';
if sig_rdata_valid_2t = '1' and sig_rdata_valid_1t = '0' then
sig_poa_match_en <= '1';
end if;
if DWIDTH_RATIO = 2 then
if sig_rdata_current_pin(sig_rdata_current_pin'high downto sig_rdata_current_pin'length - 6) = "111100" then
sig_poa_match <= '1';
end if;
elsif DWIDTH_RATIO = 4 then
if sig_rdata_current_pin(sig_rdata_current_pin'high downto sig_rdata_current_pin'length - 8) = "11111100" then
sig_poa_match <= '1';
end if;
else
report dgrb_report_prefix & "unsupported DWIDTH_RATIO" severity failure;
end if;
end if;
end process;
end block;
-- ------------------------------------------------------------------
-- Postamble calibration
--
-- Implements the postamble slave state machine and collates the
-- processing data from the test pattern match block.
-- ------------------------------------------------------------------
poa_block : block
-- Postamble Calibration Strategy
--
-- Ascii Waveforms:
--
-- c_read_burst_t c_read_burst_t
-- ;<------->; ;<------->;
-- ; ; ; ;
-- __ / / __
-- mem_dq[0] ___________| |_____\ \________| |___
--
-- ; ; ; ;
-- ; ; ; ;
-- _________ / / _________
-- poa_enable ______| |___\ \_| |___
-- ; ; ; ;
-- ; ; ; ;
-- __ / / ______
-- rdata[0] ___________| |______\ \_______|
-- ; ; ; ;
-- ; ; ; ;
-- ; ; ; ;
-- _ / / _
-- poa_match_en _____________| |___\ \___________| |_
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- / / _
-- poa_match ___________________\ \___________| |_
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- _ / /
-- seq_poa_lat_dec _______________| |_\ \_______________
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- / /
-- seq_poa_lat_inc ___________________\ \_______________
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
--
-- (1) (2)
--
--
-- (1) poa_enable signal is late, and the zeros on mem_dq after (1)
-- are captured.
-- (2) poa_enable signal is aligned. Zeros following (2) are not
-- captured rdata remains at '1'.
--
-- The DQS capture circuit wth the dqs enable asynchronous set.
--
--
--
-- dqs_en_async_preset ----------+
-- |
-- v
-- +---------+
-- +--|Q SET D|----------- gnd
-- | | <O---+
-- | +---------+ |
-- | |
-- | |
-- +--+---. |
-- |AND )--------+------- dqs_bus
-- delayed_dqs -----+---^
--
--
--
-- _____ _____ _____ _____
-- dqs ____| |_____| |_____| |_____| |_____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
-- ; ; ; ; ;
-- ; ; ; ;
-- _____ _____ _____ _____
-- delayed_dqs _______| |_____| |_____| |_____| |_____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
--
-- ; ; ; ; ;
-- ; ______________________________________________________________
-- dqs_en_async_ _____________________________| |_____
-- preset
-- ; ; ; ; ;
-- ; ; ; ; ;
-- _____ _____ _____
-- dqs_bus _______| |_________________| |_____| |_____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
--
-- ; ;
-- (1) (2)
--
--
-- Notes:
-- (1) The dqs_bus pulse here comes because the last value of Q
-- is '1' until the first DQS pulse clocks gnd into the FF,
-- brings low the AND gate, and disables dqs_bus. A training
-- pattern could potentially match at this point even though
-- between (1) and (2) there are no dqs_bus triggers. Data
-- is frozen on rdata while awaiting the dqs_bus pulses at
-- (2). For this reason, wait until the first match of the
-- training pattern, and continue reducing latency until it
-- TP no longer matches, then increase latency by one. In
-- this case, dqs_en_async_preset will have its latency
-- reduced by three until the training pattern is not matched,
-- then latency is increased by one.
--
--
--
--
-- Postamble calibration state
type t_poa_state is (
-- decrease poa enable latency by 1 cycle iteratively until 'correct' position found
s_poa_rewind_to_pass,
-- poa cal complete
s_poa_done
);
constant c_poa_lat_cmd_wait : natural := 10; -- Number of clock cycles to wait for lat_inc/lat_dec signal to take effect.
constant c_poa_max_lat : natural := 100; -- Maximum number of allowable latency changes.
signal sig_poa_adjust_count : integer range 0 to 2**8 - 1;
signal sig_poa_state : t_poa_state;
begin
poa_proc : process (clk, rst_n)
begin
if rst_n = '0' then
sig_poa_ack <= '0';
seq_poa_lat_dec_1x <= (others => '0');
seq_poa_lat_inc_1x <= (others => '0');
sig_poa_adjust_count <= 0;
sig_poa_state <= s_poa_rewind_to_pass;
elsif rising_edge(clk) then
sig_poa_ack <= '0';
seq_poa_lat_inc_1x <= (others => '0');
seq_poa_lat_dec_1x <= (others => '0');
if sig_dgrb_state = s_poa_cal then
case sig_poa_state is
when s_poa_rewind_to_pass =>
-- In postamble calibration
--
-- Normally, must wait for sig_dimm_driving_dq to be '1'
-- before reading, but by this point in calibration
-- rdata_valid is assumed to be set up properly. The
-- sig_poa_match_en (derived from rdata_valid) is used
-- here rather than sig_dimm_driving_dq.
if sig_poa_match_en = '1' then
if sig_poa_match = '1' then
sig_poa_state <= s_poa_done;
else
seq_poa_lat_dec_1x <= (others => '1');
end if;
sig_poa_adjust_count <= sig_poa_adjust_count + 1;
end if;
when s_poa_done =>
sig_poa_ack <= '1';
end case;
else
sig_poa_state <= s_poa_rewind_to_pass;
sig_poa_adjust_count <= 0;
end if;
assert sig_poa_adjust_count <= c_poa_max_lat
report dgrb_report_prefix & "Maximum number of postamble latency adjustments exceeded."
severity failure;
end if;
end process;
end block;
-- ------------------------------------------------------------------
-- code block for tracking signal generation
--
-- this is used for initial tracking setup (finding a reference window)
-- and periodic tracking operations (PVT compensation on rsc phase)
--
-- A slave trk state machine is described and implemented within the block
-- The mimic path is controlled within this block
-- ------------------------------------------------------------------
trk_block : block
type t_tracking_state is (
-- initialise variables out of reset
s_trk_init,
-- idle state
s_trk_idle,
-- sample data from the mimic path (build window)
s_trk_mimic_sample,
-- 'shift' mimic path phase
s_trk_next_phase,
-- calculate mimic window
s_trk_cdvw_calc,
s_trk_cdvw_wait, -- for results
-- calculate how much mimic window has moved (only entered in periodic tracking)
s_trk_cdvw_drift,
-- track rsc phase (only entered in periodic tracking)
s_trk_adjust_resync,
-- communicate command complete to the master state machine
s_trk_complete
);
signal sig_mmc_seq_done : std_logic;
signal sig_mmc_seq_done_1t : std_logic;
signal mmc_seq_value_r : std_logic;
signal sig_mmc_start : std_logic;
signal sig_trk_state : t_tracking_state;
signal sig_trk_last_state : t_tracking_state;
signal sig_rsc_drift : integer range -c_max_rsc_drift_in_phases to c_max_rsc_drift_in_phases; -- stores total change in rsc phase from first calibration
signal sig_req_rsc_shift : integer range -c_max_rsc_drift_in_phases to c_max_rsc_drift_in_phases; -- stores required shift in rsc phase instantaneously
signal sig_mimic_cdv_found : std_logic;
signal sig_mimic_cdv : integer range 0 to PLL_STEPS_PER_CYCLE; -- centre of data valid window calculated from first mimic-cycle
signal sig_mimic_delta : integer range -PLL_STEPS_PER_CYCLE to PLL_STEPS_PER_CYCLE;
signal sig_large_drift_seen : std_logic;
signal sig_remaining_samples : natural range 0 to 2**8 - 1;
begin
-- advertise the codvw phase shift
process (clk, rst_n)
variable v_length : integer;
begin
if rst_n = '0' then
codvw_trk_shift <= (others => '0');
elsif rising_edge(clk) then
if sig_mimic_cdv_found = '1' then
-- check range
v_length := codvw_trk_shift'length;
codvw_trk_shift <= std_logic_vector(to_signed(sig_rsc_drift, v_length));
else
codvw_trk_shift <= (others => '0');
end if;
end if;
end process;
-- request a mimic sample
mimic_sample_req : process (clk, rst_n)
variable seq_mmc_start_r : std_logic_vector(3 downto 0);
begin
if rst_n = '0' then
seq_mmc_start <= '0';
seq_mmc_start_r := "0000";
elsif rising_edge(clk) then
seq_mmc_start_r(3) := seq_mmc_start_r(2);
seq_mmc_start_r(2) := seq_mmc_start_r(1);
seq_mmc_start_r(1) := seq_mmc_start_r(0);
-- extend sig_mmc_start by one clock cycle
if sig_mmc_start = '1' then
seq_mmc_start <= '1';
seq_mmc_start_r(0) := '1';
elsif ( (seq_mmc_start_r(3) = '1') or (seq_mmc_start_r(2) = '1') or (seq_mmc_start_r(1) = '1') or (seq_mmc_start_r(0) = '1') ) then
seq_mmc_start <= '1';
seq_mmc_start_r(0) := '0';
else
seq_mmc_start <= '0';
end if;
end if;
end process;
-- metastability hardening of async mmc_seq_done signal
mmc_seq_req_sync : process (clk, rst_n)
variable v_mmc_seq_done_1r : std_logic;
variable v_mmc_seq_done_2r : std_logic;
variable v_mmc_seq_done_3r : std_logic;
begin
if rst_n = '0' then
sig_mmc_seq_done <= '0';
sig_mmc_seq_done_1t <= '0';
v_mmc_seq_done_1r := '0';
v_mmc_seq_done_2r := '0';
v_mmc_seq_done_3r := '0';
elsif rising_edge(clk) then
sig_mmc_seq_done_1t <= v_mmc_seq_done_3r;
sig_mmc_seq_done <= v_mmc_seq_done_2r;
mmc_seq_value_r <= mmc_seq_value;
v_mmc_seq_done_3r := v_mmc_seq_done_2r;
v_mmc_seq_done_2r := v_mmc_seq_done_1r;
v_mmc_seq_done_1r := mmc_seq_done;
end if;
end process;
-- collect mimic samples as they arrive
shift_in_mmc_seq_value : process (clk, rst_n)
begin
if rst_n = '0' then
sig_trk_cdvw_shift_in <= '0';
sig_trk_cdvw_phase <= '0';
elsif rising_edge(clk) then
sig_trk_cdvw_shift_in <= '0';
sig_trk_cdvw_phase <= '0';
if sig_mmc_seq_done_1t = '1' and sig_mmc_seq_done = '0' then
sig_trk_cdvw_shift_in <= '1';
sig_trk_cdvw_phase <= mmc_seq_value_r;
end if;
end if;
end process;
-- main tracking state machine
trk_proc : process (clk, rst_n)
begin
if rst_n = '0' then
sig_trk_state <= s_trk_init;
sig_trk_last_state <= s_trk_init;
sig_trk_result <= (others => '0');
sig_trk_err <= '0';
sig_mmc_start <= '0';
sig_trk_pll_select <= (others => '0');
sig_req_rsc_shift <= -c_max_rsc_drift_in_phases;
sig_rsc_drift <= -c_max_rsc_drift_in_phases;
sig_mimic_delta <= -PLL_STEPS_PER_CYCLE;
sig_mimic_cdv_found <= '0';
sig_mimic_cdv <= 0;
sig_large_drift_seen <= '0';
sig_trk_cdvw_calc <= '0';
sig_remaining_samples <= 0;
sig_trk_pll_start_reconfig <= '0';
sig_trk_pll_inc_dec_n <= c_pll_phs_inc;
sig_trk_ack <= '0';
elsif rising_edge(clk) then
sig_trk_pll_select <= pll_measure_clk_index;
sig_trk_pll_start_reconfig <= '0';
sig_trk_pll_inc_dec_n <= c_pll_phs_inc;
sig_large_drift_seen <= '0';
sig_trk_cdvw_calc <= '0';
sig_trk_ack <= '0';
sig_trk_err <= '0';
sig_trk_result <= (others => '0');
sig_mmc_start <= '0';
-- if no cdv found then reset tracking results
if sig_mimic_cdv_found = '0' then
sig_rsc_drift <= 0;
sig_req_rsc_shift <= 0;
sig_mimic_delta <= 0;
end if;
if sig_dgrb_state = s_track then
-- resync state machine
case sig_trk_state is
when s_trk_init =>
sig_trk_state <= s_trk_idle;
sig_mimic_cdv_found <= '0';
sig_rsc_drift <= 0;
sig_req_rsc_shift <= 0;
sig_mimic_delta <= 0;
when s_trk_idle =>
sig_remaining_samples <= PLL_STEPS_PER_CYCLE; -- ensure a 360 degrees sweep
sig_trk_state <= s_trk_mimic_sample;
when s_trk_mimic_sample =>
if sig_remaining_samples = 0 then
sig_trk_state <= s_trk_cdvw_calc;
else
if sig_trk_state /= sig_trk_last_state then
-- request a sample as soon as we arrive in this state.
-- the default value of sig_mmc_start is zero!
sig_mmc_start <= '1';
end if;
if sig_mmc_seq_done_1t = '1' and sig_mmc_seq_done = '0' then
-- a sample has been collected, go to next PLL phase
sig_remaining_samples <= sig_remaining_samples - 1;
sig_trk_state <= s_trk_next_phase;
end if;
end if;
when s_trk_next_phase =>
sig_trk_pll_start_reconfig <= '1';
sig_trk_pll_inc_dec_n <= c_pll_phs_inc;
if sig_phs_shft_start = '1' then
sig_trk_pll_start_reconfig <= '0';
end if;
if sig_phs_shft_end = '1' then
sig_trk_state <= s_trk_mimic_sample;
end if;
when s_trk_cdvw_calc =>
if sig_trk_state /= sig_trk_last_state then
-- reset variables we are interested in when we first arrive in this state
sig_trk_cdvw_calc <= '1';
report dgrb_report_prefix & "gathered mimic phase samples DGRB_MIMIC_SAMPLES: " & str(sig_cdvw_state.working_window(sig_cdvw_state.working_window'high downto sig_cdvw_state.working_window'length - PLL_STEPS_PER_CYCLE)) severity note;
else
sig_trk_state <= s_trk_cdvw_wait;
end if;
when s_trk_cdvw_wait =>
if sig_cdvw_state.status /= calculating then
if sig_cdvw_state.status = valid_result then
report dgrb_report_prefix & "mimic window successfully found." severity note;
if sig_mimic_cdv_found = '0' then -- first run of tracking operation
sig_mimic_cdv_found <= '1';
sig_mimic_cdv <= sig_cdvw_state.largest_window_centre;
sig_trk_state <= s_trk_complete;
else -- subsequent tracking operation runs
sig_mimic_delta <= sig_mimic_cdv - sig_cdvw_state.largest_window_centre;
sig_mimic_cdv <= sig_cdvw_state.largest_window_centre;
sig_trk_state <= s_trk_cdvw_drift;
end if;
else
report dgrb_report_prefix & "couldn't find a data-valid window for tracking." severity cal_fail_sev_level;
sig_trk_ack <= '1';
sig_trk_err <= '1';
sig_trk_state <= s_trk_idle;
-- set resync result code
case sig_cdvw_state.status is
when no_invalid_phases =>
sig_trk_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_NO_INVALID_PHASES, sig_trk_result'length));
when multiple_equal_windows =>
sig_trk_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_MULTIPLE_EQUAL_WINDOWS, sig_trk_result'length));
when no_valid_phases =>
sig_trk_result <= std_logic_vector(to_unsigned(C_ERR_RESYNC_NO_VALID_PHASES, sig_trk_result'length));
when others =>
sig_trk_result <= std_logic_vector(to_unsigned(C_ERR_CRITICAL, sig_trk_result'length));
end case;
end if;
end if;
when s_trk_cdvw_drift => -- calculate the drift in rsc phase
-- pipeline stage 1
if abs(sig_mimic_delta) > PLL_STEPS_PER_CYCLE/2 then
sig_large_drift_seen <= '1';
else
sig_large_drift_seen <= '0';
end if;
--pipeline stage 2
if sig_trk_state = sig_trk_last_state then
if sig_large_drift_seen = '1' then
if sig_mimic_delta < 0 then -- anti-clockwise movement
sig_req_rsc_shift <= sig_req_rsc_shift + sig_mimic_delta + PLL_STEPS_PER_CYCLE;
else -- clockwise movement
sig_req_rsc_shift <= sig_req_rsc_shift + sig_mimic_delta - PLL_STEPS_PER_CYCLE;
end if;
else
sig_req_rsc_shift <= sig_req_rsc_shift + sig_mimic_delta;
end if;
sig_trk_state <= s_trk_adjust_resync;
end if;
when s_trk_adjust_resync =>
sig_trk_pll_select <= pll_resync_clk_index;
sig_trk_pll_start_reconfig <= '1';
if sig_trk_state /= sig_trk_last_state then
if sig_req_rsc_shift < 0 then
sig_trk_pll_inc_dec_n <= c_pll_phs_inc;
sig_req_rsc_shift <= sig_req_rsc_shift + 1;
sig_rsc_drift <= sig_rsc_drift + 1;
elsif sig_req_rsc_shift > 0 then
sig_trk_pll_inc_dec_n <= c_pll_phs_dec;
sig_req_rsc_shift <= sig_req_rsc_shift - 1;
sig_rsc_drift <= sig_rsc_drift - 1;
else
sig_trk_state <= s_trk_complete;
sig_trk_pll_start_reconfig <= '0';
end if;
else
sig_trk_pll_inc_dec_n <= sig_trk_pll_inc_dec_n; -- maintain current value
end if;
if abs(sig_rsc_drift) = c_max_rsc_drift_in_phases then
report dgrb_report_prefix & " a maximum absolute change in resync_clk of " & integer'image(sig_rsc_drift) & " phases has " & LF &
" occurred (since read resynch phase calibration) during tracking" severity cal_fail_sev_level;
sig_trk_err <= '1';
sig_trk_result <= std_logic_vector(to_unsigned(C_ERR_MAX_TRK_SHFT_EXCEEDED, sig_trk_result'length));
end if;
if sig_phs_shft_start = '1' then
sig_trk_pll_start_reconfig <= '0';
end if;
if sig_phs_shft_end = '1' then
sig_trk_state <= s_trk_complete;
end if;
when s_trk_complete =>
sig_trk_ack <= '1';
end case;
sig_trk_last_state <= sig_trk_state;
else
sig_trk_state <= s_trk_idle;
sig_trk_last_state <= s_trk_idle;
end if;
end if;
end process;
rsc_drift: process (sig_rsc_drift)
begin
sig_trk_rsc_drift <= sig_rsc_drift; -- communicate tracking shift to rsc process
end process;
end block; -- tracking signals
-- ------------------------------------------------------------------
-- write-datapath (WDP) ` and on-chip-termination (OCT) signal
-- ------------------------------------------------------------------
wdp_oct : process(clk,rst_n)
begin
if rst_n = '0' then
seq_oct_value <= c_set_oct_to_rs;
dgrb_wdp_ovride <= '0';
elsif rising_edge(clk) then
if ((sig_dgrb_state = s_idle) or (EN_OCT = 0)) then
seq_oct_value <= c_set_oct_to_rs;
dgrb_wdp_ovride <= '0';
else
seq_oct_value <= c_set_oct_to_rt;
dgrb_wdp_ovride <= '1';
end if;
end if;
end process;
-- ------------------------------------------------------------------
-- handles muxing of error codes to the control block
-- ------------------------------------------------------------------
ac_handshake_proc : process(rst_n, clk)
begin
if rst_n = '0' then
dgrb_ctrl <= defaults;
elsif rising_edge(clk) then
dgrb_ctrl <= defaults;
if sig_dgrb_state = s_wait_admin and sig_dgrb_last_state = s_idle then
dgrb_ctrl.command_ack <= '1';
end if;
case sig_dgrb_state is
when s_seek_cdvw =>
dgrb_ctrl.command_err <= sig_rsc_err;
dgrb_ctrl.command_result <= sig_rsc_result;
when s_track =>
dgrb_ctrl.command_err <= sig_trk_err;
dgrb_ctrl.command_result <= sig_trk_result;
when others => -- from main state machine
dgrb_ctrl.command_err <= sig_cmd_err;
dgrb_ctrl.command_result <= sig_cmd_result;
end case;
if ctrl_dgrb_r.command = cmd_read_mtp then -- check against command because aligned with command done not command_err
dgrb_ctrl.command_err <= '0';
dgrb_ctrl.command_result <= std_logic_vector(to_unsigned(sig_cdvw_state.largest_window_size,dgrb_ctrl.command_result'length));
end if;
if sig_dgrb_state = s_idle and sig_dgrb_last_state = s_release_admin then
dgrb_ctrl.command_done <= '1';
end if;
end if;
end process;
-- ------------------------------------------------------------------
-- address/command state machine
-- process is commanded to begin reading training patterns.
--
-- implements the address/command slave state machine
-- issues read commands to the memory relative to given calibration
-- stage being implemented
-- burst length is dependent on memory type
-- ------------------------------------------------------------------
ac_block : block
-- override the calibration burst length for DDR3 device support
-- (requires BL8 / on the fly setting in MR in admin block)
function set_read_bl ( memtype: in string ) return natural is
begin
if memtype = "DDR3" then
return 8;
elsif memtype = "DDR" or memtype = "DDR2" then
return c_cal_burst_len;
else
report dgrb_report_prefix & " a calibration burst length choice has not been set for memory type " & memtype severity failure;
end if;
return 0;
end function;
-- parameterisation of the read algorithm by burst length
constant c_poa_addr_width : natural := 6;
constant c_cal_read_burst_len : natural := set_read_bl(MEM_IF_MEMTYPE);
constant c_bursts_per_btp : natural := c_cal_mtp_len / c_cal_read_burst_len;
constant c_read_burst_t : natural := c_cal_read_burst_len / DWIDTH_RATIO;
constant c_max_rdata_valid_lat : natural := 50*(c_cal_read_burst_len / DWIDTH_RATIO); -- maximum latency that rdata_valid can ever have with respect to doing_rd
constant c_rdv_ones_rd_clks : natural := (c_max_rdata_valid_lat + c_read_burst_t) / c_read_burst_t; -- number of cycles to read ones for before a pulse of zeros
-- array of burst training pattern addresses
-- here the MTP is used in this addressing
subtype t_btp_addr is natural range 0 to 2 ** MEM_IF_ADDR_WIDTH - 1;
type t_btp_addr_array is array (0 to c_bursts_per_btp - 1) of t_btp_addr;
-- default values
function defaults return t_btp_addr_array is
variable v_btp_array : t_btp_addr_array;
begin
for i in 0 to c_bursts_per_btp - 1 loop
v_btp_array(i) := 0;
end loop;
return v_btp_array;
end function;
-- load btp array addresses
-- Note: this scales to burst lengths of 2, 4 and 8
-- the settings here are specific to the choice of training pattern and need updating if the pattern changes
function set_btp_addr (mtp_almt : natural ) return t_btp_addr_array is
variable v_addr_array : t_btp_addr_array;
begin
for i in 0 to 8/c_cal_read_burst_len - 1 loop
-- set addresses for xF5 data
v_addr_array((c_bursts_per_btp - 1) - i) := MEM_IF_CAL_BASE_COL + c_cal_ofs_xF5 + i*c_cal_read_burst_len;
-- set addresses for x30 data (based on mtp alignment)
if mtp_almt = 0 then
v_addr_array((c_bursts_per_btp - 1) - (8/c_cal_read_burst_len + i)) := MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_0 + i*c_cal_read_burst_len;
else
v_addr_array((c_bursts_per_btp - 1) - (8/c_cal_read_burst_len + i)) := MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_1 + i*c_cal_read_burst_len;
end if;
end loop;
return v_addr_array;
end function;
function find_poa_cycle_period return natural is
-- Returns the period over which the postamble reads
-- repeat in c_read_burst_t units.
variable v_num_bursts : natural;
begin
v_num_bursts := 2 ** c_poa_addr_width / c_read_burst_t;
if v_num_bursts * c_read_burst_t < 2**c_poa_addr_width then
v_num_bursts := v_num_bursts + 1;
end if;
v_num_bursts := v_num_bursts + c_bursts_per_btp + 1;
return v_num_bursts;
end function;
function get_poa_burst_addr(burst_count : in natural; mtp_almt : in natural) return t_btp_addr is
variable v_addr : t_btp_addr;
begin
if burst_count = 0 then
if mtp_almt = 0 then
v_addr := c_cal_ofs_x30_almt_1;
elsif mtp_almt = 1 then
v_addr := c_cal_ofs_x30_almt_0;
else
report "Unsupported mtp_almt " & natural'image(mtp_almt) severity failure;
end if;
-- address gets incremented by four if in burst-length four.
v_addr := v_addr + (8 - c_cal_read_burst_len);
else
v_addr := c_cal_ofs_zeros;
end if;
return v_addr;
end function;
signal btp_addr_array : t_btp_addr_array; -- burst training pattern addresses
signal sig_addr_cmd_state : t_ac_state;
signal sig_addr_cmd_last_state : t_ac_state;
signal sig_doing_rd_count : integer range 0 to c_read_burst_t - 1;
signal sig_count : integer range 0 to 2**8 - 1;
signal sig_setup : integer range c_max_read_lat downto 0;
signal sig_burst_count : integer range 0 to c_read_burst_t;
begin
-- handles counts for when to begin burst-reads (sig_burst_count)
-- sets sig_dimm_driving_dq
-- sets dgrb_ac_access_req
dimm_driving_dq_proc : process(rst_n, clk)
begin
if rst_n = '0' then
sig_dimm_driving_dq <= '1';
sig_setup <= c_max_read_lat;
sig_burst_count <= 0;
dgrb_ac_access_req <= '0';
sig_ac_even <= '0';
elsif rising_edge(clk) then
sig_dimm_driving_dq <= '0';
if sig_addr_cmd_state /= s_ac_idle and sig_addr_cmd_state /= s_ac_relax then
dgrb_ac_access_req <= '1';
else
dgrb_ac_access_req <= '0';
end if;
case sig_addr_cmd_state is
when s_ac_read_mtp | s_ac_read_rdv | s_ac_read_wd_lat | s_ac_read_poa_mtp =>
sig_ac_even <= not sig_ac_even;
-- a counter that keeps track of when we are ready
-- to issue a burst read. Issue burst read eigvery
-- time we are at zero.
if sig_burst_count = 0 then
sig_burst_count <= c_read_burst_t - 1;
else
sig_burst_count <= sig_burst_count - 1;
end if;
if dgrb_ac_access_gnt /= '1' then
sig_setup <= c_max_read_lat;
else
-- primes reads
-- signal that dimms are driving dq pins after
-- at least c_max_read_lat clock cycles have passed.
--
if sig_setup = 0 then
sig_dimm_driving_dq <= '1';
elsif dgrb_ac_access_gnt = '1' then
sig_setup <= sig_setup - 1;
end if;
end if;
when s_ac_relax =>
sig_dimm_driving_dq <= '1';
sig_burst_count <= 0;
sig_ac_even <= '0';
when others =>
sig_burst_count <= 0;
sig_ac_even <= '0';
end case;
end if;
end process;
ac_proc : process(rst_n, clk)
begin
if rst_n = '0' then
sig_count <= 0;
sig_addr_cmd_state <= s_ac_idle;
sig_addr_cmd_last_state <= s_ac_idle;
sig_doing_rd_count <= 0;
sig_addr_cmd <= reset(c_seq_addr_cmd_config);
btp_addr_array <= defaults;
sig_doing_rd <= (others => '0');
elsif rising_edge(clk) then
assert c_cal_mtp_len mod c_cal_read_burst_len = 0 report dgrb_report_prefix & "burst-training pattern length must be a multiple of burst-length." severity failure;
assert MEM_IF_CAL_BANK < 2**MEM_IF_BANKADDR_WIDTH report dgrb_report_prefix & "MEM_IF_CAL_BANK out of range." severity failure;
assert MEM_IF_CAL_BASE_COL < 2**MEM_IF_ADDR_WIDTH - 1 - C_CAL_DATA_LEN report dgrb_report_prefix & "MEM_IF_CAL_BASE_COL out of range." severity failure;
sig_addr_cmd <= deselect(c_seq_addr_cmd_config, sig_addr_cmd);
if sig_ac_req /= sig_addr_cmd_state and sig_addr_cmd_state /= s_ac_idle then
-- and dgrb_ac_access_gnt = '1'
sig_addr_cmd_state <= s_ac_relax;
else
sig_addr_cmd_state <= sig_ac_req;
end if;
if sig_doing_rd_count /= 0 then
sig_doing_rd <= (others => '1');
sig_doing_rd_count <= sig_doing_rd_count - 1;
else
sig_doing_rd <= (others => '0');
end if;
case sig_addr_cmd_state is
when s_ac_idle =>
sig_addr_cmd <= defaults(c_seq_addr_cmd_config);
when s_ac_relax =>
-- waits at least c_max_read_lat before returning to s_ac_idle state
if sig_addr_cmd_state /= sig_addr_cmd_last_state then
sig_count <= c_max_read_lat;
else
if sig_count = 0 then
sig_addr_cmd_state <= s_ac_idle;
else
sig_count <= sig_count - 1;
end if;
end if;
when s_ac_read_mtp =>
-- reads 'more'-training pattern
-- issue read commands for proper addresses
-- set burst training pattern (mtp in this case) addresses
btp_addr_array <= set_btp_addr(current_mtp_almt);
if sig_addr_cmd_state /= sig_addr_cmd_last_state then
sig_count <= c_bursts_per_btp - 1; -- counts number of bursts in a training pattern
else
sig_doing_rd <= (others => '1');
-- issue a read command every c_read_burst_t clock cycles
if sig_burst_count = 0 then
-- decide which read command to issue
for i in 0 to c_bursts_per_btp - 1 loop
if sig_count = i then
sig_addr_cmd <= read(c_seq_addr_cmd_config, -- configuration
sig_addr_cmd, -- previous value
MEM_IF_CAL_BANK, -- bank
btp_addr_array(i), -- column address
2**current_cs, -- rank
c_cal_read_burst_len, -- burst length
false);
end if;
end loop;
-- Set next value of count
if sig_count = 0 then
sig_count <= c_bursts_per_btp - 1;
else
sig_count <= sig_count - 1;
end if;
end if;
end if;
when s_ac_read_poa_mtp =>
-- Postamble rdata/rdata_valid Activity:
--
--
-- (0) (1) (2)
-- ; ; ; ;
-- _________ __ ____________ _____________ _______ _________
-- \ / \ / \ \ \ / \ /
-- (a) rdata[0] 00000000 X 11 X 0000000000 / / 0000000000 X MTP X 00000000
-- _________/ \__/ \____________\ \____________/ \_______/ \_________
-- ; ; ; ;
-- ; ; ; ;
-- _________ / / _________
-- rdata_valid ____| |_____________\ \_____________| |__________
--
-- ;<- (b) ->;<------------(c)------------>; ;
-- ; ; ; ;
--
--
-- This block must issue reads and drive doing_rd to place the above pattern on
-- the rdata and rdata_valid ports. MTP will most likely come back corrupted but
-- the postamble block (poa_block) will make the necessary adjustments to improve
-- matters.
--
-- (a) Read zeros followed by two ones. The two will be at the end of a burst.
-- Assert rdata_valid only during the burst containing the ones.
-- (b) c_read_burst_t clock cycles.
-- (c) Must be greater than but NOT equal to maximum postamble latency clock
-- cycles. Another way: c_min = (max_poa_lat + 1) phy clock cycles. This
-- must also be long enough to allow the postamble block to respond to a
-- the seq_poa_lat_dec_1x signal, but this requirement is less stringent
-- than the first so that we can ignore it.
--
-- The find_poa_cycle_period function should return (b+c)/c_read_burst_t
-- rounded up to the next largest integer.
--
--
-- set burst training pattern (mtp in this case) addresses
btp_addr_array <= set_btp_addr(current_mtp_almt);
-- issue read commands for proper addresses
if sig_addr_cmd_state /= sig_addr_cmd_last_state then
sig_count <= find_poa_cycle_period - 1; -- length of read patter in bursts.
elsif dgrb_ac_access_gnt = '1' then
-- only begin operation once dgrb_ac_access_gnt has been issued
-- otherwise rdata_valid may be asserted when rdasta is not
-- valid.
--
-- *** WARNING: BE SAFE. DON'T LET THIS HAPPEN TO YOU: ***
--
-- ; ; ; ; ; ;
-- ; _______ ; ; _______ ; ; _______
-- XXXXX / \ XXXXXXXXX / \ XXXXXXXXX / \ XXXXXXXXX
-- addr/cmd XXXXXX READ XXXXXXXXXXX READ XXXXXXXXXXX READ XXXXXXXXXXX
-- XXXXX \_______/ XXXXXXXXX \_______/ XXXXXXXXX \_______/ XXXXXXXXX
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- ; ; ; ; ; ; _______
-- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX / \
-- rdata XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX MTP X
-- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX \_______/
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- _________ _________ _________
-- doing_rd ____| |_________| |_________| |__________
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- __________________________________________________
-- ac_accesss_gnt ______________|
-- ; ; ; ; ; ;
-- ; ; ; ; ; ;
-- _________ _________
-- rdata_valid __________________________________| |_________| |
-- ; ; ; ; ; ;
--
-- (0) (1) (2)
--
--
-- Cmmand and doing_rd issued at (0). The doing_rd signal enters the
-- rdata_valid pipe here so that it will return on rdata_valid with the
-- expected latency (at this point in calibration, rdata_valid and adv_rd_lat
-- should be properly calibrated). Unlike doing_rd, since ac_access_gnt is not
-- asserted the READ command at (0) is never actually issued. This results
-- in the situation at (2) where rdata is undefined yet rdata_valid indicates
-- valid data. The moral of this story is to wait for ac_access_gnt = '1'
-- before issuing commands when it is important that rdata_valid be accurate.
--
--
--
--
if sig_burst_count = 0 then
sig_addr_cmd <= read(c_seq_addr_cmd_config, -- configuration
sig_addr_cmd, -- previous value
MEM_IF_CAL_BANK, -- bank
get_poa_burst_addr(sig_count, current_mtp_almt),-- column address
2**current_cs, -- rank
c_cal_read_burst_len, -- burst length
false);
-- Set doing_rd
if sig_count = 0 then
sig_doing_rd <= (others => '1');
sig_doing_rd_count <= c_read_burst_t - 1; -- Extend doing_rd pulse by this many phy_clk cycles.
end if;
-- Set next value of count
if sig_count = 0 then
sig_count <= find_poa_cycle_period - 1; -- read for one period then relax (no read) for same time period
else
sig_count <= sig_count - 1;
end if;
end if;
end if;
when s_ac_read_rdv =>
assert c_max_rdata_valid_lat mod c_read_burst_t = 0 report dgrb_report_prefix & "c_max_rdata_valid_lat must be a multiple of c_read_burst_t." severity failure;
if sig_addr_cmd_state /= sig_addr_cmd_last_state then
sig_count <= c_rdv_ones_rd_clks - 1;
else
if sig_burst_count = 0 then
if sig_count = 0 then
-- expecting to read ZEROS
sig_addr_cmd <= read(c_seq_addr_cmd_config, -- configuration
sig_addr_cmd, -- previous valid
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + C_CAL_OFS_ZEROS, -- column
2**current_cs, -- rank
c_cal_read_burst_len, -- burst length
false);
else
-- expecting to read ONES
sig_addr_cmd <= read(c_seq_addr_cmd_config, -- configuration
sig_addr_cmd, -- previous value
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + C_CAL_OFS_ONES, -- column address
2**current_cs, -- rank
c_cal_read_burst_len, -- op length
false);
end if;
if sig_count = 0 then
sig_count <= c_rdv_ones_rd_clks - 1;
else
sig_count <= sig_count - 1;
end if;
end if;
if (sig_count = c_rdv_ones_rd_clks - 1 and sig_burst_count = 1) or
(sig_count = 0 and c_read_burst_t = 1) then
-- the last burst read- that was issued was supposed to read only zeros
-- a burst read command will be issued on the next clock cycle
--
-- A long (>= maximim rdata_valid latency) series of burst reads are
-- issued for ONES.
-- Into this stream a single burst read for ZEROs is issued. After
-- the ZERO read command is issued, rdata_valid needs to come back
-- high one clock cycle before the next read command (reading ONES
-- again) is issued. Since the rdata_valid is just a delayed
-- version of doing_rd, doing_rd needs to exhibit the same behaviour.
--
-- for FR (burst length 4): require that doing_rd high 1 clock cycle after cs_n is low
-- ____ ____ ____ ____ ____ ____ ____ ____ ____
-- clk ____| |____| |____| |____| |____| |____| |____| |____| |____|
--
-- ___ _______ _______ _______ _______
-- \ XXXXXXXXX / \ XXXXXXXXX / \ XXXXXXXXX / \ XXXXXXXXX / \ XXXX
-- addr XXXXXXXXXXX ONES XXXXXXXXXXX ONES XXXXXXXXXXX ZEROS XXXXXXXXXXX ONES XXXXX--> Repeat
-- ___/ XXXXXXXXX \_______/ XXXXXXXXX \_______/ XXXXXXXXX \_______/ XXXXXXXXX \_______/ XXXX
--
-- _________ _________ _________ _________ ____
-- cs_n ____| |_________| |_________| |_________| |_________|
--
-- _________
-- doing_rd ________________________________________________________________| |______________
--
--
-- for HR: require that doing_rd high in the same clock cycle as cs_n is low
--
sig_doing_rd(MEM_IF_DQS_WIDTH*(DWIDTH_RATIO/2-1)) <= '1';
end if;
end if;
when s_ac_read_wd_lat =>
-- continuously issues reads on the memory locations
-- containing write latency addr=[2*c_cal_burst_len - (3*c_cal_burst_len - 1)]
if sig_addr_cmd_state /= sig_addr_cmd_last_state then
-- no initialization required here. Must still wait
-- a clock cycle before beginning operations so that
-- we are properly synchronized with
-- dimm_driving_dq_proc.
else
if sig_burst_count = 0 then
if sig_dimm_driving_dq = '1' then
sig_doing_rd <= (others => '1');
end if;
sig_addr_cmd <= read(c_seq_addr_cmd_config, -- configuration
sig_addr_cmd, -- previous value
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_wd_lat, -- column
2**current_cs, -- rank
c_cal_read_burst_len,
false);
end if;
end if;
when others =>
report dgrb_report_prefix & "undefined state in addr_cmd_proc" severity error;
sig_addr_cmd_state <= s_ac_idle;
end case;
-- mask odt signal
for i in 0 to (DWIDTH_RATIO/2)-1 loop
sig_addr_cmd(i).odt <= odt_settings(current_cs).read;
end loop;
sig_addr_cmd_last_state <= sig_addr_cmd_state;
end if;
end process;
end block ac_block;
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : data gatherer (write bias) [dgwb] block for the non-levelling
-- AFI PHY sequencer
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The address and command package (alt_mem_phy_addr_cmd_pkg) is used to combine DRAM address
-- and command signals in one record and unify the functions operating on this record.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_dgwb is
generic (
-- Physical IF width definitions
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
DWIDTH_RATIO : natural;
MEM_IF_ADDR_WIDTH : natural;
MEM_IF_BANKADDR_WIDTH : natural;
MEM_IF_NUM_RANKS : natural; -- The sequencer outputs memory control signals of width num_ranks
MEM_IF_MEMTYPE : string;
ADV_LAT_WIDTH : natural;
MEM_IF_CAL_BANK : natural; -- Bank to which calibration data is written
-- Base column address to which calibration data is written.
-- Memory at MEM_IF_CAL_BASE_COL - MEM_IF_CAL_BASE_COL + C_CAL_DATA_LEN - 1
-- is assumed to contain the proper data.
MEM_IF_CAL_BASE_COL : natural
);
port (
-- CLK Reset
clk : in std_logic;
rst_n : in std_logic;
parameterisation_rec : in t_algm_paramaterisation;
-- Control interface :
dgwb_ctrl : out t_ctrl_stat;
ctrl_dgwb : in t_ctrl_command;
-- iRAM 'push' interface :
dgwb_iram : out t_iram_push;
iram_push_done : in std_logic;
-- Admin block req/gnt interface.
dgwb_ac_access_req : out std_logic;
dgwb_ac_access_gnt : in std_logic;
-- WDP interface
dgwb_dqs_burst : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_DQS_WIDTH - 1 downto 0);
dgwb_wdata_valid : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_DQS_WIDTH - 1 downto 0);
dgwb_wdata : out std_logic_vector( DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0);
dgwb_dm : out std_logic_vector( DWIDTH_RATIO * MEM_IF_DM_WIDTH - 1 downto 0);
dgwb_dqs : out std_logic_vector( DWIDTH_RATIO - 1 downto 0);
dgwb_wdp_ovride : out std_logic;
-- addr/cmd output for write commands.
dgwb_ac : out t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
bypassed_rdata : in std_logic_vector(MEM_IF_DWIDTH-1 downto 0);
-- odt settings per chip select
odt_settings : in t_odt_array(0 to MEM_IF_NUM_RANKS-1)
);
end entity;
library work;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
architecture rtl of ddr3_s4_amphy_phy_alt_mem_phy_dgwb is
type t_dgwb_state is (
s_idle,
s_wait_admin,
s_write_btp, -- Writes bit-training pattern
s_write_ones, -- Writes ones
s_write_zeros, -- Writes zeros
s_write_mtp, -- Write more training patterns (requires read to check allignment)
s_write_01_pairs, -- Writes 01 pairs
s_write_1100_step,-- Write step function (half zeros, half ones)
s_write_0011_step,-- Write reversed step function (half ones, half zeros)
s_write_wlat, -- Writes the write latency into a memory address.
s_release_admin
);
constant c_seq_addr_cmd_config : t_addr_cmd_config_rec := set_config_rec(MEM_IF_ADDR_WIDTH, MEM_IF_BANKADDR_WIDTH, MEM_IF_NUM_RANKS, DWIDTH_RATIO, MEM_IF_MEMTYPE);
-- a prefix for all report signals to identify phy and sequencer block
--
constant dgwb_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (dgwb) : ";
function dqs_pattern return std_logic_vector is
variable dqs : std_logic_vector( DWIDTH_RATIO - 1 downto 0);
begin
if DWIDTH_RATIO = 2 then
dqs := "10";
elsif DWIDTH_RATIO = 4 then
dqs := "1100";
else
report dgwb_report_prefix & "unsupported DWIDTH_RATIO in function dqs_pattern." severity failure;
end if;
return dqs;
end;
signal sig_addr_cmd : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
signal sig_dgwb_state : t_dgwb_state;
signal sig_dgwb_last_state : t_dgwb_state;
signal access_complete : std_logic;
signal generate_wdata : std_logic; -- for s_write_wlat only
-- current chip select being processed
signal current_cs : natural range 0 to MEM_IF_NUM_RANKS-1;
begin
dgwb_ac <= sig_addr_cmd;
-- Set IRAM interface to defaults
dgwb_iram <= defaults;
-- Master state machine. Generates state transitions.
master_dgwb_state_block : if True generate
signal sig_ctrl_dgwb : t_ctrl_command; -- registers ctrl_dgwb input.
begin
-- generate the current_cs signal to track which cs accessed by PHY at any instance
current_cs_proc : process (clk, rst_n)
begin
if rst_n = '0' then
current_cs <= 0;
elsif rising_edge(clk) then
if sig_ctrl_dgwb.command_req = '1' then
current_cs <= sig_ctrl_dgwb.command_op.current_cs;
end if;
end if;
end process;
master_dgwb_state_proc : process(rst_n, clk)
begin
if rst_n = '0' then
sig_dgwb_state <= s_idle;
sig_dgwb_last_state <= s_idle;
sig_ctrl_dgwb <= defaults;
elsif rising_edge(clk) then
case sig_dgwb_state is
when s_idle =>
if sig_ctrl_dgwb.command_req = '1' then
if (curr_active_block(sig_ctrl_dgwb.command) = dgwb) then
sig_dgwb_state <= s_wait_admin;
end if;
end if;
when s_wait_admin =>
case sig_ctrl_dgwb.command is
when cmd_write_btp => sig_dgwb_state <= s_write_btp;
when cmd_write_mtp => sig_dgwb_state <= s_write_mtp;
when cmd_was => sig_dgwb_state <= s_write_wlat;
when others =>
report dgwb_report_prefix & "unknown command" severity error;
end case;
if dgwb_ac_access_gnt /= '1' then
sig_dgwb_state <= s_wait_admin;
end if;
when s_write_btp =>
sig_dgwb_state <= s_write_zeros;
when s_write_zeros =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_write_ones;
end if;
when s_write_ones =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_release_admin;
end if;
when s_write_mtp =>
sig_dgwb_state <= s_write_01_pairs;
when s_write_01_pairs =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_write_1100_step;
end if;
when s_write_1100_step =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_write_0011_step;
end if;
when s_write_0011_step =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_release_admin;
end if;
when s_write_wlat =>
if sig_dgwb_state = sig_dgwb_last_state and access_complete = '1' then
sig_dgwb_state <= s_release_admin;
end if;
when s_release_admin =>
if dgwb_ac_access_gnt = '0' then
sig_dgwb_state <= s_idle;
end if;
when others =>
report dgwb_report_prefix & "undefined state in addr_cmd_proc" severity error;
sig_dgwb_state <= s_idle;
end case;
sig_dgwb_last_state <= sig_dgwb_state;
sig_ctrl_dgwb <= ctrl_dgwb;
end if;
end process;
end generate;
-- Generates writes
ac_write_block : if True generate
constant C_BURST_T : natural := C_CAL_BURST_LEN / DWIDTH_RATIO; -- Number of phy-clock cycles per burst
constant C_MAX_WLAT : natural := 2**ADV_LAT_WIDTH-1; -- Maximum latency in clock cycles
constant C_MAX_COUNT : natural := C_MAX_WLAT + C_BURST_T + 4*12 - 1; -- up to 12 consecutive writes at 4 cycle intervals
-- The following function sets the width over which
-- write latency should be repeated on the dq bus
-- the default value is MEM_IF_DQ_PER_DQS
function set_wlat_dq_rep_width return natural is
begin
for i in 1 to MEM_IF_DWIDTH/MEM_IF_DQ_PER_DQS loop
if (i*MEM_IF_DQ_PER_DQS) >= ADV_LAT_WIDTH then
return i*MEM_IF_DQ_PER_DQS;
end if;
end loop;
report dgwb_report_prefix & "the specified maximum write latency cannot be fully represented in the given number of DQ pins" & LF &
"** NOTE: This may cause overflow when setting ctl_wlat signal" severity warning;
return MEM_IF_DQ_PER_DQS;
end function;
constant C_WLAT_DQ_REP_WIDTH : natural := set_wlat_dq_rep_width;
signal sig_count : natural range 0 to 2**8 - 1;
begin
ac_write_proc : process(rst_n, clk)
begin
if rst_n = '0' then
dgwb_wdp_ovride <= '0';
dgwb_dqs <= (others => '0');
dgwb_dm <= (others => '1');
dgwb_wdata <= (others => '0');
dgwb_dqs_burst <= (others => '0');
dgwb_wdata_valid <= (others => '0');
generate_wdata <= '0'; -- for s_write_wlat only
sig_count <= 0;
sig_addr_cmd <= int_pup_reset(c_seq_addr_cmd_config);
access_complete <= '0';
elsif rising_edge(clk) then
dgwb_wdp_ovride <= '0';
dgwb_dqs <= (others => '0');
dgwb_dm <= (others => '1');
dgwb_wdata <= (others => '0');
dgwb_dqs_burst <= (others => '0');
dgwb_wdata_valid <= (others => '0');
sig_addr_cmd <= deselect(c_seq_addr_cmd_config, sig_addr_cmd);
access_complete <= '0';
generate_wdata <= '0'; -- for s_write_wlat only
case sig_dgwb_state is
when s_idle =>
sig_addr_cmd <= defaults(c_seq_addr_cmd_config);
-- require ones in locations:
-- 1. c_cal_ofs_ones (8 locations)
-- 2. 2nd half of location c_cal_ofs_xF5 (4 locations)
when s_write_ones =>
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_dqs_burst <= (others => '1');
-- Write ONES to DQ pins
dgwb_wdata <= (others => '1');
dgwb_wdata_valid <= (others => '1');
-- Issue write command
if sig_dgwb_state /= sig_dgwb_last_state then
sig_count <= 0;
else
-- ensure safe intervals for DDRx memory writes (min 4 mem clk cycles between writes for BC4 DDR3)
if sig_count = 0 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_ones, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
elsif sig_count = 4 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_ones + 4, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
elsif sig_count = 8 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_xF5 + 4, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
end if;
sig_count <= sig_count + 1;
end if;
if sig_count = C_MAX_COUNT - 1 then
access_complete <= '1';
end if;
-- require zeros in locations:
-- 1. c_cal_ofs_zeros (8 locations)
-- 2. 1st half of c_cal_ofs_x30_almt_0 (4 locations)
-- 3. 1st half of c_cal_ofs_x30_almt_1 (4 locations)
when s_write_zeros =>
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_dqs_burst <= (others => '1');
-- Write ZEROS to DQ pins
dgwb_wdata <= (others => '0');
dgwb_wdata_valid <= (others => '1');
-- Issue write command
if sig_dgwb_state /= sig_dgwb_last_state then
sig_count <= 0;
else
if sig_count = 0 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_zeros, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
elsif sig_count = 4 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_zeros + 4, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
elsif sig_count = 8 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_0, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
elsif sig_count = 12 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_1, -- address
2**current_cs, -- rank
4, -- burst length (fixed at BC4)
false); -- auto-precharge
end if;
sig_count <= sig_count + 1;
end if;
if sig_count = C_MAX_COUNT - 1 then
access_complete <= '1';
end if;
-- require 0101 pattern in locations:
-- 1. 1st half of location c_cal_ofs_xF5 (4 locations)
when s_write_01_pairs =>
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_dqs_burst <= (others => '1');
dgwb_wdata_valid <= (others => '1');
-- Issue write command
if sig_dgwb_state /= sig_dgwb_last_state then
sig_count <= 0;
else
if sig_count = 0 then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_xF5, -- address
2**current_cs, -- rank
4, -- burst length
false); -- auto-precharge
end if;
sig_count <= sig_count + 1;
end if;
if sig_count = C_MAX_COUNT - 1 then
access_complete <= '1';
end if;
-- Write 01 to pairs of memory addresses
for i in 0 to dgwb_wdata'length / MEM_IF_DWIDTH - 1 loop
if i mod 2 = 0 then
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '1');
else
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '0');
end if;
end loop;
-- require pattern "0011" (or "1100") in locations:
-- 1. 2nd half of c_cal_ofs_x30_almt_0 (4 locations)
when s_write_0011_step =>
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_dqs_burst <= (others => '1');
dgwb_wdata_valid <= (others => '1');
-- Issue write command
if sig_dgwb_state /= sig_dgwb_last_state then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_0 + 4, -- address
2**current_cs, -- rank
4, -- burst length
false); -- auto-precharge
sig_count <= 0;
else
sig_count <= sig_count + 1;
end if;
if sig_count = C_MAX_COUNT - 1 then
access_complete <= '1';
end if;
-- Write 0011 step to column addresses. Note that
-- it cannot be determined which at this point. The
-- strategy is to write both alignments and see which
-- one is correct later on.
-- this calculation has 2 parts:
-- a) sig_count mod C_BURST_T is a timewise iterator of repetition of the pattern
-- b) i represents the temporal iterator of the pattern
-- it is required to sum a and b and switch the pattern between 0 and 1 every 2 locations in each dimension
-- Note: the same formulae is used below for the 1100 pattern
for i in 0 to dgwb_wdata'length / MEM_IF_DWIDTH - 1 loop
if ((sig_count mod C_BURST_T) + (i/2)) mod 2 = 0 then
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '0');
else
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '1');
end if;
end loop;
-- require pattern "1100" (or "0011") in locations:
-- 1. 2nd half of c_cal_ofs_x30_almt_1 (4 locations)
when s_write_1100_step =>
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_dqs_burst <= (others => '1');
dgwb_wdata_valid <= (others => '1');
-- Issue write command
if sig_dgwb_state /= sig_dgwb_last_state then
sig_addr_cmd <= write(c_seq_addr_cmd_config,
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_x30_almt_1 + 4, -- address
2**current_cs, -- rank
4, -- burst length
false); -- auto-precharge
sig_count <= 0;
else
sig_count <= sig_count + 1;
end if;
if sig_count = C_MAX_COUNT - 1 then
access_complete <= '1';
end if;
-- Write 1100 step to column addresses. Note that
-- it cannot be determined which at this point. The
-- strategy is to write both alignments and see which
-- one is correct later on.
for i in 0 to dgwb_wdata'length / MEM_IF_DWIDTH - 1 loop
if ((sig_count mod C_BURST_T) + (i/2)) mod 2 = 0 then
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '1');
else
dgwb_wdata((i+1)*MEM_IF_DWIDTH - 1 downto i*MEM_IF_DWIDTH) <= (others => '0');
end if;
end loop;
when s_write_wlat =>
-- Effect:
-- *Writes the memory latency to an array formed
-- from memory addr=[2*C_CAL_BURST_LEN-(3*C_CAL_BURST_LEN-1)].
-- The write latency is written to pairs of addresses
-- across the given range.
--
-- Example
-- C_CAL_BURST_LEN = 4
-- addr 8 - 9 [WLAT] size = 2*MEM_IF_DWIDTH bits
-- addr 10 - 11 [WLAT] size = 2*MEM_IF_DWIDTH bits
--
dgwb_wdp_ovride <= '1';
dgwb_dqs <= dqs_pattern;
dgwb_dm <= (others => '0');
dgwb_wdata <= (others => '0');
dgwb_dqs_burst <= (others => '1');
dgwb_wdata_valid <= (others => '1');
if sig_dgwb_state /= sig_dgwb_last_state then
sig_addr_cmd <= write(c_seq_addr_cmd_config, -- A/C configuration
sig_addr_cmd,
MEM_IF_CAL_BANK, -- bank
MEM_IF_CAL_BASE_COL + c_cal_ofs_wd_lat, -- address
2**current_cs, -- rank
8, -- burst length (8 for DDR3 and 4 for DDR/DDR2)
false); -- auto-precharge
sig_count <= 0;
else
-- hold wdata_valid and wdata 2 clock cycles
-- 1 - because ac signal registered at top level of sequencer
-- 2 - because want time to dqs_burst edge which occurs 1 cycle earlier
-- than wdata_valid in an AFI compliant controller
generate_wdata <= '1';
end if;
if generate_wdata = '1' then
for i in 0 to dgwb_wdata'length/C_WLAT_DQ_REP_WIDTH - 1 loop
dgwb_wdata((i+1)*C_WLAT_DQ_REP_WIDTH - 1 downto i*C_WLAT_DQ_REP_WIDTH) <= std_logic_vector(to_unsigned(sig_count, C_WLAT_DQ_REP_WIDTH));
end loop;
-- delay by 1 clock cycle to account for 1 cycle discrepancy
-- between dqs_burst and wdata_valid
if sig_count = C_MAX_COUNT then
access_complete <= '1';
end if;
sig_count <= sig_count + 1;
end if;
when others =>
null;
end case;
-- mask odt signal
for i in 0 to (DWIDTH_RATIO/2)-1 loop
sig_addr_cmd(i).odt <= odt_settings(current_cs).write;
end loop;
end if;
end process;
end generate;
-- Handles handshaking for access to address/command
ac_handshake_proc : process(rst_n, clk)
begin
if rst_n = '0' then
dgwb_ctrl <= defaults;
dgwb_ac_access_req <= '0';
elsif rising_edge(clk) then
dgwb_ctrl <= defaults;
dgwb_ac_access_req <= '0';
if sig_dgwb_state /= s_idle and sig_dgwb_state /= s_release_admin then
dgwb_ac_access_req <= '1';
elsif sig_dgwb_state = s_idle or sig_dgwb_state = s_release_admin then
dgwb_ac_access_req <= '0';
else
report dgwb_report_prefix & "unexpected state in ac_handshake_proc so haven't requested access to address/command." severity warning;
end if;
if sig_dgwb_state = s_wait_admin and sig_dgwb_last_state = s_idle then
dgwb_ctrl.command_ack <= '1';
end if;
if sig_dgwb_state = s_idle and sig_dgwb_last_state = s_release_admin then
dgwb_ctrl.command_done <= '1';
end if;
end if;
end process;
end architecture rtl;
--
-- -----------------------------------------------------------------------------
-- Abstract : ctrl block for the non-levelling AFI PHY sequencer
-- This block is the central control unit for the sequencer. The method
-- of control is to issue commands (prefixed cmd_) to each of the other
-- sequencer blocks to execute. Each command corresponds to a stage of
-- the AFI PHY calibaration stage, and in turn each state represents a
-- command or a supplimentary flow control operation. In addition to
-- controlling the sequencer this block also checks for time out
-- conditions which occur when a different system block is faulty.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The iram address package (alt_mem_phy_iram_addr_pkg) is used to define the base addresses used
-- for iram writes during calibration
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_ctrl is
generic (
FAMILYGROUP_ID : natural;
MEM_IF_DLL_LOCK_COUNT : natural;
MEM_IF_MEMTYPE : string;
DWIDTH_RATIO : natural;
IRAM_ADDRESSING : t_base_hdr_addresses;
MEM_IF_CLK_PS : natural;
TRACKING_INTERVAL_IN_MS : natural;
MEM_IF_NUM_RANKS : natural;
MEM_IF_DQS_WIDTH : natural;
GENERATE_ADDITIONAL_DBG_RTL : natural;
SIM_TIME_REDUCTIONS : natural; -- if 0 null, if 1 skip rrp, if 2 rrp for 1 dqs group and 1 cs
ACK_SEVERITY : severity_level
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
-- calibration status and redo request
ctl_init_success : out std_logic;
ctl_init_fail : out std_logic;
ctl_recalibrate_req : in std_logic; -- acts as a synchronous reset
-- status signals from iram
iram_status : in t_iram_stat;
iram_push_done : in std_logic;
-- standard control signal to all blocks
ctrl_op_rec : out t_ctrl_command;
-- standardised response from all system blocks
admin_ctrl : in t_ctrl_stat;
dgrb_ctrl : in t_ctrl_stat;
dgwb_ctrl : in t_ctrl_stat;
-- mmi to ctrl interface
mmi_ctrl : in t_mmi_ctrl;
ctrl_mmi : out t_ctrl_mmi;
-- byte lane select
ctl_cal_byte_lanes : in std_logic_vector(MEM_IF_NUM_RANKS * MEM_IF_DQS_WIDTH - 1 downto 0);
-- signals to control the ac_nt setting
dgrb_ctrl_ac_nt_good : in std_logic;
int_ac_nt : out std_logic_vector(((DWIDTH_RATIO+2)/4) - 1 downto 0); -- width of 1 for DWIDTH_RATIO =2,4 and 2 for DWIDTH_RATIO = 8
-- the following signals are reserved for future use
ctrl_iram_push : out t_ctrl_iram
);
end entity;
library work;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_ctrl is
-- a prefix for all report signals to identify phy and sequencer block
--
constant ctrl_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (ctrl) : ";
-- decoder to find the relevant disable bit (from mmi registers) for a given state
function find_dis_bit
(
state : t_master_sm_state;
mmi_ctrl : t_mmi_ctrl
) return std_logic is
variable v_dis : std_logic;
begin
case state is
when s_phy_initialise => v_dis := mmi_ctrl.hl_css.phy_initialise_dis;
when s_init_dram |
s_prog_cal_mr => v_dis := mmi_ctrl.hl_css.init_dram_dis;
when s_write_ihi => v_dis := mmi_ctrl.hl_css.write_ihi_dis;
when s_cal => v_dis := mmi_ctrl.hl_css.cal_dis;
when s_write_btp => v_dis := mmi_ctrl.hl_css.write_btp_dis;
when s_write_mtp => v_dis := mmi_ctrl.hl_css.write_mtp_dis;
when s_read_mtp => v_dis := mmi_ctrl.hl_css.read_mtp_dis;
when s_rrp_reset => v_dis := mmi_ctrl.hl_css.rrp_reset_dis;
when s_rrp_sweep => v_dis := mmi_ctrl.hl_css.rrp_sweep_dis;
when s_rrp_seek => v_dis := mmi_ctrl.hl_css.rrp_seek_dis;
when s_rdv => v_dis := mmi_ctrl.hl_css.rdv_dis;
when s_poa => v_dis := mmi_ctrl.hl_css.poa_dis;
when s_was => v_dis := mmi_ctrl.hl_css.was_dis;
when s_adv_rd_lat => v_dis := mmi_ctrl.hl_css.adv_rd_lat_dis;
when s_adv_wr_lat => v_dis := mmi_ctrl.hl_css.adv_wr_lat_dis;
when s_prep_customer_mr_setup => v_dis := mmi_ctrl.hl_css.prep_customer_mr_setup_dis;
when s_tracking_setup |
s_tracking => v_dis := mmi_ctrl.hl_css.tracking_dis;
when others => v_dis := '1'; -- default change stage
end case;
return v_dis;
end function;
-- decoder to find the relevant command for a given state
function find_cmd
(
state : t_master_sm_state
) return t_ctrl_cmd_id is
begin
case state is
when s_phy_initialise => return cmd_phy_initialise;
when s_init_dram => return cmd_init_dram;
when s_prog_cal_mr => return cmd_prog_cal_mr;
when s_write_ihi => return cmd_write_ihi;
when s_cal => return cmd_idle;
when s_write_btp => return cmd_write_btp;
when s_write_mtp => return cmd_write_mtp;
when s_read_mtp => return cmd_read_mtp;
when s_rrp_reset => return cmd_rrp_reset;
when s_rrp_sweep => return cmd_rrp_sweep;
when s_rrp_seek => return cmd_rrp_seek;
when s_rdv => return cmd_rdv;
when s_poa => return cmd_poa;
when s_was => return cmd_was;
when s_adv_rd_lat => return cmd_prep_adv_rd_lat;
when s_adv_wr_lat => return cmd_prep_adv_wr_lat;
when s_prep_customer_mr_setup => return cmd_prep_customer_mr_setup;
when s_tracking_setup |
s_tracking => return cmd_tr_due;
when others => return cmd_idle;
end case;
end function;
function mcs_rw_state -- returns true for multiple cs read/write states
(
state : t_master_sm_state
) return boolean is
begin
case state is
when s_write_btp | s_write_mtp | s_rrp_sweep =>
return true;
when s_reset | s_phy_initialise | s_init_dram | s_prog_cal_mr | s_write_ihi | s_cal |
s_read_mtp | s_rrp_reset | s_rrp_seek | s_rdv | s_poa |
s_was | s_adv_rd_lat | s_adv_wr_lat | s_prep_customer_mr_setup |
s_tracking_setup | s_tracking | s_operational | s_non_operational =>
return false;
when others =>
--
return false;
end case;
end function;
-- timing parameters
constant c_done_timeout_count : natural := 32768;
constant c_ack_timeout_count : natural := 1000;
constant c_ticks_per_ms : natural := 1000000000/(MEM_IF_CLK_PS*(DWIDTH_RATIO/2));
constant c_ticks_per_10us : natural := 10000000 /(MEM_IF_CLK_PS*(DWIDTH_RATIO/2));
-- local copy of calibration fail/success signals
signal int_ctl_init_fail : std_logic;
signal int_ctl_init_success : std_logic;
-- state machine (master for sequencer)
signal state : t_master_sm_state;
signal last_state : t_master_sm_state;
-- flow control signals for state machine
signal dis_state : std_logic; -- disable state
signal hold_state : std_logic; -- hold in state for 1 clock cycle
signal master_ctrl_op_rec : t_ctrl_command; -- master command record to all sequencer blocks
signal master_ctrl_iram_push : t_ctrl_iram; -- record indicating control details for pushes
signal dll_lock_counter : natural range MEM_IF_DLL_LOCK_COUNT - 1 downto 0; -- to wait for dll to lock
signal iram_init_complete : std_logic;
-- timeout signals to check if a block has 'hung'
signal timeout_counter : natural range c_done_timeout_count - 1 downto 0;
signal timeout_counter_stop : std_logic;
signal timeout_counter_enable : std_logic;
signal timeout_counter_clear : std_logic;
signal cmd_req_asserted : std_logic; -- a command has been issued
signal flag_ack_timeout : std_logic; -- req -> ack timed out
signal flag_done_timeout : std_logic; -- reg -> done timed out
signal waiting_for_ack : std_logic; -- command issued
signal cmd_ack_seen : std_logic; -- command completed
signal curr_ctrl : t_ctrl_stat; -- response for current active block
signal curr_cmd : t_ctrl_cmd_id;
-- store state information based on issued command
signal int_ctrl_prev_stage : t_ctrl_cmd_id;
signal int_ctrl_current_stage : t_ctrl_cmd_id;
-- multiple chip select counter
signal cs_counter : natural range 0 to MEM_IF_NUM_RANKS - 1;
signal reissue_cmd_req : std_logic; -- reissue command request for multiple cs
signal cal_cs_enabled : std_logic_vector(MEM_IF_NUM_RANKS - 1 downto 0);
-- signals to check the ac_nt setting
signal ac_nt_almts_checked : natural range 0 to DWIDTH_RATIO/2-1;
signal ac_nt : std_logic_vector(((DWIDTH_RATIO+2)/4) - 1 downto 0);
-- track the mtp alignment setting
signal mtp_almts_checked : natural range 0 to 2;
signal mtp_correct_almt : natural range 0 to 1;
signal mtp_no_valid_almt : std_logic;
signal mtp_both_valid_almt : std_logic;
signal mtp_err : std_logic;
-- tracking timing
signal milisecond_tick_gen_count : natural range 0 to c_ticks_per_ms -1 := c_ticks_per_ms -1;
signal tracking_ms_counter : natural range 0 to 255;
signal tracking_update_due : std_logic;
begin -- architecture struct
-------------------------------------------------------------------------------
-- check if chip selects are enabled
-- this only effects reactive stages (i,e, those requiring memory reads)
-------------------------------------------------------------------------------
process(ctl_cal_byte_lanes)
variable v_cs_enabled : std_logic;
begin
for i in 0 to MEM_IF_NUM_RANKS - 1 loop
-- check if any bytes enabled
v_cs_enabled := '0';
for j in 0 to MEM_IF_DQS_WIDTH - 1 loop
v_cs_enabled := v_cs_enabled or ctl_cal_byte_lanes(i*MEM_IF_DQS_WIDTH + j);
end loop;
-- if any byte enabled set cs as enabled else not
cal_cs_enabled(i) <= v_cs_enabled;
-- sanity checking:
if i = 0 and v_cs_enabled = '0' then
report ctrl_report_prefix & " disabling of chip select 0 is unsupported by the sequencer," & LF &
"-> if this is your intention then please remap CS pins such that CS 0 is not disabled" severity failure;
end if;
end loop;
end process;
-- -----------------------------------------------------------------------------
-- dll lock counter
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
dll_lock_counter <= MEM_IF_DLL_LOCK_COUNT -1;
elsif rising_edge(clk) then
if ctl_recalibrate_req = '1' then
dll_lock_counter <= MEM_IF_DLL_LOCK_COUNT -1;
elsif dll_lock_counter /= 0 then
dll_lock_counter <= dll_lock_counter - 1;
end if;
end if;
end process;
-- -----------------------------------------------------------------------------
-- timeout counter : this counter is used to determine if an ack, or done has
-- not been received within the expected number of clock cycles of a req being
-- asserted.
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
timeout_counter <= c_done_timeout_count - 1;
elsif rising_edge(clk) then
if timeout_counter_clear = '1' then
timeout_counter <= c_done_timeout_count - 1;
elsif timeout_counter_enable = '1' and state /= s_init_dram then
if timeout_counter /= 0 then
timeout_counter <= timeout_counter - 1;
end if;
end if;
end if;
end process;
-- -----------------------------------------------------------------------------
-- register current ctrl signal based on current command
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
curr_ctrl <= defaults;
curr_cmd <= cmd_idle;
elsif rising_edge(clk) then
case curr_active_block(curr_cmd) is
when admin => curr_ctrl <= admin_ctrl;
when dgrb => curr_ctrl <= dgrb_ctrl;
when dgwb => curr_ctrl <= dgwb_ctrl;
when others => curr_ctrl <= defaults;
end case;
curr_cmd <= master_ctrl_op_rec.command;
end if;
end process;
-- -----------------------------------------------------------------------------
-- generation of cmd_ack_seen
-- -----------------------------------------------------------------------------
process (curr_ctrl)
begin
cmd_ack_seen <= curr_ctrl.command_ack;
end process;
-------------------------------------------------------------------------------
-- generation of waiting_for_ack flag (to determine whether ack has timed out)
-------------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
waiting_for_ack <= '0';
elsif rising_edge(clk) then
if cmd_req_asserted = '1' then
waiting_for_ack <= '1';
elsif cmd_ack_seen = '1' then
waiting_for_ack <= '0';
end if;
end if;
end process;
-- -----------------------------------------------------------------------------
-- generation of timeout flags
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
flag_ack_timeout <= '0';
flag_done_timeout <= '0';
elsif rising_edge(clk) then
if mmi_ctrl.calibration_start = '1' or ctl_recalibrate_req = '1' then
flag_ack_timeout <= '0';
elsif timeout_counter = 0 and waiting_for_ack = '1' then
flag_ack_timeout <= '1';
end if;
if mmi_ctrl.calibration_start = '1' or ctl_recalibrate_req = '1' then
flag_done_timeout <= '0';
elsif timeout_counter = 0 and
state /= s_rrp_sweep and -- rrp can take enough cycles to overflow counter so don't timeout
state /= s_init_dram and -- init_dram takes about 200 us, so don't timeout
timeout_counter_clear /= '1' then -- check if currently clearing the timeout (i.e. command_done asserted for s_init_dram or s_rrp_sweep)
flag_done_timeout <= '1';
end if;
end if;
end process;
-- generation of timeout_counter_stop
timeout_counter_stop <= curr_ctrl.command_done;
-- -----------------------------------------------------------------------------
-- generation of timeout_counter_enable and timeout_counter_clear
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
timeout_counter_enable <= '0';
timeout_counter_clear <= '0';
elsif rising_edge(clk) then
if cmd_req_asserted = '1' then
timeout_counter_enable <= '1';
timeout_counter_clear <= '0';
elsif timeout_counter_stop = '1'
or state = s_operational
or state = s_non_operational
or state = s_reset then
timeout_counter_enable <= '0';
timeout_counter_clear <= '1';
end if;
end if;
end process;
-------------------------------------------------------------------------------
-- assignment to ctrl_mmi record
-------------------------------------------------------------------------------
process (clk, rst_n)
variable v_ctrl_mmi : t_ctrl_mmi;
begin
if rst_n = '0' then
v_ctrl_mmi := defaults;
ctrl_mmi <= defaults;
int_ctrl_prev_stage <= cmd_idle;
int_ctrl_current_stage <= cmd_idle;
elsif rising_edge(clk) then
ctrl_mmi <= v_ctrl_mmi;
v_ctrl_mmi.ctrl_calibration_success := '0';
v_ctrl_mmi.ctrl_calibration_fail := '0';
if (curr_ctrl.command_ack = '1') then
case state is
when s_init_dram => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram := '1';
when s_write_btp => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp := '1';
when s_write_mtp => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp := '1';
when s_read_mtp => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp := '1';
when s_rrp_reset => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset := '1';
when s_rrp_sweep => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep := '1';
when s_rrp_seek => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek := '1';
when s_rdv => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv := '1';
when s_poa => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa := '1';
when s_was => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was := '1';
when s_adv_rd_lat => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat := '1';
when s_adv_wr_lat => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat := '1';
when s_prep_customer_mr_setup => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup := '1';
when s_tracking_setup |
s_tracking => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup := '1';
when others => null;
end case;
end if;
-- special 'ack' (actually finished) triggers for phy_initialise, writing iram header info and s_cal
if state = s_phy_initialise then
if iram_status.init_done = '1' and dll_lock_counter = 0 then
v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise := '1';
end if;
end if;
if state = s_write_ihi then
if iram_push_done = '1' then
v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi := '1';
end if;
end if;
if state = s_cal and find_dis_bit(state, mmi_ctrl) = '0' then -- if cal state and calibration not disabled acknowledge
v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal := '1';
end if;
if state = s_operational then
v_ctrl_mmi.ctrl_calibration_success := '1';
end if;
if state = s_non_operational then
v_ctrl_mmi.ctrl_calibration_fail := '1';
end if;
if state /= s_non_operational then
v_ctrl_mmi.ctrl_current_active_block := master_ctrl_iram_push.active_block;
v_ctrl_mmi.ctrl_current_stage := master_ctrl_op_rec.command;
else
v_ctrl_mmi.ctrl_current_active_block := v_ctrl_mmi.ctrl_current_active_block;
v_ctrl_mmi.ctrl_current_stage := v_ctrl_mmi.ctrl_current_stage;
end if;
int_ctrl_prev_stage <= int_ctrl_current_stage;
int_ctrl_current_stage <= v_ctrl_mmi.ctrl_current_stage;
if int_ctrl_prev_stage /= int_ctrl_current_stage then
v_ctrl_mmi.ctrl_current_stage_done := '0';
else
if curr_ctrl.command_done = '1' then
v_ctrl_mmi.ctrl_current_stage_done := '1';
end if;
end if;
v_ctrl_mmi.master_state_r := last_state;
if mmi_ctrl.calibration_start = '1' or ctl_recalibrate_req = '1' then
v_ctrl_mmi := defaults;
ctrl_mmi <= defaults;
end if;
-- assert error codes here
if curr_ctrl.command_err = '1' then
v_ctrl_mmi.ctrl_err_code := curr_ctrl.command_result;
elsif flag_ack_timeout = '1' then
v_ctrl_mmi.ctrl_err_code := std_logic_vector(to_unsigned(c_err_ctrl_ack_timeout, v_ctrl_mmi.ctrl_err_code'length));
elsif flag_done_timeout = '1' then
v_ctrl_mmi.ctrl_err_code := std_logic_vector(to_unsigned(c_err_ctrl_done_timeout, v_ctrl_mmi.ctrl_err_code'length));
elsif mtp_err = '1' then
if mtp_no_valid_almt = '1' then
v_ctrl_mmi.ctrl_err_code := std_logic_vector(to_unsigned(C_ERR_READ_MTP_NO_VALID_ALMT, v_ctrl_mmi.ctrl_err_code'length));
elsif mtp_both_valid_almt = '1' then
v_ctrl_mmi.ctrl_err_code := std_logic_vector(to_unsigned(C_ERR_READ_MTP_BOTH_ALMT_PASS, v_ctrl_mmi.ctrl_err_code'length));
end if;
end if;
end if;
end process;
-- check if iram finished init
process(iram_status)
begin
if GENERATE_ADDITIONAL_DBG_RTL = 0 then
iram_init_complete <= '1';
else
iram_init_complete <= iram_status.init_done;
end if;
end process;
-- -----------------------------------------------------------------------------
-- master state machine
-- (this controls the operation of the entire sequencer)
-- the states are summarised as follows:
-- s_reset
-- s_phy_initialise - wait for dll lock and init done flag from iram
-- s_init_dram, -- dram initialisation - reset sequence
-- s_prog_cal_mr, -- dram initialisation - programming mode registers (once per chip select)
-- s_write_ihi - write header information in iRAM
-- s_cal - check if calibration to be executed
-- s_write_btp - write burst training pattern
-- s_write_mtp - write more training pattern
-- s_rrp_reset - read resync phase setup - reset initial conditions
-- s_rrp_sweep - read resync phase setup - sweep phases per chip select
-- s_read_mtp - read training patterns to find correct alignment for 1100 burst
-- (this is a special case of s_rrp_seek with no resych phase setting)
-- s_rrp_seek - read resync phase setup - seek correct alignment
-- s_rdv - read data valid setup
-- s_poa - calibrate the postamble
-- s_was - write datapath setup (ac to write data timing)
-- s_adv_rd_lat - advertise read latency
-- s_adv_wr_lat - advertise write latency
-- s_tracking_setup - perform tracking (1st pass to setup mimic window)
-- s_prep_customer_mr_setup - apply user mode register settings (in admin block)
-- s_tracking - perform tracking (subsequent passes in user mode)
-- s_operational - calibration successful and in user mode
-- s_non_operational - calibration unsuccessful and in user mode
-- -----------------------------------------------------------------------------
process(clk, rst_n)
variable v_seen_ack : boolean;
variable v_dis : std_logic; -- disable bit
begin
if rst_n = '0' then
state <= s_reset;
last_state <= s_reset;
int_ctl_init_success <= '0';
int_ctl_init_fail <= '0';
v_seen_ack := false;
hold_state <= '0';
cs_counter <= 0;
mtp_almts_checked <= 0;
ac_nt <= (others => '1');
ac_nt_almts_checked <= 0;
reissue_cmd_req <= '0';
dis_state <= '0';
elsif rising_edge(clk) then
last_state <= state;
-- check if state_tx required
if curr_ctrl.command_ack = '1' then
v_seen_ack := true;
end if;
-- find disable bit for current state (do once to avoid exit mid-state)
if state /= last_state then
dis_state <= find_dis_bit(state, mmi_ctrl);
end if;
-- Set special conditions:
if state = s_reset or
state = s_operational or
state = s_non_operational then
dis_state <= '1';
end if;
-- override to ensure execution of next state logic
if (state = s_cal) then
dis_state <= '1';
end if;
-- if header writing in iram check finished
if (state = s_write_ihi) then
if iram_push_done = '1' or mmi_ctrl.hl_css.write_ihi_dis = '1' then
dis_state <= '1';
else
dis_state <= '0';
end if;
end if;
-- Special condition for initialisation
if (state = s_phy_initialise) then
if ((dll_lock_counter = 0) and (iram_init_complete = '1')) or
(mmi_ctrl.hl_css.phy_initialise_dis = '1') then
dis_state <= '1';
else
dis_state <= '0';
end if;
end if;
if dis_state = '1' then
v_seen_ack := false;
elsif curr_ctrl.command_done = '1' then
if v_seen_ack = false then
report ctrl_report_prefix & "have not seen ack but have seen command done from " & t_ctrl_active_block'image(curr_active_block(master_ctrl_op_rec.command)) & "_block in state " & t_master_sm_state'image(state) severity warning;
end if;
v_seen_ack := false;
end if;
-- default do not reissue command request
reissue_cmd_req <= '0';
if (hold_state = '1') then
hold_state <= '0';
else
if ((dis_state = '1') or
(curr_ctrl.command_done = '1') or
((cal_cs_enabled(cs_counter) = '0') and (mcs_rw_state(state) = True))) then -- current chip select is disabled and read/write
hold_state <= '1';
-- Only reset the below if making state change
int_ctl_init_success <= '0';
int_ctl_init_fail <= '0';
-- default chip select counter gets reset to zero
cs_counter <= 0;
case state is
when s_reset => state <= s_phy_initialise;
ac_nt <= (others => '1');
mtp_almts_checked <= 0;
ac_nt_almts_checked <= 0;
when s_phy_initialise => state <= s_init_dram;
when s_init_dram => state <= s_prog_cal_mr;
when s_prog_cal_mr => if cs_counter = MEM_IF_NUM_RANKS - 1 then
-- if no debug interface don't write iram header
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
state <= s_write_ihi;
else
state <= s_cal;
end if;
else
cs_counter <= cs_counter + 1;
reissue_cmd_req <= '1';
end if;
when s_write_ihi => state <= s_cal;
when s_cal => if mmi_ctrl.hl_css.cal_dis = '0' then
state <= s_write_btp;
else
state <= s_tracking_setup;
end if;
-- always enter s_cal before calibration so reset some variables here
mtp_almts_checked <= 0;
ac_nt_almts_checked <= 0;
when s_write_btp => if cs_counter = MEM_IF_NUM_RANKS-1 or
SIM_TIME_REDUCTIONS = 2 then
state <= s_write_mtp;
else
cs_counter <= cs_counter + 1;
-- only reissue command if current chip select enabled
if cal_cs_enabled(cs_counter + 1) = '1' then
reissue_cmd_req <= '1';
end if;
end if;
when s_write_mtp => if cs_counter = MEM_IF_NUM_RANKS - 1 or
SIM_TIME_REDUCTIONS = 2 then
if SIM_TIME_REDUCTIONS = 1 then
state <= s_rdv;
else
state <= s_rrp_reset;
end if;
else
cs_counter <= cs_counter + 1;
-- only reissue command if current chip select enabled
if cal_cs_enabled(cs_counter + 1) = '1' then
reissue_cmd_req <= '1';
end if;
end if;
when s_rrp_reset => state <= s_rrp_sweep;
when s_rrp_sweep => if cs_counter = MEM_IF_NUM_RANKS - 1 or
mtp_almts_checked /= 2 or
SIM_TIME_REDUCTIONS = 2 then
if mtp_almts_checked /= 2 then
state <= s_read_mtp;
else
state <= s_rrp_seek;
end if;
else
cs_counter <= cs_counter + 1;
-- only reissue command if current chip select enabled
if cal_cs_enabled(cs_counter + 1) = '1' then
reissue_cmd_req <= '1';
end if;
end if;
when s_read_mtp => if mtp_almts_checked /= 2 then
mtp_almts_checked <= mtp_almts_checked + 1;
end if;
state <= s_rrp_reset;
when s_rrp_seek => state <= s_rdv;
when s_rdv => state <= s_was;
when s_was => state <= s_adv_rd_lat;
when s_adv_rd_lat => state <= s_adv_wr_lat;
when s_adv_wr_lat => if dgrb_ctrl_ac_nt_good = '1' then
state <= s_poa;
else
if ac_nt_almts_checked = (DWIDTH_RATIO/2 - 1) then
state <= s_non_operational;
else
-- switch alignment and restart calibration
ac_nt <= std_logic_vector(unsigned(ac_nt) + 1);
ac_nt_almts_checked <= ac_nt_almts_checked + 1;
if SIM_TIME_REDUCTIONS = 1 then
state <= s_rdv;
else
state <= s_rrp_reset;
end if;
mtp_almts_checked <= 0;
end if;
end if;
when s_poa => state <= s_tracking_setup;
when s_tracking_setup => state <= s_prep_customer_mr_setup;
when s_prep_customer_mr_setup => if cs_counter = MEM_IF_NUM_RANKS - 1 then -- s_prep_customer_mr_setup is always performed over all cs
state <= s_operational;
else
cs_counter <= cs_counter + 1;
reissue_cmd_req <= '1';
end if;
when s_tracking => state <= s_operational;
int_ctl_init_success <= int_ctl_init_success;
int_ctl_init_fail <= int_ctl_init_fail;
when s_operational => int_ctl_init_success <= '1';
int_ctl_init_fail <= '0';
hold_state <= '0';
if tracking_update_due = '1' and mmi_ctrl.hl_css.tracking_dis = '0' then
state <= s_tracking;
hold_state <= '1';
end if;
when s_non_operational => int_ctl_init_success <= '0';
int_ctl_init_fail <= '1';
hold_state <= '0';
if last_state /= s_non_operational then -- print a warning on entering this state
report ctrl_report_prefix & "memory calibration has failed (output from ctrl block)" severity WARNING;
end if;
when others => state <= t_master_sm_state'succ(state);
end case;
end if;
end if;
if flag_done_timeout = '1' -- no done signal from current active block
or flag_ack_timeout = '1' -- or no ack signal from current active block
or curr_ctrl.command_err = '1' -- or an error from current active block
or mtp_err = '1' then -- or an error due to mtp alignment
state <= s_non_operational;
end if;
if mmi_ctrl.calibration_start = '1' then -- restart calibration process
state <= s_cal;
end if;
if ctl_recalibrate_req = '1' then -- restart all incl. initialisation
state <= s_reset;
end if;
end if;
end process;
-- generate output calibration fail/success signals
process(clk, rst_n)
begin
if rst_n = '0' then
ctl_init_fail <= '0';
ctl_init_success <= '0';
elsif rising_edge(clk) then
ctl_init_fail <= int_ctl_init_fail;
ctl_init_success <= int_ctl_init_success;
end if;
end process;
-- assign ac_nt to the output int_ac_nt
process(ac_nt)
begin
int_ac_nt <= ac_nt;
end process;
-- ------------------------------------------------------------------------------
-- find correct mtp_almt from returned data
-- ------------------------------------------------------------------------------
mtp_almt: block
signal dvw_size_a0 : natural range 0 to 255; -- maximum size of command result
signal dvw_size_a1 : natural range 0 to 255;
begin
process (clk, rst_n)
variable v_dvw_a0_small : boolean;
variable v_dvw_a1_small : boolean;
begin
if rst_n = '0' then
mtp_correct_almt <= 0;
dvw_size_a0 <= 0;
dvw_size_a1 <= 0;
mtp_no_valid_almt <= '0';
mtp_both_valid_almt <= '0';
mtp_err <= '0';
elsif rising_edge(clk) then
-- update the dvw sizes
if state = s_read_mtp then
if curr_ctrl.command_done = '1' then
if mtp_almts_checked = 0 then
dvw_size_a0 <= to_integer(unsigned(curr_ctrl.command_result));
else
dvw_size_a1 <= to_integer(unsigned(curr_ctrl.command_result));
end if;
end if;
end if;
-- check dvw size and set mtp almt
if dvw_size_a0 < dvw_size_a1 then
mtp_correct_almt <= 1;
else
mtp_correct_almt <= 0;
end if;
-- error conditions
if mtp_almts_checked = 2 and GENERATE_ADDITIONAL_DBG_RTL = 1 then -- if finished alignment checking (and GENERATE_ADDITIONAL_DBG_RTL set)
-- perform size checks once per dvw
if dvw_size_a0 < 3 then
v_dvw_a0_small := true;
else
v_dvw_a0_small := false;
end if;
if dvw_size_a1 < 3 then
v_dvw_a1_small := true;
else
v_dvw_a1_small := false;
end if;
if v_dvw_a0_small = true and v_dvw_a1_small = true then
mtp_no_valid_almt <= '1';
mtp_err <= '1';
end if;
if v_dvw_a0_small = false and v_dvw_a1_small = false then
mtp_both_valid_almt <= '1';
mtp_err <= '1';
end if;
else
mtp_no_valid_almt <= '0';
mtp_both_valid_almt <= '0';
mtp_err <= '0';
end if;
end if;
end process;
end block;
-- ------------------------------------------------------------------------------
-- process to generate command outputs, based on state, last_state and mmi_ctrl.
-- asynchronously
-- ------------------------------------------------------------------------------
process (state, last_state, mmi_ctrl, reissue_cmd_req, cs_counter, mtp_almts_checked, mtp_correct_almt)
begin
master_ctrl_op_rec <= defaults;
master_ctrl_iram_push <= defaults;
case state is
-- special condition states
when s_reset | s_phy_initialise | s_cal =>
null;
when s_write_ihi =>
if mmi_ctrl.hl_css.write_ihi_dis = '0' then
master_ctrl_op_rec.command <= find_cmd(state);
if state /= last_state then
master_ctrl_op_rec.command_req <= '1';
end if;
end if;
when s_operational | s_non_operational =>
master_ctrl_op_rec.command <= find_cmd(state);
when others => -- default condition for most states
if find_dis_bit(state, mmi_ctrl) = '0' then
master_ctrl_op_rec.command <= find_cmd(state);
if state /= last_state or reissue_cmd_req = '1' then
master_ctrl_op_rec.command_req <= '1';
end if;
else
if state = last_state then -- safe state exit if state disabled mid-calibration
master_ctrl_op_rec.command <= find_cmd(state);
end if;
end if;
end case;
-- for multiple chip select commands assign operand to cs_counter
master_ctrl_op_rec.command_op <= defaults;
master_ctrl_op_rec.command_op.current_cs <= cs_counter;
if state = s_rrp_sweep or state = s_read_mtp or state = s_poa then
if mtp_almts_checked /= 2 or SIM_TIME_REDUCTIONS = 2 then
master_ctrl_op_rec.command_op.single_bit <= '1';
end if;
if mtp_almts_checked /= 2 then
master_ctrl_op_rec.command_op.mtp_almt <= mtp_almts_checked;
else
master_ctrl_op_rec.command_op.mtp_almt <= mtp_correct_almt;
end if;
end if;
-- set write mode and packing mode for iram
if GENERATE_ADDITIONAL_DBG_RTL = 1 then
case state is
when s_rrp_sweep =>
master_ctrl_iram_push.write_mode <= overwrite_ram;
master_ctrl_iram_push.packing_mode <= dq_bitwise;
when s_rrp_seek |
s_read_mtp =>
master_ctrl_iram_push.write_mode <= overwrite_ram;
master_ctrl_iram_push.packing_mode <= dq_wordwise;
when others =>
null;
end case;
end if;
-- set current active block
master_ctrl_iram_push.active_block <= curr_active_block(find_cmd(state));
end process;
-- some concurc_read_burst_trent assignments to outputs
process (master_ctrl_iram_push, master_ctrl_op_rec)
begin
ctrl_iram_push <= master_ctrl_iram_push;
ctrl_op_rec <= master_ctrl_op_rec;
cmd_req_asserted <= master_ctrl_op_rec.command_req;
end process;
-- -----------------------------------------------------------------------------
-- tracking interval counter
-- -----------------------------------------------------------------------------
process(clk, rst_n)
begin
if rst_n = '0' then
milisecond_tick_gen_count <= c_ticks_per_ms -1;
tracking_ms_counter <= 0;
tracking_update_due <= '0';
elsif rising_edge(clk) then
if state = s_operational and last_state/= s_operational then
if mmi_ctrl.tracking_orvd_to_10ms = '1' then
milisecond_tick_gen_count <= c_ticks_per_10us -1;
else
milisecond_tick_gen_count <= c_ticks_per_ms -1;
end if;
tracking_ms_counter <= mmi_ctrl.tracking_period_ms;
elsif state = s_operational then
if milisecond_tick_gen_count = 0 and tracking_update_due /= '1' then
if tracking_ms_counter = 0 then
tracking_update_due <= '1';
else
tracking_ms_counter <= tracking_ms_counter -1;
end if;
if mmi_ctrl.tracking_orvd_to_10ms = '1' then
milisecond_tick_gen_count <= c_ticks_per_10us -1;
else
milisecond_tick_gen_count <= c_ticks_per_ms -1;
end if;
elsif milisecond_tick_gen_count /= 0 then
milisecond_tick_gen_count <= milisecond_tick_gen_count -1;
end if;
else
tracking_update_due <= '0';
end if;
end if;
end process;
end architecture struct;
--
-- -----------------------------------------------------------------------------
-- Abstract : top level for the non-levelling AFI PHY sequencer
-- The top level instances the sub-blocks of the AFI PHY
-- sequencer. In addition a number of multiplexing and high-
-- level control operations are performed. This includes the
-- multiplexing and generation of control signals for: the
-- address and command DRAM interface and pll, oct and datapath
-- latency control signals.
-- -----------------------------------------------------------------------------
--altera message_off 10036
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--
entity ddr3_s4_amphy_phy_alt_mem_phy_seq IS
generic (
-- choice of FPGA device family and DRAM type
FAMILY : string;
MEM_IF_MEMTYPE : string;
SPEED_GRADE : string;
FAMILYGROUP_ID : natural;
-- physical interface width definitions
MEM_IF_DQS_WIDTH : natural;
MEM_IF_DWIDTH : natural;
MEM_IF_DM_WIDTH : natural;
MEM_IF_DQ_PER_DQS : natural;
DWIDTH_RATIO : natural;
CLOCK_INDEX_WIDTH : natural;
MEM_IF_CLK_PAIR_COUNT : natural;
MEM_IF_ADDR_WIDTH : natural;
MEM_IF_BANKADDR_WIDTH : natural;
MEM_IF_CS_WIDTH : natural;
MEM_IF_NUM_RANKS : natural;
MEM_IF_RANKS_PER_SLOT : natural;
ADV_LAT_WIDTH : natural;
RESYNCHRONISE_AVALON_DBG : natural; -- 0 = false, 1 = true
AV_IF_ADDR_WIDTH : natural;
-- Not used for non-levelled seq
CHIP_OR_DIMM : string;
RDIMM_CONFIG_BITS : string;
-- setup / algorithm information
NOM_DQS_PHASE_SETTING : natural;
SCAN_CLK_DIVIDE_BY : natural;
RDP_ADDR_WIDTH : natural;
PLL_STEPS_PER_CYCLE : natural;
IOE_PHASES_PER_TCK : natural;
IOE_DELAYS_PER_PHS : natural;
MEM_IF_CLK_PS : natural;
WRITE_DESKEW_T10 : natural;
WRITE_DESKEW_HC_T10 : natural;
WRITE_DESKEW_T9NI : natural;
WRITE_DESKEW_HC_T9NI : natural;
WRITE_DESKEW_T9I : natural;
WRITE_DESKEW_HC_T9I : natural;
WRITE_DESKEW_RANGE : natural;
-- initial mode register settings
PHY_DEF_MR_1ST : natural;
PHY_DEF_MR_2ND : natural;
PHY_DEF_MR_3RD : natural;
PHY_DEF_MR_4TH : natural;
MEM_IF_DQSN_EN : natural; -- default off for Cyclone-III
MEM_IF_DQS_CAPTURE_EN : natural;
GENERATE_ADDITIONAL_DBG_RTL : natural; -- 1 signals to include iram and mmi blocks and 0 not to include
SINGLE_DQS_DELAY_CONTROL_CODE : natural; -- reserved for future use
PRESET_RLAT : natural; -- reserved for future use
EN_OCT : natural; -- Does the sequencer use OCT during calibration.
OCT_LAT_WIDTH : natural;
SIM_TIME_REDUCTIONS : natural; -- if 0 null, if 2 rrp for 1 dqs group and 1 cs
FORCE_HC : natural; -- Use to force HardCopy in simulation.
CAPABILITIES : natural; -- advertise capabilities i.e. which ctrl block states to execute (default all on)
TINIT_TCK : natural;
TINIT_RST : natural;
GENERATE_TRACKING_PHASE_STORE : natural; -- reserved for future use
IP_BUILDNUM : natural
);
port (
-- clk / reset
clk : in std_logic;
rst_n : in std_logic;
-- calibration status and prompt
ctl_init_success : out std_logic;
ctl_init_fail : out std_logic;
ctl_init_warning : out std_logic; -- unused
ctl_recalibrate_req : in std_logic;
-- the following two signals are reserved for future use
mem_ac_swapped_ranks : in std_logic_vector(MEM_IF_NUM_RANKS - 1 downto 0);
ctl_cal_byte_lanes : in std_logic_vector(MEM_IF_NUM_RANKS * MEM_IF_DQS_WIDTH - 1 downto 0);
-- pll reconfiguration
seq_pll_inc_dec_n : out std_logic;
seq_pll_start_reconfig : out std_logic;
seq_pll_select : out std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0);
seq_pll_phs_shift_busy : in std_logic;
pll_resync_clk_index : in std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0); -- PLL phase used to select resync clock
pll_measure_clk_index : in std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0); -- PLL phase used to select mimic/measure clock
-- scanchain associated signals (reserved for future use)
seq_scan_clk : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_enable_dqs_config : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_update : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_din : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_enable_ck : out std_logic_vector(MEM_IF_CLK_PAIR_COUNT - 1 downto 0);
seq_scan_enable_dqs : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_enable_dqsn : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_scan_enable_dq : out std_logic_vector(MEM_IF_DWIDTH - 1 downto 0);
seq_scan_enable_dm : out std_logic_vector(MEM_IF_DM_WIDTH - 1 downto 0);
hr_rsc_clk : in std_logic;
-- address / command interface (note these are mapped internally to the seq_ac record)
seq_ac_addr : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_ADDR_WIDTH - 1 downto 0);
seq_ac_ba : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_BANKADDR_WIDTH - 1 downto 0);
seq_ac_cas_n : out std_logic_vector((DWIDTH_RATIO/2) - 1 downto 0);
seq_ac_ras_n : out std_logic_vector((DWIDTH_RATIO/2) - 1 downto 0);
seq_ac_we_n : out std_logic_vector((DWIDTH_RATIO/2) - 1 downto 0);
seq_ac_cke : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_NUM_RANKS - 1 downto 0);
seq_ac_cs_n : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_NUM_RANKS - 1 downto 0);
seq_ac_odt : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_NUM_RANKS - 1 downto 0);
seq_ac_rst_n : out std_logic_vector((DWIDTH_RATIO/2) - 1 downto 0);
seq_ac_sel : out std_logic;
seq_mem_clk_disable : out std_logic;
-- additional datapath latency (reserved for future use)
seq_ac_add_1t_ac_lat_internal : out std_logic;
seq_ac_add_1t_odt_lat_internal : out std_logic;
seq_ac_add_2t : out std_logic;
-- read datapath interface
seq_rdp_reset_req_n : out std_logic;
seq_rdp_inc_read_lat_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_rdp_dec_read_lat_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
rdata : in std_logic_vector( DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0);
-- read data valid (associated signals) interface
seq_rdv_doing_rd : out std_logic_vector(MEM_IF_DQS_WIDTH * DWIDTH_RATIO/2 - 1 downto 0);
rdata_valid : in std_logic_vector( DWIDTH_RATIO/2 - 1 downto 0);
seq_rdata_valid_lat_inc : out std_logic;
seq_rdata_valid_lat_dec : out std_logic;
seq_ctl_rlat : out std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
-- postamble interface (unused for Cyclone-III)
seq_poa_lat_dec_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_poa_lat_inc_1x : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_poa_protection_override_1x : out std_logic;
-- OCT path control
seq_oct_oct_delay : out std_logic_vector(OCT_LAT_WIDTH - 1 downto 0);
seq_oct_oct_extend : out std_logic_vector(OCT_LAT_WIDTH - 1 downto 0);
seq_oct_value : out std_logic;
-- write data path interface
seq_wdp_dqs_burst : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_DQS_WIDTH - 1 downto 0);
seq_wdp_wdata_valid : out std_logic_vector((DWIDTH_RATIO/2) * MEM_IF_DQS_WIDTH - 1 downto 0);
seq_wdp_wdata : out std_logic_vector( DWIDTH_RATIO * MEM_IF_DWIDTH - 1 downto 0);
seq_wdp_dm : out std_logic_vector( DWIDTH_RATIO * MEM_IF_DM_WIDTH - 1 downto 0);
seq_wdp_dqs : out std_logic_vector( DWIDTH_RATIO - 1 downto 0);
seq_wdp_ovride : out std_logic;
seq_dqs_add_2t_delay : out std_logic_vector(MEM_IF_DQS_WIDTH - 1 downto 0);
seq_ctl_wlat : out std_logic_vector(ADV_LAT_WIDTH - 1 downto 0);
-- mimic path interface
seq_mmc_start : out std_logic;
mmc_seq_done : in std_logic;
mmc_seq_value : in std_logic;
-- parity signals (not used for non-levelled PHY)
mem_err_out_n : in std_logic;
parity_error_n : out std_logic;
--synchronous Avalon debug interface (internally re-synchronised to input clock (a generic option))
dbg_seq_clk : in std_logic;
dbg_seq_rst_n : in std_logic;
dbg_seq_addr : in std_logic_vector(AV_IF_ADDR_WIDTH - 1 downto 0);
dbg_seq_wr : in std_logic;
dbg_seq_rd : in std_logic;
dbg_seq_cs : in std_logic;
dbg_seq_wr_data : in std_logic_vector(31 downto 0);
seq_dbg_rd_data : out std_logic_vector(31 downto 0);
seq_dbg_waitrequest : out std_logic
);
end entity;
library work;
-- The record package (alt_mem_phy_record_pkg) is used to combine command and status signals
-- (into records) to be passed between sequencer blocks. It also contains type and record definitions
-- for the stages of DRAM memory calibration.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_record_pkg.all;
-- The registers package (alt_mem_phy_regs_pkg) is used to combine the definition of the
-- registers for the mmi status registers and functions/procedures applied to the registers
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_regs_pkg.all;
-- The constant package (alt_mem_phy_constants_pkg) contains global 'constants' which are fixed
-- thoughout the sequencer and will not change (for constants which may change between sequencer
-- instances generics are used)
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_constants_pkg.all;
-- The iram address package (alt_mem_phy_iram_addr_pkg) is used to define the base addresses used
-- for iram writes during calibration
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram_addr_pkg.all;
-- The address and command package (alt_mem_phy_addr_cmd_pkg) is used to combine DRAM address
-- and command signals in one record and unify the functions operating on this record.
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_addr_cmd_pkg.all;
-- Individually include each of library files for the sub-blocks of the sequencer:
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_admin;
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_mmi;
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_iram;
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_dgrb;
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_dgwb;
--
use work.ddr3_s4_amphy_phy_alt_mem_phy_ctrl;
--
architecture struct of ddr3_s4_amphy_phy_alt_mem_phy_seq IS
attribute altera_attribute : string;
attribute altera_attribute of struct : architecture is "-name MESSAGE_DISABLE 18010";
-- debug signals (similar to those seen in the Quartus v8.0 DDR/DDR2 sequencer)
signal rsu_multiple_valid_latencies_err : std_logic; -- true if >2 valid latency values are detected
signal rsu_grt_one_dvw_err : std_logic; -- true if >1 data valid window is detected
signal rsu_no_dvw_err : std_logic; -- true if no data valid window is detected
signal rsu_codvw_phase : std_logic_vector(11 downto 0); -- set to the phase of the DVW detected if calibration is successful
signal rsu_codvw_size : std_logic_vector(11 downto 0); -- set to the phase of the DVW detected if calibration is successful
signal rsu_read_latency : std_logic_vector(ADV_LAT_WIDTH - 1 downto 0); -- set to the correct read latency if calibration is successful
-- outputs from the dgrb to generate the above rsu_codvw_* signals and report status to the mmi
signal dgrb_mmi : t_dgrb_mmi;
-- admin to mmi interface
signal regs_admin_ctrl_rec : t_admin_ctrl; -- mmi register settings information
signal admin_regs_status_rec : t_admin_stat; -- admin status information
-- odt enable from the admin block based on mr settings
signal enable_odt : std_logic;
-- iram status information (sent to the ctrl block)
signal iram_status : t_iram_stat;
-- dgrb iram write interface
signal dgrb_iram : t_iram_push;
-- ctrl to iram interface
signal ctrl_idib_top : natural; -- current write location in the iram
signal ctrl_active_block : t_ctrl_active_block;
signal ctrl_iram_push : t_ctrl_iram;
signal iram_push_done : std_logic;
signal ctrl_iram_ihi_write : std_logic;
-- local copies of calibration status
signal ctl_init_success_int : std_logic;
signal ctl_init_fail_int : std_logic;
-- refresh period failure flag
signal trefi_failure : std_logic;
-- unified ctrl signal broadcast to all blocks from the ctrl block
signal ctrl_broadcast : t_ctrl_command;
-- standardised status report per block to control block
signal admin_ctrl : t_ctrl_stat;
signal dgwb_ctrl : t_ctrl_stat;
signal dgrb_ctrl : t_ctrl_stat;
-- mmi and ctrl block interface
signal mmi_ctrl : t_mmi_ctrl;
signal ctrl_mmi : t_ctrl_mmi;
-- write datapath override signals
signal dgwb_wdp_override : std_logic;
signal dgrb_wdp_override : std_logic;
-- address/command access request and grant between the dgrb/dgwb blocks and the admin block
signal dgb_ac_access_gnt : std_logic;
signal dgb_ac_access_gnt_r : std_logic;
signal dgb_ac_access_req : std_logic;
signal dgwb_ac_access_req : std_logic;
signal dgrb_ac_access_req : std_logic;
-- per block address/command record (multiplexed in this entity)
signal admin_ac : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
signal dgwb_ac : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
signal dgrb_ac : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
-- doing read signal
signal seq_rdv_doing_rd_int : std_logic_vector(seq_rdv_doing_rd'range);
-- local copy of interface to inc/dec latency on rdata_valid and postamble
signal seq_rdata_valid_lat_dec_int : std_logic;
signal seq_rdata_valid_lat_inc_int : std_logic;
signal seq_poa_lat_inc_1x_int : std_logic_vector(MEM_IF_DQS_WIDTH -1 downto 0);
signal seq_poa_lat_dec_1x_int : std_logic_vector(MEM_IF_DQS_WIDTH -1 downto 0);
-- local copy of write/read latency
signal seq_ctl_wlat_int : std_logic_vector(seq_ctl_wlat'range);
signal seq_ctl_rlat_int : std_logic_vector(seq_ctl_rlat'range);
-- parameterisation of dgrb / dgwb / admin blocks from mmi register settings
signal parameterisation_rec : t_algm_paramaterisation;
-- PLL reconfig
signal seq_pll_phs_shift_busy_r : std_logic;
signal seq_pll_phs_shift_busy_ccd : std_logic;
signal dgrb_pll_inc_dec_n : std_logic;
signal dgrb_pll_start_reconfig : std_logic;
signal dgrb_pll_select : std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0);
signal dgrb_phs_shft_busy : std_logic;
signal mmi_pll_inc_dec_n : std_logic;
signal mmi_pll_start_reconfig : std_logic;
signal mmi_pll_select : std_logic_vector(CLOCK_INDEX_WIDTH - 1 downto 0);
signal pll_mmi : t_pll_mmi;
signal mmi_pll : t_mmi_pll_reconfig;
-- address and command 1t setting (unused for Full Rate)
signal int_ac_nt : std_logic_vector(((DWIDTH_RATIO+2)/4) - 1 downto 0);
signal dgrb_ctrl_ac_nt_good : std_logic;
-- the following signals are reserved for future use
signal ctl_cal_byte_lanes_r : std_logic_vector(ctl_cal_byte_lanes'range);
signal mmi_setup : t_ctrl_cmd_id;
signal dgwb_iram : t_iram_push;
-- track number of poa / rdv adjustments (reporting only)
signal poa_adjustments : natural;
signal rdv_adjustments : natural;
-- convert input generics from natural to std_logic_vector
constant c_phy_def_mr_1st_sl_vector : std_logic_vector(15 downto 0) := std_logic_vector(to_unsigned(PHY_DEF_MR_1ST, 16));
constant c_phy_def_mr_2nd_sl_vector : std_logic_vector(15 downto 0) := std_logic_vector(to_unsigned(PHY_DEF_MR_2ND, 16));
constant c_phy_def_mr_3rd_sl_vector : std_logic_vector(15 downto 0) := std_logic_vector(to_unsigned(PHY_DEF_MR_3RD, 16));
constant c_phy_def_mr_4th_sl_vector : std_logic_vector(15 downto 0) := std_logic_vector(to_unsigned(PHY_DEF_MR_4TH, 16));
-- overrride on capabilities to speed up simulation time
function capabilities_override(capabilities : natural;
sim_time_reductions : natural) return natural is
begin
if sim_time_reductions = 1 then
return 2**c_hl_css_reg_cal_dis_bit; -- disable calibration completely
else
return capabilities;
end if;
end function;
-- set sequencer capabilities
constant c_capabilities_override : natural := capabilities_override(CAPABILITIES, SIM_TIME_REDUCTIONS);
constant c_capabilities : std_logic_vector(31 downto 0) := std_logic_vector(to_unsigned(c_capabilities_override,32));
-- setup for address/command interface
constant c_seq_addr_cmd_config : t_addr_cmd_config_rec := set_config_rec(MEM_IF_ADDR_WIDTH, MEM_IF_BANKADDR_WIDTH, MEM_IF_NUM_RANKS, DWIDTH_RATIO, MEM_IF_MEMTYPE);
-- setup for odt signals
-- odt setting as implemented in the altera high-performance controller for ddrx memories
constant c_odt_settings : t_odt_array(0 to MEM_IF_NUM_RANKS-1) := set_odt_values(MEM_IF_NUM_RANKS, MEM_IF_RANKS_PER_SLOT, MEM_IF_MEMTYPE);
-- a prefix for all report signals to identify phy and sequencer block
--
constant seq_report_prefix : string := "ddr3_s4_amphy_phy_alt_mem_phy_seq (top) : ";
-- setup iram configuration
constant c_iram_addresses : t_base_hdr_addresses := calc_iram_addresses(DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, MEM_IF_DWIDTH, MEM_IF_NUM_RANKS, MEM_IF_DQS_CAPTURE_EN);
constant c_int_iram_awidth : natural := c_iram_addresses.required_addr_bits;
constant c_preset_cal_setup : t_preset_cal := setup_instant_on(SIM_TIME_REDUCTIONS, FAMILYGROUP_ID, MEM_IF_MEMTYPE, DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, c_phy_def_mr_1st_sl_vector, c_phy_def_mr_2nd_sl_vector, c_phy_def_mr_3rd_sl_vector);
constant c_preset_codvw_phase : natural := c_preset_cal_setup.codvw_phase;
constant c_preset_codvw_size : natural := c_preset_cal_setup.codvw_size;
constant c_tracking_interval_in_ms : natural := 128;
constant c_mem_if_cal_bank : natural := 0; -- location to calibrate to
constant c_mem_if_cal_base_col : natural := 0; -- default all zeros
constant c_mem_if_cal_base_row : natural := 0;
constant c_non_op_eval_md : string := "PIN_FINDER"; -- non_operational evaluation mode (used when GENERATE_ADDITIONAL_DBG_RTL = 1)
begin -- architecture struct
-- ---------------------------------------------------------------
-- tie off unused signals to default values
-- ---------------------------------------------------------------
-- scan chain associated signals
seq_scan_clk <= (others => '0');
seq_scan_enable_dqs_config <= (others => '0');
seq_scan_update <= (others => '0');
seq_scan_din <= (others => '0');
seq_scan_enable_ck <= (others => '0');
seq_scan_enable_dqs <= (others => '0');
seq_scan_enable_dqsn <= (others => '0');
seq_scan_enable_dq <= (others => '0');
seq_scan_enable_dm <= (others => '0');
seq_dqs_add_2t_delay <= (others => '0');
seq_rdp_inc_read_lat_1x <= (others => '0');
seq_rdp_dec_read_lat_1x <= (others => '0');
-- warning flag (not used in non-levelled sequencer)
ctl_init_warning <= '0';
-- parity error flag (not used in non-levelled sequencer)
parity_error_n <= '1';
--
admin: entity ddr3_s4_amphy_phy_alt_mem_phy_admin
generic map
(
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
MEM_IF_DWIDTH => MEM_IF_DWIDTH,
MEM_IF_DM_WIDTH => MEM_IF_DM_WIDTH,
MEM_IF_DQ_PER_DQS => MEM_IF_DQ_PER_DQS,
DWIDTH_RATIO => DWIDTH_RATIO,
CLOCK_INDEX_WIDTH => CLOCK_INDEX_WIDTH,
MEM_IF_CLK_PAIR_COUNT => MEM_IF_CLK_PAIR_COUNT,
MEM_IF_ADDR_WIDTH => MEM_IF_ADDR_WIDTH,
MEM_IF_BANKADDR_WIDTH => MEM_IF_BANKADDR_WIDTH,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
ADV_LAT_WIDTH => ADV_LAT_WIDTH,
MEM_IF_DQSN_EN => MEM_IF_DQSN_EN,
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
MEM_IF_CAL_BANK => c_mem_if_cal_bank,
MEM_IF_CAL_BASE_ROW => c_mem_if_cal_base_row,
GENERATE_ADDITIONAL_DBG_RTL => GENERATE_ADDITIONAL_DBG_RTL,
NON_OP_EVAL_MD => c_non_op_eval_md,
MEM_IF_CLK_PS => MEM_IF_CLK_PS,
TINIT_TCK => TINIT_TCK,
TINIT_RST => TINIT_RST
)
port map
(
clk => clk,
rst_n => rst_n,
mem_ac_swapped_ranks => mem_ac_swapped_ranks,
ctl_cal_byte_lanes => ctl_cal_byte_lanes_r,
seq_ac => admin_ac,
seq_ac_sel => seq_ac_sel,
enable_odt => enable_odt,
regs_admin_ctrl_rec => regs_admin_ctrl_rec,
admin_regs_status_rec => admin_regs_status_rec,
trefi_failure => trefi_failure,
ctrl_admin => ctrl_broadcast,
admin_ctrl => admin_ctrl,
ac_access_req => dgb_ac_access_req,
ac_access_gnt => dgb_ac_access_gnt,
cal_fail => ctl_init_fail_int,
cal_success => ctl_init_success_int,
ctl_recalibrate_req => ctl_recalibrate_req
);
-- selectively include the debug i/f (iram and mmi blocks)
with_debug_if : if GENERATE_ADDITIONAL_DBG_RTL = 1 generate
signal mmi_iram : t_iram_ctrl;
signal mmi_iram_enable_writes : std_logic;
signal rrp_mem_loc : natural range 0 to 2 ** c_int_iram_awidth - 1;
signal command_req_r : std_logic;
signal ctrl_broadcast_r : t_ctrl_command;
begin
-- register ctrl_broadcast locally
process (clk, rst_n)
begin
if rst_n = '0' then
ctrl_broadcast_r <= defaults;
elsif rising_edge(clk) then
ctrl_broadcast_r <= ctrl_broadcast;
end if;
end process;
--
mmi : entity ddr3_s4_amphy_phy_alt_mem_phy_mmi
generic map (
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
MEM_IF_DWIDTH => MEM_IF_DWIDTH,
MEM_IF_DM_WIDTH => MEM_IF_DM_WIDTH,
MEM_IF_DQ_PER_DQS => MEM_IF_DQ_PER_DQS,
DWIDTH_RATIO => DWIDTH_RATIO,
CLOCK_INDEX_WIDTH => CLOCK_INDEX_WIDTH,
MEM_IF_CLK_PAIR_COUNT => MEM_IF_CLK_PAIR_COUNT,
MEM_IF_ADDR_WIDTH => MEM_IF_ADDR_WIDTH,
MEM_IF_BANKADDR_WIDTH => MEM_IF_BANKADDR_WIDTH,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
MEM_IF_DQS_CAPTURE => MEM_IF_DQS_CAPTURE_EN,
ADV_LAT_WIDTH => ADV_LAT_WIDTH,
RESYNCHRONISE_AVALON_DBG => RESYNCHRONISE_AVALON_DBG,
AV_IF_ADDR_WIDTH => AV_IF_ADDR_WIDTH,
NOM_DQS_PHASE_SETTING => NOM_DQS_PHASE_SETTING,
SCAN_CLK_DIVIDE_BY => SCAN_CLK_DIVIDE_BY,
RDP_ADDR_WIDTH => RDP_ADDR_WIDTH,
PLL_STEPS_PER_CYCLE => PLL_STEPS_PER_CYCLE,
IOE_PHASES_PER_TCK => IOE_PHASES_PER_TCK,
IOE_DELAYS_PER_PHS => IOE_DELAYS_PER_PHS,
MEM_IF_CLK_PS => MEM_IF_CLK_PS,
PHY_DEF_MR_1ST => c_phy_def_mr_1st_sl_vector,
PHY_DEF_MR_2ND => c_phy_def_mr_2nd_sl_vector,
PHY_DEF_MR_3RD => c_phy_def_mr_3rd_sl_vector,
PHY_DEF_MR_4TH => c_phy_def_mr_4th_sl_vector,
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
PRESET_RLAT => PRESET_RLAT,
CAPABILITIES => c_capabilities_override,
USE_IRAM => '1', -- always use iram (generic is rfu)
IRAM_AWIDTH => c_int_iram_awidth,
TRACKING_INTERVAL_IN_MS => c_tracking_interval_in_ms,
READ_LAT_WIDTH => ADV_LAT_WIDTH
)
port map(
clk => clk,
rst_n => rst_n,
dbg_seq_clk => dbg_seq_clk,
dbg_seq_rst_n => dbg_seq_rst_n,
dbg_seq_addr => dbg_seq_addr,
dbg_seq_wr => dbg_seq_wr,
dbg_seq_rd => dbg_seq_rd,
dbg_seq_cs => dbg_seq_cs,
dbg_seq_wr_data => dbg_seq_wr_data,
seq_dbg_rd_data => seq_dbg_rd_data,
seq_dbg_waitrequest => seq_dbg_waitrequest,
regs_admin_ctrl => regs_admin_ctrl_rec,
admin_regs_status => admin_regs_status_rec,
mmi_iram => mmi_iram,
mmi_iram_enable_writes => mmi_iram_enable_writes,
iram_status => iram_status,
mmi_ctrl => mmi_ctrl,
ctrl_mmi => ctrl_mmi,
int_ac_1t => int_ac_nt(0),
invert_ac_1t => open,
trefi_failure => trefi_failure,
parameterisation_rec => parameterisation_rec,
pll_mmi => pll_mmi,
mmi_pll => mmi_pll,
dgrb_mmi => dgrb_mmi
);
--
iram : entity ddr3_s4_amphy_phy_alt_mem_phy_iram
generic map(
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
FAMILYGROUP_ID => FAMILYGROUP_ID,
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
MEM_IF_DQ_PER_DQS => MEM_IF_DQ_PER_DQS,
MEM_IF_DWIDTH => MEM_IF_DWIDTH,
MEM_IF_DM_WIDTH => MEM_IF_DM_WIDTH,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
IRAM_AWIDTH => c_int_iram_awidth,
REFRESH_COUNT_INIT => 12,
PRESET_RLAT => PRESET_RLAT,
PLL_STEPS_PER_CYCLE => PLL_STEPS_PER_CYCLE,
CAPABILITIES => c_capabilities_override,
IP_BUILDNUM => IP_BUILDNUM
)
port map(
clk => clk,
rst_n => rst_n,
mmi_iram => mmi_iram,
mmi_iram_enable_writes => mmi_iram_enable_writes,
iram_status => iram_status,
iram_push_done => iram_push_done,
ctrl_iram => ctrl_broadcast_r,
dgrb_iram => dgrb_iram,
admin_regs_status_rec => admin_regs_status_rec,
ctrl_idib_top => ctrl_idib_top,
ctrl_iram_push => ctrl_iram_push,
dgwb_iram => dgwb_iram
);
-- calculate where current data should go in the iram
process (clk, rst_n)
variable v_words_req : natural range 0 to 2 * MEM_IF_DWIDTH * PLL_STEPS_PER_CYCLE * DWIDTH_RATIO - 1; -- how many words are required
begin
if rst_n = '0' then
ctrl_idib_top <= 0;
command_req_r <= '0';
rrp_mem_loc <= 0;
elsif rising_edge(clk) then
if command_req_r = '0' and ctrl_broadcast_r.command_req = '1' then -- execute once on each command_req assertion
-- default a 'safe location'
ctrl_idib_top <= c_iram_addresses.safe_dummy;
case ctrl_broadcast_r.command is
when cmd_write_ihi => -- reset pointers
rrp_mem_loc <= c_iram_addresses.rrp;
ctrl_idib_top <= 0; -- write header to zero location always
when cmd_rrp_sweep =>
-- add previous space requirement onto the current address
ctrl_idib_top <= rrp_mem_loc;
-- add the current space requirement to v_rrp_mem_loc
-- there are (DWIDTH_RATIO/2) * PLL_STEPS_PER_CYCLE phases swept packed into 32 bit words per pin
-- note: special case for single_bit calibration stages (e.g. read_mtp alignment)
if ctrl_broadcast_r.command_op.single_bit = '1' then
v_words_req := iram_wd_for_one_pin_rrp(DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, MEM_IF_DWIDTH, MEM_IF_DQS_CAPTURE_EN);
else
v_words_req := iram_wd_for_full_rrp(DWIDTH_RATIO, PLL_STEPS_PER_CYCLE, MEM_IF_DWIDTH, MEM_IF_DQS_CAPTURE_EN);
end if;
v_words_req := v_words_req + 2; -- add 1 word location for header / footer information
rrp_mem_loc <= rrp_mem_loc + v_words_req;
when cmd_rrp_seek |
cmd_read_mtp =>
-- add previous space requirement onto the current address
ctrl_idib_top <= rrp_mem_loc;
-- require 3 words - header, result and footer
v_words_req := 3;
rrp_mem_loc <= rrp_mem_loc + v_words_req;
when others =>
null;
end case;
end if;
command_req_r <= ctrl_broadcast_r.command_req;
-- if recalibration request then reset iram address
if ctl_recalibrate_req = '1' or mmi_ctrl.calibration_start = '1' then
rrp_mem_loc <= c_iram_addresses.rrp;
end if;
end if;
end process;
end generate; -- with debug interface
-- if no debug interface (iram/mmi block) tie off relevant signals
without_debug_if : if GENERATE_ADDITIONAL_DBG_RTL = 0 generate
constant c_slv_hl_stage_enable : std_logic_vector(31 downto 0) := std_logic_vector(to_unsigned(c_capabilities_override, 32));
constant c_hl_stage_enable : std_logic_vector(c_hl_ccs_num_stages-1 downto 0) := c_slv_hl_stage_enable(c_hl_ccs_num_stages-1 downto 0);
constant c_pll_360_sweeps : natural := rrp_pll_phase_mult(DWIDTH_RATIO, MEM_IF_DQS_CAPTURE_EN);
signal mmi_regs : t_mmi_regs := defaults;
begin
-- avalon interface signals
seq_dbg_rd_data <= (others => '0');
seq_dbg_waitrequest <= '0';
-- The following registers are generated to simplify the assignments which follow
-- but will be optimised away in synthesis
mmi_regs.rw_regs <= defaults(c_phy_def_mr_1st_sl_vector,
c_phy_def_mr_2nd_sl_vector,
c_phy_def_mr_3rd_sl_vector,
c_phy_def_mr_4th_sl_vector,
NOM_DQS_PHASE_SETTING,
PLL_STEPS_PER_CYCLE,
c_pll_360_sweeps,
c_tracking_interval_in_ms,
c_hl_stage_enable);
mmi_regs.ro_regs <= defaults(dgrb_mmi,
ctrl_mmi,
pll_mmi,
mmi_regs.rw_regs.rw_if_test,
'0', -- do not use iram
MEM_IF_DQS_CAPTURE_EN,
int_ac_nt(0),
trefi_failure,
iram_status,
c_int_iram_awidth);
process(mmi_regs)
begin
-- debug parameterisation signals
regs_admin_ctrl_rec <= pack_record(mmi_regs.rw_regs);
parameterisation_rec <= pack_record(mmi_regs.rw_regs);
mmi_pll <= pack_record(mmi_regs.rw_regs);
mmi_ctrl <= pack_record(mmi_regs.rw_regs);
end process;
-- from the iram
iram_status <= defaults;
iram_push_done <= '0';
end generate; -- without debug interface
--
dgrb : entity ddr3_s4_amphy_phy_alt_mem_phy_dgrb
generic map(
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
MEM_IF_DQ_PER_DQS => MEM_IF_DQ_PER_DQS,
MEM_IF_DWIDTH => MEM_IF_DWIDTH,
MEM_IF_DM_WIDTH => MEM_IF_DM_WIDTH,
MEM_IF_DQS_CAPTURE => MEM_IF_DQS_CAPTURE_EN,
DWIDTH_RATIO => DWIDTH_RATIO,
CLOCK_INDEX_WIDTH => CLOCK_INDEX_WIDTH,
MEM_IF_ADDR_WIDTH => MEM_IF_ADDR_WIDTH,
MEM_IF_BANKADDR_WIDTH => MEM_IF_BANKADDR_WIDTH,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
ADV_LAT_WIDTH => ADV_LAT_WIDTH,
PRESET_RLAT => PRESET_RLAT,
PLL_STEPS_PER_CYCLE => PLL_STEPS_PER_CYCLE,
SIM_TIME_REDUCTIONS => SIM_TIME_REDUCTIONS,
GENERATE_ADDITIONAL_DBG_RTL => GENERATE_ADDITIONAL_DBG_RTL,
PRESET_CODVW_PHASE => c_preset_codvw_phase,
PRESET_CODVW_SIZE => c_preset_codvw_size,
MEM_IF_CAL_BANK => c_mem_if_cal_bank,
MEM_IF_CAL_BASE_COL => c_mem_if_cal_base_col,
EN_OCT => EN_OCT
)
port map(
clk => clk,
rst_n => rst_n,
dgrb_ctrl => dgrb_ctrl,
ctrl_dgrb => ctrl_broadcast,
parameterisation_rec => parameterisation_rec,
phs_shft_busy => dgrb_phs_shft_busy,
seq_pll_inc_dec_n => dgrb_pll_inc_dec_n,
seq_pll_select => dgrb_pll_select,
seq_pll_start_reconfig => dgrb_pll_start_reconfig,
pll_resync_clk_index => pll_resync_clk_index,
pll_measure_clk_index => pll_measure_clk_index,
dgrb_iram => dgrb_iram,
iram_push_done => iram_push_done,
dgrb_ac => dgrb_ac,
dgrb_ac_access_req => dgrb_ac_access_req,
dgrb_ac_access_gnt => dgb_ac_access_gnt_r,
seq_rdata_valid_lat_inc => seq_rdata_valid_lat_inc_int,
seq_rdata_valid_lat_dec => seq_rdata_valid_lat_dec_int,
seq_poa_lat_dec_1x => seq_poa_lat_dec_1x_int,
seq_poa_lat_inc_1x => seq_poa_lat_inc_1x_int,
rdata_valid => rdata_valid,
rdata => rdata,
doing_rd => seq_rdv_doing_rd_int,
rd_lat => seq_ctl_rlat_int,
wd_lat => seq_ctl_wlat_int,
dgrb_wdp_ovride => dgrb_wdp_override,
seq_oct_value => seq_oct_value,
seq_mmc_start => seq_mmc_start,
mmc_seq_done => mmc_seq_done,
mmc_seq_value => mmc_seq_value,
ctl_cal_byte_lanes => ctl_cal_byte_lanes_r,
odt_settings => c_odt_settings,
dgrb_ctrl_ac_nt_good => dgrb_ctrl_ac_nt_good,
dgrb_mmi => dgrb_mmi
);
--
dgwb : entity ddr3_s4_amphy_phy_alt_mem_phy_dgwb
generic map(
-- Physical IF width definitions
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
MEM_IF_DQ_PER_DQS => MEM_IF_DQ_PER_DQS,
MEM_IF_DWIDTH => MEM_IF_DWIDTH,
MEM_IF_DM_WIDTH => MEM_IF_DM_WIDTH,
DWIDTH_RATIO => DWIDTH_RATIO,
MEM_IF_ADDR_WIDTH => MEM_IF_ADDR_WIDTH,
MEM_IF_BANKADDR_WIDTH => MEM_IF_BANKADDR_WIDTH,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
ADV_LAT_WIDTH => ADV_LAT_WIDTH,
MEM_IF_CAL_BANK => c_mem_if_cal_bank,
MEM_IF_CAL_BASE_COL => c_mem_if_cal_base_col
)
port map(
clk => clk,
rst_n => rst_n,
parameterisation_rec => parameterisation_rec,
dgwb_ctrl => dgwb_ctrl,
ctrl_dgwb => ctrl_broadcast,
dgwb_iram => dgwb_iram,
iram_push_done => iram_push_done,
dgwb_ac_access_req => dgwb_ac_access_req,
dgwb_ac_access_gnt => dgb_ac_access_gnt_r,
dgwb_dqs_burst => seq_wdp_dqs_burst,
dgwb_wdata_valid => seq_wdp_wdata_valid,
dgwb_wdata => seq_wdp_wdata,
dgwb_dm => seq_wdp_dm,
dgwb_dqs => seq_wdp_dqs,
dgwb_wdp_ovride => dgwb_wdp_override,
dgwb_ac => dgwb_ac,
bypassed_rdata => rdata(DWIDTH_RATIO * MEM_IF_DWIDTH -1 downto (DWIDTH_RATIO-1) * MEM_IF_DWIDTH),
odt_settings => c_odt_settings
);
--
ctrl: entity ddr3_s4_amphy_phy_alt_mem_phy_ctrl
generic map(
FAMILYGROUP_ID => FAMILYGROUP_ID,
MEM_IF_DLL_LOCK_COUNT => 1280/(DWIDTH_RATIO/2),
MEM_IF_MEMTYPE => MEM_IF_MEMTYPE,
DWIDTH_RATIO => DWIDTH_RATIO,
IRAM_ADDRESSING => c_iram_addresses,
MEM_IF_CLK_PS => MEM_IF_CLK_PS,
TRACKING_INTERVAL_IN_MS => c_tracking_interval_in_ms,
GENERATE_ADDITIONAL_DBG_RTL => GENERATE_ADDITIONAL_DBG_RTL,
MEM_IF_NUM_RANKS => MEM_IF_NUM_RANKS,
MEM_IF_DQS_WIDTH => MEM_IF_DQS_WIDTH,
SIM_TIME_REDUCTIONS => SIM_TIME_REDUCTIONS,
ACK_SEVERITY => warning
)
port map(
clk => clk,
rst_n => rst_n,
ctl_init_success => ctl_init_success_int,
ctl_init_fail => ctl_init_fail_int,
ctl_recalibrate_req => ctl_recalibrate_req,
iram_status => iram_status,
iram_push_done => iram_push_done,
ctrl_op_rec => ctrl_broadcast,
admin_ctrl => admin_ctrl,
dgrb_ctrl => dgrb_ctrl,
dgwb_ctrl => dgwb_ctrl,
ctrl_iram_push => ctrl_iram_push,
ctl_cal_byte_lanes => ctl_cal_byte_lanes_r,
dgrb_ctrl_ac_nt_good => dgrb_ctrl_ac_nt_good,
int_ac_nt => int_ac_nt,
mmi_ctrl => mmi_ctrl,
ctrl_mmi => ctrl_mmi
);
-- ------------------------------------------------------------------
-- generate legacy rsu signals
-- ------------------------------------------------------------------
process(rst_n, clk)
begin
if rst_n = '0' then
rsu_multiple_valid_latencies_err <= '0';
rsu_grt_one_dvw_err <= '0';
rsu_no_dvw_err <= '0';
rsu_codvw_phase <= (others => '0');
rsu_codvw_size <= (others => '0');
rsu_read_latency <= (others => '0');
elsif rising_edge(clk) then
if dgrb_ctrl.command_err = '1' then
case to_integer(unsigned(dgrb_ctrl.command_result)) is
when C_ERR_RESYNC_NO_VALID_PHASES =>
rsu_no_dvw_err <= '1';
when C_ERR_RESYNC_MULTIPLE_EQUAL_WINDOWS =>
rsu_multiple_valid_latencies_err <= '1';
when others => null;
end case;
end if;
rsu_codvw_phase(dgrb_mmi.cal_codvw_phase'range) <= dgrb_mmi.cal_codvw_phase;
rsu_codvw_size(dgrb_mmi.cal_codvw_size'range) <= dgrb_mmi.cal_codvw_size;
rsu_read_latency <= seq_ctl_rlat_int;
rsu_grt_one_dvw_err <= dgrb_mmi.codvw_grt_one_dvw;
-- Reset the flag on a recal request :
if ( ctl_recalibrate_req = '1') then
rsu_grt_one_dvw_err <= '0';
rsu_no_dvw_err <= '0';
rsu_multiple_valid_latencies_err <= '0';
end if;
end if;
end process;
-- ---------------------------------------------------------------
-- top level multiplexing and ctrl functionality
-- ---------------------------------------------------------------
oct_delay_block : block
constant DEFAULT_OCT_DELAY_CONST : integer := - 2; -- higher increases delay by one mem_clk cycle, lower decreases delay by one mem_clk cycle.
constant DEFAULT_OCT_EXTEND : natural := 3;
-- Returns additive latency extracted from mr0 as a natural number.
function decode_cl(mr0 : in std_logic_vector(12 downto 0))
return natural is
variable v_cl : natural range 0 to 2**4 - 1;
begin
if MEM_IF_MEMTYPE = "DDR" or MEM_IF_MEMTYPE = "DDR2" then
v_cl := to_integer(unsigned(mr0(6 downto 4)));
elsif MEM_IF_MEMTYPE = "DDR3" then
v_cl := to_integer(unsigned(mr0(6 downto 4))) + 4;
else
report "Unsupported memory type " & MEM_IF_MEMTYPE severity failure;
end if;
return v_cl;
end function;
-- Returns additive latency extracted from mr1 as a natural number.
function decode_al(mr1 : in std_logic_vector(12 downto 0))
return natural is
variable v_al : natural range 0 to 2**4 - 1;
begin
if MEM_IF_MEMTYPE = "DDR" or MEM_IF_MEMTYPE = "DDR2" then
v_al := to_integer(unsigned(mr1(5 downto 3)));
elsif MEM_IF_MEMTYPE = "DDR3" then
v_al := to_integer(unsigned(mr1(4 downto 3)));
else
report "Unsupported memory type " & MEM_IF_MEMTYPE severity failure;
end if;
return v_al;
end function;
-- Returns cas write latency extracted from mr2 as a natural number.
function decode_cwl(
mr0 : in std_logic_vector(12 downto 0);
mr2 : in std_logic_vector(12 downto 0)
)
return natural is
variable v_cwl : natural range 0 to 2**4 - 1;
begin
if MEM_IF_MEMTYPE = "DDR" then
v_cwl := 1;
elsif MEM_IF_MEMTYPE = "DDR2" then
v_cwl := decode_cl(mr0) - 1;
elsif MEM_IF_MEMTYPE = "DDR3" then
v_cwl := to_integer(unsigned(mr2(4 downto 3))) + 5;
else
report "Unsupported memory type " & MEM_IF_MEMTYPE severity failure;
end if;
return v_cwl;
end function;
begin
-- Process to work out timings for OCT extension and delay with respect to doing_read. NOTE that it is calculated on the basis of CL, CWL, ctl_wlat
oct_delay_proc : process(clk, rst_n)
variable v_cl : natural range 0 to 2**4 - 1; -- Total read latency.
variable v_cwl : natural range 0 to 2**4 - 1; -- Total write latency
variable oct_delay : natural range 0 to 2**OCT_LAT_WIDTH - 1;
variable v_wlat : natural range 0 to 2**ADV_LAT_WIDTH - 1;
begin
if rst_n = '0' then
seq_oct_oct_delay <= (others => '0');
seq_oct_oct_extend <= std_logic_vector(to_unsigned(DEFAULT_OCT_EXTEND, OCT_LAT_WIDTH));
elsif rising_edge(clk) then
if ctl_init_success_int = '1' then
seq_oct_oct_extend <= std_logic_vector(to_unsigned(DEFAULT_OCT_EXTEND, OCT_LAT_WIDTH));
v_cl := decode_cl(admin_regs_status_rec.mr0);
v_cwl := decode_cwl(admin_regs_status_rec.mr0, admin_regs_status_rec.mr2);
if SIM_TIME_REDUCTIONS = 1 then
v_wlat := c_preset_cal_setup.wlat;
else
v_wlat := to_integer(unsigned(seq_ctl_wlat_int));
end if;
oct_delay := DWIDTH_RATIO * v_wlat / 2 + (v_cl - v_cwl) + DEFAULT_OCT_DELAY_CONST;
if not (FAMILYGROUP_ID = 2) then -- CIII doesn't support OCT
seq_oct_oct_delay <= std_logic_vector(to_unsigned(oct_delay, OCT_LAT_WIDTH));
end if;
else
seq_oct_oct_delay <= (others => '0');
seq_oct_oct_extend <= std_logic_vector(to_unsigned(DEFAULT_OCT_EXTEND, OCT_LAT_WIDTH));
end if;
end if;
end process;
end block;
-- control postamble protection override signal (seq_poa_protection_override_1x)
process(clk, rst_n)
variable v_warning_given : std_logic;
begin
if rst_n = '0' then
seq_poa_protection_override_1x <= '0';
v_warning_given := '0';
elsif rising_edge(clk) then
case ctrl_broadcast.command is
when cmd_rdv |
cmd_rrp_sweep |
cmd_rrp_seek |
cmd_prep_adv_rd_lat |
cmd_prep_adv_wr_lat => seq_poa_protection_override_1x <= '1';
when others => seq_poa_protection_override_1x <= '0';
end case;
end if;
end process;
ac_mux : block
constant c_mem_clk_disable_pipe_len : natural := 3;
signal seen_phy_init_complete : std_logic;
signal mem_clk_disable : std_logic_vector(c_mem_clk_disable_pipe_len - 1 downto 0);
signal ctrl_broadcast_r : t_ctrl_command;
begin
-- register ctrl_broadcast locally
-- #for speed and to reduce fan out
process (clk, rst_n)
begin
if rst_n = '0' then
ctrl_broadcast_r <= defaults;
elsif rising_edge(clk) then
ctrl_broadcast_r <= ctrl_broadcast;
end if;
end process;
-- multiplex mem interface control between admin, dgrb and dgwb
process(clk, rst_n)
variable v_seq_ac_mux : t_addr_cmd_vector(0 to (DWIDTH_RATIO/2)-1);
begin
if rst_n = '0' then
seq_rdv_doing_rd <= (others => '0');
seq_mem_clk_disable <= '1';
mem_clk_disable <= (others => '1');
seen_phy_init_complete <= '0';
seq_ac_addr <= (others => '0');
seq_ac_ba <= (others => '0');
seq_ac_cas_n <= (others => '1');
seq_ac_ras_n <= (others => '1');
seq_ac_we_n <= (others => '1');
seq_ac_cke <= (others => '0');
seq_ac_cs_n <= (others => '1');
seq_ac_odt <= (others => '0');
seq_ac_rst_n <= (others => '0');
elsif rising_edge(clk) then
seq_rdv_doing_rd <= seq_rdv_doing_rd_int;
seq_mem_clk_disable <= mem_clk_disable(c_mem_clk_disable_pipe_len-1);
mem_clk_disable(c_mem_clk_disable_pipe_len-1 downto 1) <= mem_clk_disable(c_mem_clk_disable_pipe_len-2 downto 0);
if dgwb_ac_access_req = '1' and dgb_ac_access_gnt = '1' then
v_seq_ac_mux := dgwb_ac;
elsif dgrb_ac_access_req = '1' and dgb_ac_access_gnt = '1' then
v_seq_ac_mux := dgrb_ac;
else
v_seq_ac_mux := admin_ac;
end if;
if ctl_recalibrate_req = '1' then
mem_clk_disable(0) <= '1';
seen_phy_init_complete <= '0';
elsif ctrl_broadcast_r.command = cmd_init_dram and ctrl_broadcast_r.command_req = '1' then
mem_clk_disable(0) <= '0';
seen_phy_init_complete <= '1';
end if;
if seen_phy_init_complete /= '1' then -- if not initialised the phy hold in reset
seq_ac_addr <= (others => '0');
seq_ac_ba <= (others => '0');
seq_ac_cas_n <= (others => '1');
seq_ac_ras_n <= (others => '1');
seq_ac_we_n <= (others => '1');
seq_ac_cke <= (others => '0');
seq_ac_cs_n <= (others => '1');
seq_ac_odt <= (others => '0');
seq_ac_rst_n <= (others => '0');
else
if enable_odt = '0' then
v_seq_ac_mux := mask(c_seq_addr_cmd_config, v_seq_ac_mux, odt, '0');
end if;
unpack_addr_cmd_vector (
c_seq_addr_cmd_config,
v_seq_ac_mux,
seq_ac_addr,
seq_ac_ba,
seq_ac_cas_n,
seq_ac_ras_n,
seq_ac_we_n,
seq_ac_cke,
seq_ac_cs_n,
seq_ac_odt,
seq_ac_rst_n);
end if;
end if;
end process;
end block;
-- register dgb_ac_access_gnt signal to ensure ODT set correctly in dgrb and dgwb prior to a read or write operation
process(clk, rst_n)
begin
if rst_n = '0' then
dgb_ac_access_gnt_r <= '0';
elsif rising_edge(clk) then
dgb_ac_access_gnt_r <= dgb_ac_access_gnt;
end if;
end process;
-- multiplex access request from dgrb/dgwb to admin block with checking for multiple accesses
process (dgrb_ac_access_req, dgwb_ac_access_req)
begin
dgb_ac_access_req <= '0';
if dgwb_ac_access_req = '1' and dgrb_ac_access_req = '1' then
report seq_report_prefix & "multiple accesses attempted from DGRB and DGWB to admin block via signals dg.b_ac_access_reg " severity failure;
elsif dgwb_ac_access_req = '1' or dgrb_ac_access_req = '1' then
dgb_ac_access_req <= '1';
end if;
end process;
rdv_poa_blk : block
-- signals to control static setup of ctl_rdata_valid signal for instant on mode:
constant c_static_rdv_offset : integer := c_preset_cal_setup.rdv_lat; -- required change in RDV latency (should always be > 0)
signal static_rdv_offset : natural range 0 to abs(c_static_rdv_offset); -- signal to count # RDV shifts
constant c_dly_rdv_set : natural := 7; -- delay between RDV shifts
signal dly_rdv_inc_dec : std_logic; -- 1 = inc, 0 = dec
signal rdv_set_delay : natural range 0 to c_dly_rdv_set; -- signal to delay RDV shifts
-- same for poa protection
constant c_static_poa_offset : integer := c_preset_cal_setup.poa_lat;
signal static_poa_offset : natural range 0 to abs(c_static_poa_offset);
constant c_dly_poa_set : natural := 7;
signal dly_poa_inc_dec : std_logic;
signal poa_set_delay : natural range 0 to c_dly_poa_set;
-- function to abstract increment or decrement checking
function set_inc_dec(offset : integer) return std_logic is
begin
if offset < 0 then
return '1';
else
return '0';
end if;
end function;
begin
-- register postamble and rdata_valid latencies
-- note: postamble unused for Cyclone-III
-- RDV
process(clk, rst_n)
begin
if rst_n = '0' then
if SIM_TIME_REDUCTIONS = 1 then
-- setup offset calc
static_rdv_offset <= abs(c_static_rdv_offset);
dly_rdv_inc_dec <= set_inc_dec(c_static_rdv_offset);
rdv_set_delay <= c_dly_rdv_set;
end if;
seq_rdata_valid_lat_dec <= '0';
seq_rdata_valid_lat_inc <= '0';
elsif rising_edge(clk) then
if SIM_TIME_REDUCTIONS = 1 then -- perform static setup of RDV signal
if ctl_recalibrate_req = '1' then -- second reset condition
-- setup offset calc
static_rdv_offset <= abs(c_static_rdv_offset);
dly_rdv_inc_dec <= set_inc_dec(c_static_rdv_offset);
rdv_set_delay <= c_dly_rdv_set;
else
if static_rdv_offset /= 0 and
rdv_set_delay = 0 then
seq_rdata_valid_lat_dec <= not dly_rdv_inc_dec;
seq_rdata_valid_lat_inc <= dly_rdv_inc_dec;
static_rdv_offset <= static_rdv_offset - 1;
rdv_set_delay <= c_dly_rdv_set;
else -- once conplete pass through internal signals
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec_int;
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc_int;
end if;
if rdv_set_delay /= 0 then
rdv_set_delay <= rdv_set_delay - 1;
end if;
end if;
else -- no static setup
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec_int;
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc_int;
end if;
end if;
end process;
-- count number of RDV adjustments for debug
process(clk, rst_n)
begin
if rst_n = '0' then
rdv_adjustments <= 0;
elsif rising_edge(clk) then
if seq_rdata_valid_lat_dec_int = '1' then
rdv_adjustments <= rdv_adjustments + 1;
end if;
if seq_rdata_valid_lat_inc_int = '1' then
if rdv_adjustments = 0 then
report seq_report_prefix & " read data valid adjustment wrap around detected - more increments than decrements" severity failure;
else
rdv_adjustments <= rdv_adjustments - 1;
end if;
end if;
end if;
end process;
-- POA protection
process(clk, rst_n)
begin
if rst_n = '0' then
if SIM_TIME_REDUCTIONS = 1 then
-- setup offset calc
static_poa_offset <= abs(c_static_poa_offset);
dly_poa_inc_dec <= set_inc_dec(c_static_poa_offset);
poa_set_delay <= c_dly_poa_set;
end if;
seq_poa_lat_dec_1x <= (others => '0');
seq_poa_lat_inc_1x <= (others => '0');
elsif rising_edge(clk) then
if SIM_TIME_REDUCTIONS = 1 then -- static setup
if ctl_recalibrate_req = '1' then -- second reset condition
-- setup offset calc
static_poa_offset <= abs(c_static_poa_offset);
dly_poa_inc_dec <= set_inc_dec(c_static_poa_offset);
poa_set_delay <= c_dly_poa_set;
else
if static_poa_offset /= 0 and
poa_set_delay = 0 then
seq_poa_lat_dec_1x <= (others => not(dly_poa_inc_dec));
seq_poa_lat_inc_1x <= (others => dly_poa_inc_dec);
static_poa_offset <= static_poa_offset - 1;
poa_set_delay <= c_dly_poa_set;
else
seq_poa_lat_inc_1x <= seq_poa_lat_inc_1x_int;
seq_poa_lat_dec_1x <= seq_poa_lat_dec_1x_int;
end if;
if poa_set_delay /= 0 then
poa_set_delay <= poa_set_delay - 1;
end if;
end if;
else -- no static setup
seq_poa_lat_inc_1x <= seq_poa_lat_inc_1x_int;
seq_poa_lat_dec_1x <= seq_poa_lat_dec_1x_int;
end if;
end if;
end process;
-- count POA protection adjustments for debug
process(clk, rst_n)
begin
if rst_n = '0' then
poa_adjustments <= 0;
elsif rising_edge(clk) then
if seq_poa_lat_dec_1x_int(0) = '1' then
poa_adjustments <= poa_adjustments + 1;
end if;
if seq_poa_lat_inc_1x_int(0) = '1' then
if poa_adjustments = 0 then
report seq_report_prefix & " postamble adjustment wrap around detected - more increments than decrements" severity failure;
else
poa_adjustments <= poa_adjustments - 1;
end if;
end if;
end if;
end process;
end block;
-- register output fail/success signals - avoiding optimisation out
process(clk, rst_n)
begin
if rst_n = '0' then
ctl_init_fail <= '0';
ctl_init_success <= '0';
elsif rising_edge(clk) then
ctl_init_fail <= ctl_init_fail_int;
ctl_init_success <= ctl_init_success_int;
end if;
end process;
-- ctl_cal_byte_lanes register
-- seq_rdp_reset_req_n - when ctl_recalibrate_req issued
process(clk,rst_n)
begin
if rst_n = '0' then
seq_rdp_reset_req_n <= '0';
ctl_cal_byte_lanes_r <= (others => '1');
elsif rising_edge(clk) then
ctl_cal_byte_lanes_r <= not ctl_cal_byte_lanes;
if ctl_recalibrate_req = '1' then
seq_rdp_reset_req_n <= '0';
else
if ctrl_broadcast.command = cmd_rrp_sweep or
SIM_TIME_REDUCTIONS = 1 then
seq_rdp_reset_req_n <= '1';
end if;
end if;
end if;
end process;
-- register 1t addr/cmd and odt latency outputs
process(clk, rst_n)
begin
if rst_n = '0' then
seq_ac_add_1t_ac_lat_internal <= '0';
seq_ac_add_1t_odt_lat_internal <= '0';
seq_ac_add_2t <= '0';
elsif rising_edge(clk) then
if SIM_TIME_REDUCTIONS = 1 then
seq_ac_add_1t_ac_lat_internal <= c_preset_cal_setup.ac_1t;
seq_ac_add_1t_odt_lat_internal <= c_preset_cal_setup.ac_1t;
else
seq_ac_add_1t_ac_lat_internal <= int_ac_nt(0);
seq_ac_add_1t_odt_lat_internal <= int_ac_nt(0);
end if;
seq_ac_add_2t <= '0';
end if;
end process;
-- override write datapath signal generation
process(dgwb_wdp_override, dgrb_wdp_override, ctl_init_success_int, ctl_init_fail_int)
begin
if ctl_init_success_int = '0' and ctl_init_fail_int = '0' then -- if calibrating
seq_wdp_ovride <= dgwb_wdp_override or dgrb_wdp_override;
else
seq_wdp_ovride <= '0';
end if;
end process;
-- output write/read latency (override with preset values when sim time reductions equals 1
seq_ctl_wlat <= std_logic_vector(to_unsigned(c_preset_cal_setup.wlat,ADV_LAT_WIDTH)) when SIM_TIME_REDUCTIONS = 1 else seq_ctl_wlat_int;
seq_ctl_rlat <= std_logic_vector(to_unsigned(c_preset_cal_setup.rlat,ADV_LAT_WIDTH)) when SIM_TIME_REDUCTIONS = 1 else seq_ctl_rlat_int;
process (clk, rst_n)
begin
if rst_n = '0' then
seq_pll_phs_shift_busy_r <= '0';
seq_pll_phs_shift_busy_ccd <= '0';
elsif rising_edge(clk) then
seq_pll_phs_shift_busy_r <= seq_pll_phs_shift_busy;
seq_pll_phs_shift_busy_ccd <= seq_pll_phs_shift_busy_r;
end if;
end process;
pll_ctrl: block
-- static resync setup variables for sim time reductions
signal static_rst_offset : natural range 0 to 2*PLL_STEPS_PER_CYCLE;
signal phs_shft_busy_1r : std_logic;
signal pll_set_delay : natural range 100 downto 0; -- wait 100 clock cycles for clk to be stable before setting resync phase
-- pll signal generation
signal mmi_pll_active : boolean;
signal seq_pll_phs_shift_busy_ccd_1t : std_logic;
begin
-- multiplex ppl interface between dgrb and mmi blocks
-- plus static setup of rsc phase to a known 'good' condition
process(clk,rst_n)
begin
if rst_n = '0' then
seq_pll_inc_dec_n <= '0';
seq_pll_start_reconfig <= '0';
seq_pll_select <= (others => '0');
dgrb_phs_shft_busy <= '0';
-- static resync setup variables for sim time reductions
if SIM_TIME_REDUCTIONS = 1 then
static_rst_offset <= c_preset_codvw_phase;
else
static_rst_offset <= 0;
end if;
phs_shft_busy_1r <= '0';
pll_set_delay <= 100;
elsif rising_edge(clk) then
dgrb_phs_shft_busy <= '0';
if static_rst_offset /= 0 and -- not finished decrementing
pll_set_delay = 0 and -- initial reset period over
SIM_TIME_REDUCTIONS = 1 then -- in reduce sim time mode (optimse logic away when not in this mode)
seq_pll_inc_dec_n <= '1';
seq_pll_start_reconfig <= '1';
seq_pll_select <= pll_resync_clk_index;
if seq_pll_phs_shift_busy_ccd = '1' then -- no metastability hardening needed in simulation
-- PLL phase shift started - so stop requesting a shift
seq_pll_start_reconfig <= '0';
end if;
if seq_pll_phs_shift_busy_ccd = '0' and phs_shft_busy_1r = '1' then
-- PLL phase shift finished - so proceed to flush the datapath
static_rst_offset <= static_rst_offset - 1;
seq_pll_start_reconfig <= '0';
end if;
phs_shft_busy_1r <= seq_pll_phs_shift_busy_ccd;
else
if ctrl_iram_push.active_block = ret_dgrb then
seq_pll_inc_dec_n <= dgrb_pll_inc_dec_n;
seq_pll_start_reconfig <= dgrb_pll_start_reconfig;
seq_pll_select <= dgrb_pll_select;
dgrb_phs_shft_busy <= seq_pll_phs_shift_busy_ccd;
else
seq_pll_inc_dec_n <= mmi_pll_inc_dec_n;
seq_pll_start_reconfig <= mmi_pll_start_reconfig;
seq_pll_select <= mmi_pll_select;
end if;
end if;
if pll_set_delay /= 0 then
pll_set_delay <= pll_set_delay - 1;
end if;
if ctl_recalibrate_req = '1' then
pll_set_delay <= 100;
end if;
end if;
end process;
-- generate mmi pll signals
process (clk, rst_n)
begin
if rst_n = '0' then
pll_mmi.pll_busy <= '0';
pll_mmi.err <= (others => '0');
mmi_pll_inc_dec_n <= '0';
mmi_pll_start_reconfig <= '0';
mmi_pll_select <= (others => '0');
mmi_pll_active <= false;
seq_pll_phs_shift_busy_ccd_1t <= '0';
elsif rising_edge(clk) then
if mmi_pll_active = true then
pll_mmi.pll_busy <= '1';
else
pll_mmi.pll_busy <= mmi_pll.pll_phs_shft_up_wc or mmi_pll.pll_phs_shft_dn_wc;
end if;
if pll_mmi.err = "00" and dgrb_pll_start_reconfig = '1' then
pll_mmi.err <= "01";
elsif pll_mmi.err = "00" and mmi_pll_active = true then
pll_mmi.err <= "10";
elsif pll_mmi.err = "00" and dgrb_pll_start_reconfig = '1' and mmi_pll_active = true then
pll_mmi.err <= "11";
end if;
if mmi_pll.pll_phs_shft_up_wc = '1' and mmi_pll_active = false then
mmi_pll_inc_dec_n <= '1';
mmi_pll_select <= std_logic_vector(to_unsigned(mmi_pll.pll_phs_shft_phase_sel,mmi_pll_select'length));
mmi_pll_active <= true;
elsif mmi_pll.pll_phs_shft_dn_wc = '1' and mmi_pll_active = false then
mmi_pll_inc_dec_n <= '0';
mmi_pll_select <= std_logic_vector(to_unsigned(mmi_pll.pll_phs_shft_phase_sel,mmi_pll_select'length));
mmi_pll_active <= true;
elsif seq_pll_phs_shift_busy_ccd_1t = '1' and seq_pll_phs_shift_busy_ccd = '0' then
mmi_pll_start_reconfig <= '0';
mmi_pll_active <= false;
elsif mmi_pll_active = true and mmi_pll_start_reconfig = '0' and seq_pll_phs_shift_busy_ccd = '0' then
mmi_pll_start_reconfig <= '1';
elsif seq_pll_phs_shift_busy_ccd_1t = '0' and seq_pll_phs_shift_busy_ccd = '1' then
mmi_pll_start_reconfig <= '0';
end if;
seq_pll_phs_shift_busy_ccd_1t <= seq_pll_phs_shift_busy_ccd;
end if;
end process;
end block; -- pll_ctrl
--synopsys synthesis_off
reporting : block
function pass_or_fail_report( cal_success : in std_logic;
cal_fail : in std_logic
) return string is
begin
if cal_success = '1' and cal_fail = '1' then
return "unknown state cal_fail and cal_success both high";
end if;
if cal_success = '1' then
return "PASSED";
end if;
if cal_fail = '1' then
return "FAILED";
end if;
return "calibration report run whilst sequencer is still calibrating";
end function;
function is_stage_disabled ( stage_name : in string;
stage_dis : in std_logic
) return string is
begin
if stage_dis = '0' then
return "";
else
return stage_name & " stage is disabled" & LF;
end if;
end function;
function disabled_stages ( capabilities : in std_logic_vector
) return string is
begin
return is_stage_disabled("all calibration", c_capabilities(c_hl_css_reg_cal_dis_bit)) &
is_stage_disabled("initialisation", c_capabilities(c_hl_css_reg_phy_initialise_dis_bit)) &
is_stage_disabled("DRAM initialisation", c_capabilities(c_hl_css_reg_init_dram_dis_bit)) &
is_stage_disabled("iram header write", c_capabilities(c_hl_css_reg_write_ihi_dis_bit)) &
is_stage_disabled("burst training pattern write", c_capabilities(c_hl_css_reg_write_btp_dis_bit)) &
is_stage_disabled("more training pattern (MTP) write", c_capabilities(c_hl_css_reg_write_mtp_dis_bit)) &
is_stage_disabled("check MTP pattern alignment calculation", c_capabilities(c_hl_css_reg_read_mtp_dis_bit)) &
is_stage_disabled("read resynch phase reset stage", c_capabilities(c_hl_css_reg_rrp_reset_dis_bit)) &
is_stage_disabled("read resynch phase sweep stage", c_capabilities(c_hl_css_reg_rrp_sweep_dis_bit)) &
is_stage_disabled("read resynch phase seek stage (set phase)", c_capabilities(c_hl_css_reg_rrp_seek_dis_bit)) &
is_stage_disabled("read data valid window setup", c_capabilities(c_hl_css_reg_rdv_dis_bit)) &
is_stage_disabled("postamble calibration", c_capabilities(c_hl_css_reg_poa_dis_bit)) &
is_stage_disabled("write latency timing calc", c_capabilities(c_hl_css_reg_was_dis_bit)) &
is_stage_disabled("advertise read latency", c_capabilities(c_hl_css_reg_adv_rd_lat_dis_bit)) &
is_stage_disabled("advertise write latency", c_capabilities(c_hl_css_reg_adv_wr_lat_dis_bit)) &
is_stage_disabled("write customer mode register settings", c_capabilities(c_hl_css_reg_prep_customer_mr_setup_dis_bit)) &
is_stage_disabled("tracking", c_capabilities(c_hl_css_reg_tracking_dis_bit));
end function;
function ac_nt_report( ac_nt : in std_logic_vector;
dgrb_ctrl_ac_nt_good : in std_logic;
preset_cal_setup : in t_preset_cal) return string
is
variable v_ac_nt : std_logic_vector(0 downto 0);
begin
if SIM_TIME_REDUCTIONS = 1 then
v_ac_nt(0) := preset_cal_setup.ac_1t;
if v_ac_nt(0) = '1' then
return "-- statically set address and command 1T delay: add 1T delay" & LF;
else
return "-- statically set address and command 1T delay: no 1T delay" & LF;
end if;
else
v_ac_nt(0) := ac_nt(0);
if dgrb_ctrl_ac_nt_good = '1' then
if v_ac_nt(0) = '1' then
return "-- chosen address and command 1T delay: add 1T delay" & LF;
else
return "-- chosen address and command 1T delay: no 1T delay" & LF;
end if;
else
return "-- no valid address and command phase chosen (calibration FAILED)" & LF;
end if;
end if;
end function;
function read_resync_report ( codvw_phase : in std_logic_vector;
codvw_size : in std_logic_vector;
ctl_rlat : in std_logic_vector;
ctl_wlat : in std_logic_vector;
preset_cal_setup : in t_preset_cal) return string
is
begin
if SIM_TIME_REDUCTIONS = 1 then
return "-- read resynch phase static setup (no calibration run) report:" & LF &
" -- statically set centre of data valid window phase : " & natural'image(preset_cal_setup.codvw_phase) & LF &
" -- statically set centre of data valid window size : " & natural'image(preset_cal_setup.codvw_size) & LF &
" -- statically set read latency (ctl_rlat) : " & natural'image(preset_cal_setup.rlat) & LF &
" -- statically set write latency (ctl_wlat) : " & natural'image(preset_cal_setup.wlat) & LF &
" -- note: this mode only works for simulation and sets resync phase" & LF &
" to a known good operating condition for no test bench" & LF &
" delays on mem_dq signal" & LF;
else
return "-- PHY read latency (ctl_rlat) is : " & natural'image(to_integer(unsigned(ctl_rlat))) & LF &
"-- address/command to PHY write latency (ctl_wlat) is : " & natural'image(to_integer(unsigned(ctl_wlat))) & LF &
"-- read resynch phase calibration report:" & LF &
" -- calibrated centre of data valid window phase : " & natural'image(to_integer(unsigned(codvw_phase))) & LF &
" -- calibrated centre of data valid window size : " & natural'image(to_integer(unsigned(codvw_size))) & LF;
end if;
end function;
function poa_rdv_adjust_report( poa_adjust : in natural;
rdv_adjust : in natural;
preset_cal_setup : in t_preset_cal) return string
is
begin
if SIM_TIME_REDUCTIONS = 1 then
return "Statically set poa and rdv (adjustments from reset value):" & LF &
"poa 'dec' adjustments = " & natural'image(preset_cal_setup.poa_lat) & LF &
"rdv 'dec' adjustments = " & natural'image(preset_cal_setup.rdv_lat) & LF;
else
return "poa 'dec' adjustments = " & natural'image(poa_adjust) & LF &
"rdv 'dec' adjustments = " & natural'image(rdv_adjust) & LF;
end if;
end function;
function calibration_report ( capabilities : in std_logic_vector;
cal_success : in std_logic;
cal_fail : in std_logic;
ctl_rlat : in std_logic_vector;
ctl_wlat : in std_logic_vector;
codvw_phase : in std_logic_vector;
codvw_size : in std_logic_vector;
ac_nt : in std_logic_vector;
dgrb_ctrl_ac_nt_good : in std_logic;
preset_cal_setup : in t_preset_cal;
poa_adjust : in natural;
rdv_adjust : in natural) return string
is
begin
return seq_report_prefix & " report..." & LF &
"-----------------------------------------------------------------------" & LF &
"-- **** ALTMEMPHY CALIBRATION has completed ****" & LF &
"-- Status:" & LF &
"-- calibration has : " & pass_or_fail_report(cal_success, cal_fail) & LF &
read_resync_report(codvw_phase, codvw_size, ctl_rlat, ctl_wlat, preset_cal_setup) &
ac_nt_report(ac_nt, dgrb_ctrl_ac_nt_good, preset_cal_setup) &
poa_rdv_adjust_report(poa_adjust, rdv_adjust, preset_cal_setup) &
disabled_stages(capabilities) &
"-----------------------------------------------------------------------";
end function;
begin
-- -------------------------------------------------------
-- calibration result reporting
-- -------------------------------------------------------
process(rst_n, clk)
variable v_reports_written : std_logic;
variable v_cal_request_r : std_logic;
variable v_rewrite_report : std_logic;
begin
if rst_n = '0' then
v_reports_written := '0';
v_cal_request_r := '0';
v_rewrite_report := '0';
elsif Rising_Edge(clk) then
if v_reports_written = '0' then
if ctl_init_success_int = '1' or ctl_init_fail_int = '1' then
v_reports_written := '1';
report calibration_report(c_capabilities,
ctl_init_success_int,
ctl_init_fail_int,
seq_ctl_rlat_int,
seq_ctl_wlat_int,
dgrb_mmi.cal_codvw_phase,
dgrb_mmi.cal_codvw_size,
int_ac_nt,
dgrb_ctrl_ac_nt_good,
c_preset_cal_setup,
poa_adjustments,
rdv_adjustments
) severity note;
end if;
end if;
-- if recalibrate request triggered watch for cal success / fail going low and re-trigger report writing
if ctl_recalibrate_req = '1' and v_cal_request_r = '0' then
v_rewrite_report := '1';
end if;
if v_rewrite_report = '1' and ctl_init_success_int = '0' and ctl_init_fail_int = '0' then
v_reports_written := '0';
v_rewrite_report := '0';
end if;
v_cal_request_r := ctl_recalibrate_req;
end if;
end process;
-- -------------------------------------------------------
-- capabilities vector reporting and coarse PHY setup sanity checks
-- -------------------------------------------------------
process(rst_n, clk)
variable reports_written : std_logic;
begin
if rst_n = '0' then
reports_written := '0';
elsif Rising_Edge(clk) then
if reports_written = '0' then
reports_written := '1';
if MEM_IF_MEMTYPE="DDR" or MEM_IF_MEMTYPE="DDR2" or MEM_IF_MEMTYPE="DDR3" then
if DWIDTH_RATIO = 2 or DWIDTH_RATIO = 4 then
report disabled_stages(c_capabilities) severity note;
else
report seq_report_prefix & "unsupported rate for non-levelling AFI PHY sequencer - only full- or half-rate supported" severity warning;
end if;
else
report seq_report_prefix & "memory type " & MEM_IF_MEMTYPE & " is not supported in non-levelling AFI PHY sequencer" severity failure;
end if;
end if;
end if;
end process;
end block; -- reporting
--synopsys synthesis_on
end architecture struct;
|
----------------------------------------------------------------------------------
-- Company: LARC - Escola Politecnica - University of Sao Paulo
-- Engineer: Pedro Maat C. Massolino
--
-- Create Date: 05/12/2012
-- Design Name: Tb_Syndrome_Calculator_n_pipe_v2
-- Module Name: Tb_Syndrome_Calculator_n_pipe_v2
-- Project Name: McEliece Goppa Decoder
-- Target Devices: Any
-- Tool versions: Xilinx ISE 13.3 WebPack
--
-- Description:
--
-- Test bench for syndrome_calculator_n_pipe_v2 circuit.
--
-- The circuits parameters
--
-- PERIOD :
--
-- Input clock period to be applied on the test.
--
-- number_of_units :
--
-- The number of units that compute each syndrome at the same time.
-- This number must be 1 or greater.
--
-- gf_2_m :
--
-- The size of the field used in this circuit. This parameter depends of the
-- Goppa code used.
--
-- length_codeword :
--
-- The length of the codeword or in this case the ciphertext. Both the codeword
-- and ciphertext has the same size.
--
-- size_codeword :
--
-- The number of bits necessary to hold the ciphertext/codeword.
-- This is ceil(log2(length_codeword)).
--
-- length_syndrome :
--
-- The size of the syndrome array. This parameter depends of the
-- Goppa code used.
--
-- size_syndrome :
--
-- The number of bits necessary to hold the array syndrome.
-- This is ceil(log2(length_syndrome)).
--
-- file_memory_L :
--
-- The file that holds all support elements L.
-- This is part of the private key of the cryptosystem.
--
-- file_memory_h :
--
-- The file that holds all inverted evaluations of support elements L in polynomial g.
-- Therefore, g(L)^-1.
-- This is part of the private key of the cryptosystem.
--
-- file_memory_codeword :
--
-- The file that holds the received ciphertext necessary for computing the syndrome.
--
-- file_memory_syndrome :
--
-- The file that holds the syndrome previously computed.
-- This is necessary to be compared with circuit computed syndrome to verify if it worked.
--
-- dump_file_memory_syndrome :
--
-- The file that will hold the computed syndrome by the circuit.
--
-- Dependencies:
-- VHDL-93
-- IEEE.NUMERIC_STD_ALL;
--
-- syndrome_calculator_n_pipe_v2 Rev 1.0
-- polynomial_evaluator_n Rev 1.0
-- inv_gf_2_m_pipeline Rev 1.0
-- counter_rst_nbits Rev 1.0
-- ram Rev 1.0
-- ram_double Rev 1.0
--
-- Revision:
-- Revision 1.0
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity tb_syndrome_calculator_n_pipe_v2 is
Generic(
PERIOD : time := 10 ns;
-- QD-GOPPA [52, 28, 4, 6] --
-- number_of_units : integer := 1;
-- gf_2_m : integer range 1 to 20 := 6;
-- length_codeword : integer := 52;
-- size_codeword : integer := 6;
-- length_syndrome : integer := 8;
-- size_syndrome : integer := 3;
-- g_polynomial_degree : integer := 4;
-- size_g_polynomial_degree : integer := 3;
-- polynomial_evaluator_pipeline_size : integer := 5;
-- size_polynomial_evaluator_pipeline_size : integer := 3;
-- file_memory_L : string := "mceliece/data_tests/L_qdgoppa_52_28_4_6.dat";
-- file_memory_h : string := "mceliece/data_tests/h_qdgoppa_52_28_4_6.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_qdgoppa_52_28_4_6.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_qdgoppa_52_28_4_6.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_qdgoppa_52_28_4_6.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_qdgoppa_52_28_4_6.dat"
-- GOPPA [2048, 1751, 27, 11] --
-- number_of_units : integer := 16;
-- gf_2_m : integer range 1 to 20 := 11;
-- length_codeword : integer := 2048;
-- size_codeword : integer := 11;
-- length_syndrome : integer := 54;
-- size_syndrome : integer := 6;
-- g_polynomial_degree : integer := 27;
-- size_g_polynomial_degree : integer := 5;
-- polynomial_evaluator_pipeline_size : integer := 28;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_goppa_2048_1751_27_11.dat";
-- file_memory_h : string := "mceliece/data_tests/h_goppa_2048_1751_27_11.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_goppa_2048_1751_27_11.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_goppa_2048_1751_27_11.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_goppa_2048_1751_27_11.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_goppa_2048_1751_27_11.dat"
-- GOPPA [2048, 1498, 50, 11] --
-- number_of_units : integer := 32;
-- gf_2_m : integer range 1 to 20 := 11;
-- length_codeword : integer := 2048;
-- size_codeword : integer := 11;
-- length_syndrome : integer := 100;
-- size_syndrome : integer := 7;
-- g_polynomial_degree : integer := 50;
-- size_g_polynomial_degree : integer := 6;
-- polynomial_evaluator_pipeline_size : integer := 14;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_goppa_2048_1498_50_11.dat";
-- file_memory_h : string := "mceliece/data_tests/h_goppa_2048_1498_50_11.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_goppa_2048_1498_50_11.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_goppa_2048_1498_50_11.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_goppa_2048_1498_50_11.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_goppa_2048_1498_50_11.dat"
-- GOPPA [3307, 2515, 66, 12] --
-- number_of_units : integer := 32;
-- gf_2_m : integer range 1 to 20 := 12;
-- length_codeword : integer := 3307;
-- size_codeword : integer := 12;
-- length_syndrome : integer := 132;
-- size_syndrome : integer := 8;
-- g_polynomial_degree : integer := 66;
-- size_g_polynomial_degree : integer := 7;
-- polynomial_evaluator_pipeline_size : integer := 14;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_goppa_3307_2515_66_12.dat";
-- file_memory_h : string := "mceliece/data_tests/h_goppa_3307_2515_66_12.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_goppa_3307_2515_66_12.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_goppa_3307_2515_66_12.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_goppa_3307_2515_66_12.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_goppa_3307_2515_66_12.dat"
-- QD-GOPPA [2528, 2144, 32, 12] --
number_of_units : integer := 32;
gf_2_m : integer range 1 to 20 := 12;
length_codeword : integer := 2528;
size_codeword : integer := 12;
length_syndrome : integer := 64;
size_syndrome : integer := 7;
g_polynomial_degree : integer := 32;
size_g_polynomial_degree : integer := 6;
polynomial_evaluator_pipeline_size : integer := 33;
size_polynomial_evaluator_pipeline_size : integer := 6;
file_memory_L : string := "mceliece/data_tests/L_qdgoppa_2528_2144_32_12.dat";
file_memory_h : string := "mceliece/data_tests/h_qdgoppa_2528_2144_32_12.dat";
file_memory_codeword : string := "mceliece/data_tests/ciphertext_qdgoppa_2528_2144_32_12.dat";
file_memory_syndrome : string := "mceliece/data_tests/syndrome_qdgoppa_2528_2144_32_12.dat";
file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_qdgoppa_2528_2144_32_12.dat";
dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_qdgoppa_2528_2144_32_12.dat"
-- QD-GOPPA [2816, 2048, 64, 12] --
-- number_of_units : integer := 32;
-- gf_2_m : integer range 1 to 20 := 12;
-- length_codeword : integer := 2816;
-- size_codeword : integer := 12;
-- length_syndrome : integer := 128;
-- size_syndrome : integer := 7;
-- g_polynomial_degree : integer := 64;
-- size_g_polynomial_degree : integer := 7;
-- polynomial_evaluator_pipeline_size : integer := 14;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_qdgoppa_2816_2048_64_12.dat";
-- file_memory_h : string := "mceliece/data_tests/h_qdgoppa_2816_2048_64_12.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_qdgoppa_2816_2048_64_12.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_qdgoppa_2816_2048_64_12.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_qdgoppa_2816_2048_64_12.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_qdgoppa_2816_2048_64_12.dat"
-- QD-GOPPA [3328, 2560, 64, 12] --
-- number_of_units : integer := 16;
-- gf_2_m : integer range 1 to 20 := 12;
-- length_codeword : integer := 3328;
-- size_codeword : integer := 12;
-- length_syndrome : integer := 128;
-- size_syndrome : integer := 7;
-- g_polynomial_degree : integer := 64;
-- size_g_polynomial_degree : integer := 7;
-- polynomial_evaluator_pipeline_size : integer := 14;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_qdgoppa_3328_2560_64_12.dat";
-- file_memory_h : string := "mceliece/data_tests/h_qdgoppa_3328_2560_64_12.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_qdgoppa_3328_2560_64_12.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_qdgoppa_3328_2560_64_12.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_qdgoppa_3328_2560_64_12.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_qdgoppa_3328_2560_64_12.dat"
-- QD-GOPPA [7296, 5632, 128, 13] --
-- number_of_units : integer := 2;
-- gf_2_m : integer range 1 to 20 := 13;
-- length_codeword : integer := 7296;
-- size_codeword : integer := 13;
-- length_syndrome : integer := 256;
-- size_syndrome : integer := 8;
-- g_polynomial_degree : integer := 128;
-- size_g_polynomial_degree : integer := 8;
-- polynomial_evaluator_pipeline_size : integer := 14;
-- size_polynomial_evaluator_pipeline_size : integer := 5;
-- file_memory_L : string := "mceliece/data_tests/L_qdgoppa_7296_5632_128_13.dat";
-- file_memory_h : string := "mceliece/data_tests/h_qdgoppa_7296_5632_128_13.dat";
-- file_memory_codeword : string := "mceliece/data_tests/ciphertext_qdgoppa_7296_5632_128_13.dat";
-- file_memory_syndrome : string := "mceliece/data_tests/syndrome_qdgoppa_7296_5632_128_13.dat";
-- file_memory_g_polynomial : string := "mceliece/data_tests/g_polynomial_qdgoppa_7296_5632_128_13.dat";
-- dump_file_memory_syndrome : string := "mceliece/data_tests/dump_syndrome_qdgoppa_7296_5632_128_13.dat"
);
end tb_syndrome_calculator_n_pipe_v2;
architecture Behavioral of tb_syndrome_calculator_n_pipe_v2 is
component syndrome_calculator_n_pipe_v2
Generic(
gf_2_m : integer range 1 to 20 := 11;
length_codeword : integer := 1792;
size_codeword : integer := 11;
length_syndrome : integer := 128;
size_syndrome : integer := 7;
number_of_units : integer := 1
);
Port(
clk : in STD_LOGIC;
rst : in STD_LOGIC;
value_h : in STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
value_L : in STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
value_syndrome : in STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
value_codeword : in STD_LOGIC_VECTOR(0 downto 0);
syndrome_finalized : out STD_LOGIC;
write_enable_new_syndrome : out STD_LOGIC;
new_value_syndrome : out STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
address_h : out STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
address_L : out STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
address_codeword : out STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
address_syndrome : out STD_LOGIC_VECTOR((size_syndrome - 1) downto 0);
address_new_syndrome : out STD_LOGIC_VECTOR((size_syndrome - 1) downto 0)
);
end component;
component polynomial_evaluator_n
Generic (
number_of_values_x : integer := 2048;
size_number_of_values_x : integer := 11;
polynomial_degree : integer := 27;
number_of_pipelines : integer := 1;
gf_2_m : integer range 1 to 20 := 11;
pipeline_size : integer := 28;
size_polynomial_degree : integer := 5;
size_pipeline_size : integer := 5
);
Port(
value_x : in STD_LOGIC_VECTOR(((gf_2_m)*(number_of_pipelines) - 1) downto 0);
value_acc : in STD_LOGIC_VECTOR(((gf_2_m)*(number_of_pipelines) - 1) downto 0);
value_x_pow : in STD_LOGIC_VECTOR(((gf_2_m)*(number_of_pipelines) - 1) downto 0);
value_polynomial : in STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
clk : in STD_LOGIC;
rst : in STD_LOGIC;
last_evaluations : out STD_LOGIC;
evaluation_finalized : out STD_LOGIC;
address_value_polynomial : out STD_LOGIC_VECTOR((size_polynomial_degree - 1) downto 0);
address_value_x : out STD_LOGIC_VECTOR((size_number_of_values_x - 1) downto 0);
address_value_acc : out STD_LOGIC_VECTOR((size_number_of_values_x - 1) downto 0);
address_value_x_pow : out STD_LOGIC_VECTOR((size_number_of_values_x - 1) downto 0);
address_new_value_acc : out STD_LOGIC_VECTOR((size_number_of_values_x - 1) downto 0);
address_new_value_x_pow : out STD_LOGIC_VECTOR((size_number_of_values_x - 1) downto 0);
write_enable_new_value_acc : out STD_LOGIC;
write_enable_new_value_x_pow : out STD_LOGIC;
new_value_acc : out STD_LOGIC_VECTOR(((gf_2_m)*(number_of_pipelines) - 1) downto 0);
new_value_x_pow : out STD_LOGIC_VECTOR(((gf_2_m)*(number_of_pipelines) - 1) downto 0)
);
end component;
component inv_gf_2_m_pipeline
Generic(gf_2_m : integer range 1 to 20 := 11);
Port(
a : in STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
flag : in STD_LOGIC;
clk : in STD_LOGIC;
oflag : out STD_LOGIC;
o : out STD_LOGIC_VECTOR((gf_2_m - 1) downto 0)
);
end component;
component ram
Generic (
ram_address_size : integer;
ram_word_size : integer;
file_ram_word_size : integer;
load_file_name : string := "ram.dat";
dump_file_name : string := "ram.dat"
);
Port (
data_in : in STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
rw : in STD_LOGIC;
clk : in STD_LOGIC;
rst : in STD_LOGIC;
dump : in STD_LOGIC;
address : in STD_LOGIC_VECTOR ((ram_address_size - 1) downto 0);
rst_value : in STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
data_out : out STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0)
);
end component;
component ram_double
Generic (
ram_address_size : integer;
ram_word_size : integer;
file_ram_word_size : integer;
load_file_name : string := "ram.dat";
dump_file_name : string := "ram.dat"
);
Port (
data_in_a : in STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
data_in_b : in STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
rw_a : in STD_LOGIC;
rw_b : in STD_LOGIC;
clk : in STD_LOGIC;
rst : in STD_LOGIC;
dump : in STD_LOGIC;
address_a : in STD_LOGIC_VECTOR ((ram_address_size - 1) downto 0);
address_b : in STD_LOGIC_VECTOR ((ram_address_size - 1) downto 0);
rst_value : in STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
data_out_a : out STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0);
data_out_b : out STD_LOGIC_VECTOR ((ram_word_size - 1) downto 0)
);
end component;
component counter_rst_nbits
Generic (
size : integer;
increment_value : integer
);
Port (
clk : in STD_LOGIC;
ce : in STD_LOGIC;
rst : in STD_LOGIC;
rst_value : in STD_LOGIC_VECTOR ((size - 1) downto 0);
q : out STD_LOGIC_VECTOR ((size - 1) downto 0)
);
end component;
signal clk : STD_LOGIC := '0';
signal rst : STD_LOGIC;
signal synd_rst : STD_LOGIC;
signal poly_rst : STD_LOGIC;
signal test_value_h : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal value_L : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal value_codeword : STD_LOGIC_VECTOR(0 downto 0);
signal syndrome_finalized : STD_LOGIC;
signal write_enable_new_syndrome : STD_LOGIC;
signal new_value_syndrome : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal address_h : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_L : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_codeword : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_new_syndrome : STD_LOGIC_VECTOR((size_syndrome - 1) downto 0);
signal value_x_pow : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal value_polynomial : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal last_evaluations : STD_LOGIC;
signal evaluation_finalized : STD_LOGIC;
signal address_value_polynomial : STD_LOGIC_VECTOR((size_g_polynomial_degree - 1) downto 0);
signal address_value_x : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_value_acc : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_value_x_pow : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_new_value_acc : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_new_value_x_pow : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal write_enable_new_value_acc : STD_LOGIC;
signal write_enable_new_value_x_pow : STD_LOGIC;
signal new_value_acc : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal new_value_x_pow : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal mem_h_data_in_b : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal mem_h_rw_b : STD_LOGIC;
signal mem_h_address_a : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal mem_h_address_b : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal mem_L_address : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal true_h_address : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal true_mem_h_address : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal true_value_h : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal write_enable_new_value_acc_inverted : STD_LOGIC;
signal new_value_acc_inverted : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal address_new_value_acc_inverted : STD_LOGIC_VECTOR((size_codeword - 1) downto 0);
signal address_syndrome : STD_LOGIC_VECTOR((size_syndrome - 1) downto 0);
signal test_address_syndrome : STD_LOGIC_VECTOR((size_syndrome - 1) downto 0);
signal true_address_syndrome : STD_LOGIC_VECTOR((size_syndrome - 1) downto 0);
signal test_value_syndrome : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal true_value_syndrome : STD_LOGIC_VECTOR((gf_2_m - 1) downto 0);
signal error_syndrome : STD_LOGIC;
signal error_h : STD_LOGIC;
signal test_syndrome_dump : STD_LOGIC;
signal test_bench_finish : STD_LOGIC := '0';
signal cycle_count : integer range 0 to 2000000000 := 0;
for x_pow : ram_double use entity work.ram_double(simple);
for g_polynomial : ram use entity work.ram(file_load);
for mem_L : ram use entity work.ram(file_load);
for test_mem_h : ram_double use entity work.ram_double(file_load);
--for test_mem_h : ram_double use entity work.ram_double(simple);
for true_mem_h : ram use entity work.ram(file_load);
for mem_codeword : ram use entity work.ram(file_load);
for test_syndrome : ram_double use entity work.ram_double(simple);
for true_syndrome : ram use entity work.ram(file_load);
begin
poly : polynomial_evaluator_n
Generic Map(
number_of_values_x => length_codeword,
size_number_of_values_x => size_codeword,
polynomial_degree => g_polynomial_degree,
number_of_pipelines => 1,
gf_2_m => gf_2_m,
pipeline_size => polynomial_evaluator_pipeline_size,
size_polynomial_degree => size_g_polynomial_degree,
size_pipeline_size => size_polynomial_evaluator_pipeline_size
)
Port Map(
value_x => value_L,
value_acc => test_value_h,
value_x_pow => value_x_pow,
value_polynomial => value_polynomial,
clk => clk,
rst => poly_rst,
last_evaluations => last_evaluations,
evaluation_finalized => evaluation_finalized,
address_value_polynomial => address_value_polynomial,
address_value_x => address_value_x,
address_value_acc => address_value_acc,
address_value_x_pow => address_value_x_pow,
address_new_value_acc => address_new_value_acc,
address_new_value_x_pow => address_new_value_x_pow,
write_enable_new_value_acc => write_enable_new_value_acc,
write_enable_new_value_x_pow => write_enable_new_value_x_pow,
new_value_acc => new_value_acc,
new_value_x_pow => new_value_x_pow
);
inverter : inv_gf_2_m_pipeline
Generic Map(
gf_2_m => gf_2_m
)
Port Map(
a => new_value_acc,
flag => write_enable_new_value_acc,
clk => clk,
oflag => write_enable_new_value_acc_inverted,
o => new_value_acc_inverted
);
ctr_inverter : counter_rst_nbits
Generic Map(
size => size_codeword,
increment_value => 1
)
Port Map(
clk => clk,
ce => write_enable_new_value_acc_inverted,
rst => rst,
rst_value => (others => '0'),
q => address_new_value_acc_inverted
);
test : syndrome_calculator_n_pipe_v2
Generic Map(
gf_2_m => gf_2_m,
length_codeword => length_codeword,
size_codeword => size_codeword,
length_syndrome => length_syndrome,
size_syndrome => size_syndrome,
number_of_units => number_of_units
)
Port Map(
clk => clk,
rst => synd_rst,
value_h => true_value_h,
value_L => value_L,
value_syndrome => test_value_syndrome,
value_codeword => value_codeword,
syndrome_finalized => syndrome_finalized,
write_enable_new_syndrome => write_enable_new_syndrome,
new_value_syndrome => new_value_syndrome,
address_h => address_h,
address_L => address_L,
address_codeword => address_codeword,
address_syndrome => test_address_syndrome,
address_new_syndrome => address_new_syndrome
);
mem_L : ram
Generic Map(
ram_address_size => size_codeword,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => file_memory_L,
dump_file_name => ""
)
Port Map(
data_in => (others => '0'),
rw => '0',
clk => clk,
rst => rst,
dump => '0',
address => mem_L_address,
rst_value => (others => '0'),
data_out => value_L
);
x_pow : ram_double
Generic Map(
ram_address_size => size_codeword,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => "",
dump_file_name => ""
)
Port Map(
data_in_a => (others => '0'),
data_in_b => new_value_x_pow,
rw_a => '0',
rw_b => write_enable_new_value_x_pow,
clk => clk,
rst => rst,
dump => '0',
address_a => address_value_x_pow,
address_b => address_new_value_x_pow,
rst_value => (others => '0'),
data_out_a => value_x_pow,
data_out_b => open
);
g_polynomial : ram
Generic Map (
ram_address_size => size_g_polynomial_degree,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => file_memory_g_polynomial,
dump_file_name => ""
)
Port Map (
data_in => (others => '0'),
rw => '0',
clk => clk,
rst => rst,
dump => '0',
address => address_value_polynomial,
rst_value => (others => '0'),
data_out => value_polynomial
);
test_mem_h : ram_double
Generic Map(
ram_address_size => size_codeword,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => file_memory_h,
dump_file_name => ""
)
Port Map(
data_in_a => (others => '0'),
data_in_b => mem_h_data_in_b,
rw_a => '0',
rw_b => mem_h_rw_b,
clk => clk,
rst => rst,
dump => '0',
address_a => mem_h_address_a,
address_b => mem_h_address_b,
rst_value => (others => '0'),
data_out_a => test_value_h,
data_out_b => open
);
true_mem_h : ram
Generic Map(
ram_address_size => size_codeword,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => file_memory_h,
dump_file_name => ""
)
Port Map(
data_in => (others => '0'),
rw => '0',
clk => clk,
rst => rst,
dump => '0',
address => true_mem_h_address,
rst_value => (others => '0'),
data_out => true_value_h
);
mem_codeword : ram
Generic Map(
ram_address_size => size_codeword,
ram_word_size => 1,
file_ram_word_size => 1,
load_file_name => file_memory_codeword,
dump_file_name => ""
)
Port Map(
data_in => (others => '0'),
rw => '0',
clk => clk,
rst => rst,
dump => '0',
address => address_codeword,
rst_value => (others => '0'),
data_out => value_codeword
);
test_syndrome : ram_double
Generic Map(
ram_address_size => size_syndrome,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => "",
dump_file_name => dump_file_memory_syndrome
)
Port Map(
data_in_a => (others => '0'),
data_in_b => new_value_syndrome,
rw_a => '0',
rw_b => write_enable_new_syndrome,
clk => clk,
rst => rst,
dump => test_syndrome_dump,
address_a => address_syndrome,
address_b => address_new_syndrome,
rst_value => (others => '0'),
data_out_a => test_value_syndrome,
data_out_b => open
);
true_syndrome : ram
Generic Map(
ram_address_size => size_syndrome,
ram_word_size => gf_2_m,
file_ram_word_size => gf_2_m,
load_file_name => file_memory_syndrome,
dump_file_name => ""
)
Port Map(
data_in => (others => '0'),
rw => '0',
clk => clk,
rst => rst,
dump => '0',
address => true_address_syndrome,
rst_value => (others => '0'),
data_out => true_value_syndrome
);
address_syndrome <= true_address_syndrome when syndrome_finalized = '1' else test_address_syndrome;
mem_h_data_in_b <= new_value_acc_inverted when last_evaluations = '1' else new_value_acc;
mem_h_rw_b <= write_enable_new_value_acc_inverted when last_evaluations = '1' else write_enable_new_value_acc;
--mem_h_address_a <= true_mem_h_address when syndrome_finalized = '1' else
-- address_value_acc;
mem_h_address_a <= true_mem_h_address;
mem_h_address_b <= address_new_value_acc_inverted when last_evaluations = '1' else address_new_value_acc;
true_mem_h_address <= true_h_address when syndrome_finalized = '1' else
address_h;
--mem_L_address <= address_L when evaluation_finalized = '1' else address_value_x;
mem_L_address <= address_L;
--synd_rst <= not (evaluation_finalized and (not write_enable_new_value_acc_inverted));
synd_rst <= rst;
--poly_rst <= rst;
poly_rst <= '1';
clock : process
begin
while ( test_bench_finish /= '1') loop
clk <= not clk;
wait for PERIOD/2;
cycle_count <= cycle_count+1;
end loop;
wait;
end process;
--clk <= not clk after PERIOD/2;
process
variable i : integer;
begin
true_address_syndrome <= (others => '0');
true_h_address <= (others => '0');
rst <= '1';
error_syndrome <= '0';
error_h <= '0';
test_syndrome_dump <= '0';
wait for PERIOD*2;
rst <= '0';
wait until syndrome_finalized = '1';
report "Circuit finish = " & integer'image((cycle_count - 2)/2) & " cycles";
wait for PERIOD;
i := 0;
while (i < (length_codeword)) loop
true_h_address <= std_logic_vector(to_unsigned(i, true_h_address'Length));
wait for PERIOD*2;
if (true_value_h = test_value_h) then
error_h <= '0';
else
error_h <= '1';
report "Computed values do not match expected ones";
end if;
wait for PERIOD;
error_h <= '0';
wait for PERIOD;
i := i + 1;
end loop;
wait for PERIOD;
i := 0;
while (i < (length_syndrome)) loop
true_address_syndrome <= std_logic_vector(to_unsigned(i, true_address_syndrome'Length));
wait for PERIOD*2;
if (true_value_syndrome = test_value_syndrome) then
error_syndrome <= '0';
else
error_syndrome <= '1';
report "Computed values do not match expected ones";
end if;
wait for PERIOD;
error_syndrome <= '0';
wait for PERIOD;
i := i + 1;
end loop;
wait for PERIOD;
test_syndrome_dump <= '1';
wait for PERIOD;
test_syndrome_dump <= '0';
test_bench_finish <= '1';
wait;
end process;
end Behavioral; |
--Copyright (C) 2016 Siavoosh Payandeh Azad
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity FIFO_credit_based is
generic (
DATA_WIDTH: integer := 32
);
port ( reset: in std_logic;
clk: in std_logic;
RX: in std_logic_vector(DATA_WIDTH-1 downto 0);
valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
credit_out: out std_logic;
empty_out: out std_logic;
Data_out: out std_logic_vector(DATA_WIDTH-1 downto 0);
fault_info, health_info: out std_logic;
-- Checker outputs
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end FIFO_credit_based;
architecture behavior of FIFO_credit_based is
component FIFO_credit_based_control_part_checkers is
port ( valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
read_pointer: in std_logic_vector(3 downto 0);
read_pointer_in: in std_logic_vector(3 downto 0);
write_pointer: in std_logic_vector(3 downto 0);
write_pointer_in: in std_logic_vector(3 downto 0);
credit_out: in std_logic;
empty_out: in std_logic;
full_out: in std_logic;
read_en_out: in std_logic;
write_en_out: in std_logic;
fake_credit: in std_logic;
fake_credit_counter: in std_logic_vector(1 downto 0);
fake_credit_counter_in: in std_logic_vector(1 downto 0);
state_out: in std_logic_vector(4 downto 0);
state_in: in std_logic_vector(4 downto 0);
fault_info: in std_logic;
fault_info_out: in std_logic;
fault_info_in: in std_logic;
health_info: in std_logic;
faulty_packet_out: in std_logic;
faulty_packet_in: in std_logic;
flit_type: in std_logic_vector(2 downto 0);
fault_out: in std_logic;
write_fake_flit: in std_logic;
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end component;
signal read_pointer, read_pointer_in, write_pointer, write_pointer_in: std_logic_vector(3 downto 0);
signal full, empty: std_logic;
signal read_en, write_en: std_logic;
signal FIFO_MEM_1, FIFO_MEM_1_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_2, FIFO_MEM_2_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_3, FIFO_MEM_3_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_4, FIFO_MEM_4_in : std_logic_vector(DATA_WIDTH-1 downto 0);
constant fake_tail : std_logic_vector := "10000000000000000000000000000001";
-- Packet Dropping FSM states encoded as one-hot (because of checkers for one-bit error detection)
CONSTANT Idle: std_logic_vector (4 downto 0) := "00001";
CONSTANT Header_flit: std_logic_vector (4 downto 0) := "00010";
CONSTANT Body_flit: std_logic_vector (4 downto 0) := "00100";
CONSTANT Tail_flit: std_logic_vector (4 downto 0) := "01000";
CONSTANT Packet_drop: std_logic_vector (4 downto 0) := "10000";
--alias flit_type : std_logic_vector(2 downto 0) is RX(DATA_WIDTH-1 downto DATA_WIDTH-3);
signal fault_info_in, fault_info_out: std_logic;
signal faulty_packet_in, faulty_packet_out: std_logic;
signal xor_all, fault_out: std_logic;
--type state_type is (Idle, Header_flit, Body_flit, Tail_flit, Packet_drop);
--signal state_out, state_in : state_type;
signal state_out, state_in : std_logic_vector(4 downto 0); -- : state_type;
signal fake_credit, credit_in, write_fake_flit: std_logic;
signal fake_credit_counter, fake_credit_counter_in: std_logic_vector(1 downto 0);
-- Signal(s) needed for FIFO control part checkers
signal fault_info_sig, health_info_sig : std_logic;
begin
--------------------------------------------------------------------------------------------
-- block diagram of the FIFO!
--------------------------------------------------------------------------------------------
-- circular buffer structure
-- <--- WriteP
-- ---------------------------------
-- | 3 | 2 | 1 | 0 |
-- ---------------------------------
-- <--- readP
--------------------------------------------------------------------------------------------
-- Packet drop state machine
-- +---+ No +---+ No
-- | | Flit | | Flit
-- | v | v
-- healthy +--------+ +--------+
-- +---header-->| | | |-------------------+
-- | +->| Header |---Healthy body-->| Body |------------+ |
-- | | +--------+ +--------+ | |
-- | | | ^ | Healthy | ^ Healthy |
-- | | | | | body | | Tail |
-- | | | | | +---+ | |
-- | | | | | v |
-- +--------+ | | | | +--------+ |
-- No +-->| | | | | +-----------------Healthy Tail------>| | |
-- Flit| | IDLE | | | | | Tail |--)--+
-- +---| | | | +-----------Healthy Header--------------| | | |
-- +--------+ | | +--------+ | |
-- ^ | ^ | Faulty No Faulty | |
-- | | | | Flit Flit Flit | |
-- | | | | +------------+ +---+ +---+ | |
-- | | | + --Healthy------+ | | | | | | |
-- | | | header | v | v | v | |
-- | | | +------------------+ | |
-- | | +----Healthy Tail-----| Packet | | |
-- | +-------Faulty Flit----->| Drop |<-----------------------+ |
-- | +------------------+ |
-- +-------------------------------------------------No Flit------------------+
--
------------------------------------------------------------------------------------------------
-- FIFO control part with packet drop and fault classifier support checkers instantiation
FIFO_control_part_checkers: FIFO_credit_based_control_part_checkers
port map (
valid_in => valid_in,
read_en_N => read_en_N,
read_en_E => read_en_E,
read_en_W => read_en_W,
read_en_S => read_en_S,
read_en_L => read_en_L,
read_pointer => read_pointer,
read_pointer_in => read_pointer_in,
write_pointer => write_pointer,
write_pointer_in => write_pointer_in,
credit_out => credit_in, -- correct ?
empty_out => empty,
full_out => full,
read_en_out => read_en,
write_en_out => write_en,
fake_credit => fake_credit,
fake_credit_counter => fake_credit_counter,
fake_credit_counter_in => fake_credit_counter_in,
state_out => state_out,
state_in => state_in,
fault_info => fault_info_sig, -- connected to signal
fault_info_out => fault_info_out,
fault_info_in => fault_info_in,
health_info => health_info_sig, -- connected to signal
faulty_packet_out => faulty_packet_out,
faulty_packet_in => faulty_packet_in,
flit_type => RX(DATA_WIDTH-1 downto DATA_WIDTH-3),
fault_out => fault_out,
write_fake_flit => write_fake_flit,
-- Functional checkers
err_empty_full => err_empty_full,
err_empty_read_en => err_empty_read_en,
err_full_write_en => err_full_write_en,
err_state_in_onehot => err_state_in_onehot,
err_read_pointer_in_onehot => err_read_pointer_in_onehot,
err_write_pointer_in_onehot => err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer => err_write_en_write_pointer,
err_not_write_en_write_pointer => err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty => err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty => err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full => err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full => err_read_pointer_write_pointer_full,
err_read_pointer_increment => err_read_pointer_increment,
err_read_pointer_not_increment => err_read_pointer_not_increment,
err_write_en => err_write_en,
err_not_write_en => err_not_write_en,
err_not_write_en1 => err_not_write_en1,
err_not_write_en2 => err_not_write_en2,
err_read_en_mismatch => err_read_en_mismatch,
err_read_en_mismatch1 => err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment => err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change => err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change => err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change => err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out => err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit => err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change => err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit => err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in => err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal => err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit => err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop => err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in => err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in => err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info => err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit => err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit => err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in => err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in => err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit => err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit => err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit => err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info => err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit => err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in => err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info => err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info => err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info => err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit => err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit => err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit => err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit => err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in => err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle => err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change => err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in => err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit => err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit => err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in => err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit => err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit => err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal => err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal => err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in
);
fault_info <= fault_info_sig; -- Not sure yet ?!
health_info <= health_info_sig;
-- Sequential part
process (clk, reset)begin
if reset = '0' then
read_pointer <= "0001";
write_pointer <= "0001";
FIFO_MEM_1 <= (others=>'0');
FIFO_MEM_2 <= (others=>'0');
FIFO_MEM_3 <= (others=>'0');
FIFO_MEM_4 <= (others=>'0');
fake_credit_counter <= (others=>'0');
faulty_packet_out <= '0';
credit_out <= '0';
state_out <= Idle;
fault_info_out <= '0';
elsif clk'event and clk = '1' then
write_pointer <= write_pointer_in;
read_pointer <= read_pointer_in;
state_out <= state_in;
faulty_packet_out <= faulty_packet_in;
credit_out <= credit_in;
fake_credit_counter <= fake_credit_counter_in;
if write_en = '1' then
--write into the memory
FIFO_MEM_1 <= FIFO_MEM_1_in;
FIFO_MEM_2 <= FIFO_MEM_2_in;
FIFO_MEM_3 <= FIFO_MEM_3_in;
FIFO_MEM_4 <= FIFO_MEM_4_in;
end if;
fault_info_out <= fault_info_in;
end if;
end process;
-- anything below here is pure combinational
-- combinatorial part
fault_info_sig <= fault_info_out;
process(fake_credit, read_en, fake_credit_counter) begin
fake_credit_counter_in <= fake_credit_counter;
credit_in <= '0';
if fake_credit = '1' and read_en = '1' then
fake_credit_counter_in <= fake_credit_counter + 1 ;
end if;
if fake_credit = '1' or read_en ='1' then
credit_in <= '1';
end if;
if fake_credit = '0' and read_en = '0' and fake_credit_counter > 0 then
fake_credit_counter_in <= fake_credit_counter - 1 ;
credit_in <= '1';
end if;
end process;
process(valid_in, RX) begin
if valid_in = '1' then
xor_all <= XOR_REDUCE(RX(DATA_WIDTH-1 downto 1));
else
xor_all <= '0';
end if;
end process;
process(valid_in, RX, xor_all)begin
fault_out <= '0';
if valid_in = '1' and xor_all /= RX(0) then
fault_out <= '1';
end if;
end process;
process(RX, faulty_packet_out, fault_out, write_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4, state_out, valid_in) begin
-- this is the default value of the memory!
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
--some defaults
fault_info_in <= '0';
health_info_sig <= '0';
fake_credit <= '0';
state_in <= state_out;
faulty_packet_in <= faulty_packet_out;
write_fake_flit <= '0';
case(state_out) is
when Idle =>
if fault_out = '0' then
if valid_in = '1' then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
when Header_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= Body_flit;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Body_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= state_out;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
health_info_sig <= '1';
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Tail_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else -- fault_out = '1'
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= Idle;
end if;
when Packet_drop =>
if faulty_packet_out = '1' then
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" and fault_out = '0' then
faulty_packet_in <= '0';
state_in <= Header_flit;
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
elsif valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" and fault_out = '0' then
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
faulty_packet_in <= '0';
state_in <= Idle;
fake_credit <= '1';
else -- fault_out might have been '1'
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
fault_info_in <= '1';
end if;
if valid_in = '1' then
fake_credit <= '1';
end if;
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= state_out;
end if;
else
-- we should not be here!
state_in <= state_out;
end if;
when others => state_in <= state_out;
end case;
end process;
process(read_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4)begin
case( read_pointer ) is
when "0001" => Data_out <= FIFO_MEM_1;
when "0010" => Data_out <= FIFO_MEM_2;
when "0100" => Data_out <= FIFO_MEM_3;
when "1000" => Data_out <= FIFO_MEM_4;
when others => Data_out <= FIFO_MEM_1;
end case ;
end process;
read_en <= (read_en_N or read_en_E or read_en_W or read_en_S or read_en_L) and not empty;
empty_out <= empty;
process(write_en, write_pointer)begin
if write_en = '1' then
write_pointer_in <= write_pointer(2 downto 0)&write_pointer(3);
else
write_pointer_in <= write_pointer;
end if;
end process;
process(read_en, empty, read_pointer)begin
if (read_en = '1' and empty = '0') then
read_pointer_in <= read_pointer(2 downto 0)&read_pointer(3);
else
read_pointer_in <= read_pointer;
end if;
end process;
process(full, valid_in, write_fake_flit, faulty_packet_out, fault_out) begin
if valid_in = '1' and ((faulty_packet_out = '0' and fault_out = '0') or write_fake_flit = '1') and full ='0' then
write_en <= '1';
else
write_en <= '0';
end if;
end process;
process(write_pointer, read_pointer) begin
if read_pointer = write_pointer then
empty <= '1';
else
empty <= '0';
end if;
-- if write_pointer = read_pointer>>1 then
if write_pointer = read_pointer(0)&read_pointer(3 downto 1) then
full <= '1';
else
full <= '0';
end if;
end process;
end;
|
--Copyright (C) 2016 Siavoosh Payandeh Azad
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity FIFO_credit_based is
generic (
DATA_WIDTH: integer := 32
);
port ( reset: in std_logic;
clk: in std_logic;
RX: in std_logic_vector(DATA_WIDTH-1 downto 0);
valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
credit_out: out std_logic;
empty_out: out std_logic;
Data_out: out std_logic_vector(DATA_WIDTH-1 downto 0);
fault_info, health_info: out std_logic;
-- Checker outputs
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end FIFO_credit_based;
architecture behavior of FIFO_credit_based is
component FIFO_credit_based_control_part_checkers is
port ( valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
read_pointer: in std_logic_vector(3 downto 0);
read_pointer_in: in std_logic_vector(3 downto 0);
write_pointer: in std_logic_vector(3 downto 0);
write_pointer_in: in std_logic_vector(3 downto 0);
credit_out: in std_logic;
empty_out: in std_logic;
full_out: in std_logic;
read_en_out: in std_logic;
write_en_out: in std_logic;
fake_credit: in std_logic;
fake_credit_counter: in std_logic_vector(1 downto 0);
fake_credit_counter_in: in std_logic_vector(1 downto 0);
state_out: in std_logic_vector(4 downto 0);
state_in: in std_logic_vector(4 downto 0);
fault_info: in std_logic;
fault_info_out: in std_logic;
fault_info_in: in std_logic;
health_info: in std_logic;
faulty_packet_out: in std_logic;
faulty_packet_in: in std_logic;
flit_type: in std_logic_vector(2 downto 0);
fault_out: in std_logic;
write_fake_flit: in std_logic;
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end component;
signal read_pointer, read_pointer_in, write_pointer, write_pointer_in: std_logic_vector(3 downto 0);
signal full, empty: std_logic;
signal read_en, write_en: std_logic;
signal FIFO_MEM_1, FIFO_MEM_1_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_2, FIFO_MEM_2_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_3, FIFO_MEM_3_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_4, FIFO_MEM_4_in : std_logic_vector(DATA_WIDTH-1 downto 0);
constant fake_tail : std_logic_vector := "10000000000000000000000000000001";
-- Packet Dropping FSM states encoded as one-hot (because of checkers for one-bit error detection)
CONSTANT Idle: std_logic_vector (4 downto 0) := "00001";
CONSTANT Header_flit: std_logic_vector (4 downto 0) := "00010";
CONSTANT Body_flit: std_logic_vector (4 downto 0) := "00100";
CONSTANT Tail_flit: std_logic_vector (4 downto 0) := "01000";
CONSTANT Packet_drop: std_logic_vector (4 downto 0) := "10000";
--alias flit_type : std_logic_vector(2 downto 0) is RX(DATA_WIDTH-1 downto DATA_WIDTH-3);
signal fault_info_in, fault_info_out: std_logic;
signal faulty_packet_in, faulty_packet_out: std_logic;
signal xor_all, fault_out: std_logic;
--type state_type is (Idle, Header_flit, Body_flit, Tail_flit, Packet_drop);
--signal state_out, state_in : state_type;
signal state_out, state_in : std_logic_vector(4 downto 0); -- : state_type;
signal fake_credit, credit_in, write_fake_flit: std_logic;
signal fake_credit_counter, fake_credit_counter_in: std_logic_vector(1 downto 0);
-- Signal(s) needed for FIFO control part checkers
signal fault_info_sig, health_info_sig : std_logic;
begin
--------------------------------------------------------------------------------------------
-- block diagram of the FIFO!
--------------------------------------------------------------------------------------------
-- circular buffer structure
-- <--- WriteP
-- ---------------------------------
-- | 3 | 2 | 1 | 0 |
-- ---------------------------------
-- <--- readP
--------------------------------------------------------------------------------------------
-- Packet drop state machine
-- +---+ No +---+ No
-- | | Flit | | Flit
-- | v | v
-- healthy +--------+ +--------+
-- +---header-->| | | |-------------------+
-- | +->| Header |---Healthy body-->| Body |------------+ |
-- | | +--------+ +--------+ | |
-- | | | ^ | Healthy | ^ Healthy |
-- | | | | | body | | Tail |
-- | | | | | +---+ | |
-- | | | | | v |
-- +--------+ | | | | +--------+ |
-- No +-->| | | | | +-----------------Healthy Tail------>| | |
-- Flit| | IDLE | | | | | Tail |--)--+
-- +---| | | | +-----------Healthy Header--------------| | | |
-- +--------+ | | +--------+ | |
-- ^ | ^ | Faulty No Faulty | |
-- | | | | Flit Flit Flit | |
-- | | | | +------------+ +---+ +---+ | |
-- | | | + --Healthy------+ | | | | | | |
-- | | | header | v | v | v | |
-- | | | +------------------+ | |
-- | | +----Healthy Tail-----| Packet | | |
-- | +-------Faulty Flit----->| Drop |<-----------------------+ |
-- | +------------------+ |
-- +-------------------------------------------------No Flit------------------+
--
------------------------------------------------------------------------------------------------
-- FIFO control part with packet drop and fault classifier support checkers instantiation
FIFO_control_part_checkers: FIFO_credit_based_control_part_checkers
port map (
valid_in => valid_in,
read_en_N => read_en_N,
read_en_E => read_en_E,
read_en_W => read_en_W,
read_en_S => read_en_S,
read_en_L => read_en_L,
read_pointer => read_pointer,
read_pointer_in => read_pointer_in,
write_pointer => write_pointer,
write_pointer_in => write_pointer_in,
credit_out => credit_in, -- correct ?
empty_out => empty,
full_out => full,
read_en_out => read_en,
write_en_out => write_en,
fake_credit => fake_credit,
fake_credit_counter => fake_credit_counter,
fake_credit_counter_in => fake_credit_counter_in,
state_out => state_out,
state_in => state_in,
fault_info => fault_info_sig, -- connected to signal
fault_info_out => fault_info_out,
fault_info_in => fault_info_in,
health_info => health_info_sig, -- connected to signal
faulty_packet_out => faulty_packet_out,
faulty_packet_in => faulty_packet_in,
flit_type => RX(DATA_WIDTH-1 downto DATA_WIDTH-3),
fault_out => fault_out,
write_fake_flit => write_fake_flit,
-- Functional checkers
err_empty_full => err_empty_full,
err_empty_read_en => err_empty_read_en,
err_full_write_en => err_full_write_en,
err_state_in_onehot => err_state_in_onehot,
err_read_pointer_in_onehot => err_read_pointer_in_onehot,
err_write_pointer_in_onehot => err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer => err_write_en_write_pointer,
err_not_write_en_write_pointer => err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty => err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty => err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full => err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full => err_read_pointer_write_pointer_full,
err_read_pointer_increment => err_read_pointer_increment,
err_read_pointer_not_increment => err_read_pointer_not_increment,
err_write_en => err_write_en,
err_not_write_en => err_not_write_en,
err_not_write_en1 => err_not_write_en1,
err_not_write_en2 => err_not_write_en2,
err_read_en_mismatch => err_read_en_mismatch,
err_read_en_mismatch1 => err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment => err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change => err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change => err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change => err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out => err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit => err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change => err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit => err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in => err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal => err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit => err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop => err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in => err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in => err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info => err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit => err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit => err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in => err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in => err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit => err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit => err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit => err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info => err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit => err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in => err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info => err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info => err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info => err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit => err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit => err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit => err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit => err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in => err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle => err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change => err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in => err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit => err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit => err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in => err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit => err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit => err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal => err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal => err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in
);
fault_info <= fault_info_sig; -- Not sure yet ?!
health_info <= health_info_sig;
-- Sequential part
process (clk, reset)begin
if reset = '0' then
read_pointer <= "0001";
write_pointer <= "0001";
FIFO_MEM_1 <= (others=>'0');
FIFO_MEM_2 <= (others=>'0');
FIFO_MEM_3 <= (others=>'0');
FIFO_MEM_4 <= (others=>'0');
fake_credit_counter <= (others=>'0');
faulty_packet_out <= '0';
credit_out <= '0';
state_out <= Idle;
fault_info_out <= '0';
elsif clk'event and clk = '1' then
write_pointer <= write_pointer_in;
read_pointer <= read_pointer_in;
state_out <= state_in;
faulty_packet_out <= faulty_packet_in;
credit_out <= credit_in;
fake_credit_counter <= fake_credit_counter_in;
if write_en = '1' then
--write into the memory
FIFO_MEM_1 <= FIFO_MEM_1_in;
FIFO_MEM_2 <= FIFO_MEM_2_in;
FIFO_MEM_3 <= FIFO_MEM_3_in;
FIFO_MEM_4 <= FIFO_MEM_4_in;
end if;
fault_info_out <= fault_info_in;
end if;
end process;
-- anything below here is pure combinational
-- combinatorial part
fault_info_sig <= fault_info_out;
process(fake_credit, read_en, fake_credit_counter) begin
fake_credit_counter_in <= fake_credit_counter;
credit_in <= '0';
if fake_credit = '1' and read_en = '1' then
fake_credit_counter_in <= fake_credit_counter + 1 ;
end if;
if fake_credit = '1' or read_en ='1' then
credit_in <= '1';
end if;
if fake_credit = '0' and read_en = '0' and fake_credit_counter > 0 then
fake_credit_counter_in <= fake_credit_counter - 1 ;
credit_in <= '1';
end if;
end process;
process(valid_in, RX) begin
if valid_in = '1' then
xor_all <= XOR_REDUCE(RX(DATA_WIDTH-1 downto 1));
else
xor_all <= '0';
end if;
end process;
process(valid_in, RX, xor_all)begin
fault_out <= '0';
if valid_in = '1' and xor_all /= RX(0) then
fault_out <= '1';
end if;
end process;
process(RX, faulty_packet_out, fault_out, write_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4, state_out, valid_in) begin
-- this is the default value of the memory!
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
--some defaults
fault_info_in <= '0';
health_info_sig <= '0';
fake_credit <= '0';
state_in <= state_out;
faulty_packet_in <= faulty_packet_out;
write_fake_flit <= '0';
case(state_out) is
when Idle =>
if fault_out = '0' then
if valid_in = '1' then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
when Header_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= Body_flit;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Body_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= state_out;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
health_info_sig <= '1';
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Tail_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else -- fault_out = '1'
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= Idle;
end if;
when Packet_drop =>
if faulty_packet_out = '1' then
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" and fault_out = '0' then
faulty_packet_in <= '0';
state_in <= Header_flit;
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
elsif valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" and fault_out = '0' then
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
faulty_packet_in <= '0';
state_in <= Idle;
fake_credit <= '1';
else -- fault_out might have been '1'
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
fault_info_in <= '1';
end if;
if valid_in = '1' then
fake_credit <= '1';
end if;
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= state_out;
end if;
else
-- we should not be here!
state_in <= state_out;
end if;
when others => state_in <= state_out;
end case;
end process;
process(read_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4)begin
case( read_pointer ) is
when "0001" => Data_out <= FIFO_MEM_1;
when "0010" => Data_out <= FIFO_MEM_2;
when "0100" => Data_out <= FIFO_MEM_3;
when "1000" => Data_out <= FIFO_MEM_4;
when others => Data_out <= FIFO_MEM_1;
end case ;
end process;
read_en <= (read_en_N or read_en_E or read_en_W or read_en_S or read_en_L) and not empty;
empty_out <= empty;
process(write_en, write_pointer)begin
if write_en = '1' then
write_pointer_in <= write_pointer(2 downto 0)&write_pointer(3);
else
write_pointer_in <= write_pointer;
end if;
end process;
process(read_en, empty, read_pointer)begin
if (read_en = '1' and empty = '0') then
read_pointer_in <= read_pointer(2 downto 0)&read_pointer(3);
else
read_pointer_in <= read_pointer;
end if;
end process;
process(full, valid_in, write_fake_flit, faulty_packet_out, fault_out) begin
if valid_in = '1' and ((faulty_packet_out = '0' and fault_out = '0') or write_fake_flit = '1') and full ='0' then
write_en <= '1';
else
write_en <= '0';
end if;
end process;
process(write_pointer, read_pointer) begin
if read_pointer = write_pointer then
empty <= '1';
else
empty <= '0';
end if;
-- if write_pointer = read_pointer>>1 then
if write_pointer = read_pointer(0)&read_pointer(3 downto 1) then
full <= '1';
else
full <= '0';
end if;
end process;
end;
|
--Copyright (C) 2016 Siavoosh Payandeh Azad
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity FIFO_credit_based is
generic (
DATA_WIDTH: integer := 32
);
port ( reset: in std_logic;
clk: in std_logic;
RX: in std_logic_vector(DATA_WIDTH-1 downto 0);
valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
credit_out: out std_logic;
empty_out: out std_logic;
Data_out: out std_logic_vector(DATA_WIDTH-1 downto 0);
fault_info, health_info: out std_logic;
-- Checker outputs
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end FIFO_credit_based;
architecture behavior of FIFO_credit_based is
component FIFO_credit_based_control_part_checkers is
port ( valid_in: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
read_pointer: in std_logic_vector(3 downto 0);
read_pointer_in: in std_logic_vector(3 downto 0);
write_pointer: in std_logic_vector(3 downto 0);
write_pointer_in: in std_logic_vector(3 downto 0);
credit_out: in std_logic;
empty_out: in std_logic;
full_out: in std_logic;
read_en_out: in std_logic;
write_en_out: in std_logic;
fake_credit: in std_logic;
fake_credit_counter: in std_logic_vector(1 downto 0);
fake_credit_counter_in: in std_logic_vector(1 downto 0);
state_out: in std_logic_vector(4 downto 0);
state_in: in std_logic_vector(4 downto 0);
fault_info: in std_logic;
fault_info_out: in std_logic;
fault_info_in: in std_logic;
health_info: in std_logic;
faulty_packet_out: in std_logic;
faulty_packet_in: in std_logic;
flit_type: in std_logic_vector(2 downto 0);
fault_out: in std_logic;
write_fake_flit: in std_logic;
-- Functional checkers
err_empty_full,
err_empty_read_en,
err_full_write_en,
err_state_in_onehot,
err_read_pointer_in_onehot,
err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer,
err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full,
err_read_pointer_increment,
err_read_pointer_not_increment,
err_write_en,
err_not_write_en,
err_not_write_en1,
err_not_write_en2,
err_read_en_mismatch,
err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in : out std_logic
);
end component;
signal read_pointer, read_pointer_in, write_pointer, write_pointer_in: std_logic_vector(3 downto 0);
signal full, empty: std_logic;
signal read_en, write_en: std_logic;
signal FIFO_MEM_1, FIFO_MEM_1_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_2, FIFO_MEM_2_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_3, FIFO_MEM_3_in : std_logic_vector(DATA_WIDTH-1 downto 0);
signal FIFO_MEM_4, FIFO_MEM_4_in : std_logic_vector(DATA_WIDTH-1 downto 0);
constant fake_tail : std_logic_vector := "10000000000000000000000000000001";
-- Packet Dropping FSM states encoded as one-hot (because of checkers for one-bit error detection)
CONSTANT Idle: std_logic_vector (4 downto 0) := "00001";
CONSTANT Header_flit: std_logic_vector (4 downto 0) := "00010";
CONSTANT Body_flit: std_logic_vector (4 downto 0) := "00100";
CONSTANT Tail_flit: std_logic_vector (4 downto 0) := "01000";
CONSTANT Packet_drop: std_logic_vector (4 downto 0) := "10000";
--alias flit_type : std_logic_vector(2 downto 0) is RX(DATA_WIDTH-1 downto DATA_WIDTH-3);
signal fault_info_in, fault_info_out: std_logic;
signal faulty_packet_in, faulty_packet_out: std_logic;
signal xor_all, fault_out: std_logic;
--type state_type is (Idle, Header_flit, Body_flit, Tail_flit, Packet_drop);
--signal state_out, state_in : state_type;
signal state_out, state_in : std_logic_vector(4 downto 0); -- : state_type;
signal fake_credit, credit_in, write_fake_flit: std_logic;
signal fake_credit_counter, fake_credit_counter_in: std_logic_vector(1 downto 0);
-- Signal(s) needed for FIFO control part checkers
signal fault_info_sig, health_info_sig : std_logic;
begin
--------------------------------------------------------------------------------------------
-- block diagram of the FIFO!
--------------------------------------------------------------------------------------------
-- circular buffer structure
-- <--- WriteP
-- ---------------------------------
-- | 3 | 2 | 1 | 0 |
-- ---------------------------------
-- <--- readP
--------------------------------------------------------------------------------------------
-- Packet drop state machine
-- +---+ No +---+ No
-- | | Flit | | Flit
-- | v | v
-- healthy +--------+ +--------+
-- +---header-->| | | |-------------------+
-- | +->| Header |---Healthy body-->| Body |------------+ |
-- | | +--------+ +--------+ | |
-- | | | ^ | Healthy | ^ Healthy |
-- | | | | | body | | Tail |
-- | | | | | +---+ | |
-- | | | | | v |
-- +--------+ | | | | +--------+ |
-- No +-->| | | | | +-----------------Healthy Tail------>| | |
-- Flit| | IDLE | | | | | Tail |--)--+
-- +---| | | | +-----------Healthy Header--------------| | | |
-- +--------+ | | +--------+ | |
-- ^ | ^ | Faulty No Faulty | |
-- | | | | Flit Flit Flit | |
-- | | | | +------------+ +---+ +---+ | |
-- | | | + --Healthy------+ | | | | | | |
-- | | | header | v | v | v | |
-- | | | +------------------+ | |
-- | | +----Healthy Tail-----| Packet | | |
-- | +-------Faulty Flit----->| Drop |<-----------------------+ |
-- | +------------------+ |
-- +-------------------------------------------------No Flit------------------+
--
------------------------------------------------------------------------------------------------
-- FIFO control part with packet drop and fault classifier support checkers instantiation
FIFO_control_part_checkers: FIFO_credit_based_control_part_checkers
port map (
valid_in => valid_in,
read_en_N => read_en_N,
read_en_E => read_en_E,
read_en_W => read_en_W,
read_en_S => read_en_S,
read_en_L => read_en_L,
read_pointer => read_pointer,
read_pointer_in => read_pointer_in,
write_pointer => write_pointer,
write_pointer_in => write_pointer_in,
credit_out => credit_in, -- correct ?
empty_out => empty,
full_out => full,
read_en_out => read_en,
write_en_out => write_en,
fake_credit => fake_credit,
fake_credit_counter => fake_credit_counter,
fake_credit_counter_in => fake_credit_counter_in,
state_out => state_out,
state_in => state_in,
fault_info => fault_info_sig, -- connected to signal
fault_info_out => fault_info_out,
fault_info_in => fault_info_in,
health_info => health_info_sig, -- connected to signal
faulty_packet_out => faulty_packet_out,
faulty_packet_in => faulty_packet_in,
flit_type => RX(DATA_WIDTH-1 downto DATA_WIDTH-3),
fault_out => fault_out,
write_fake_flit => write_fake_flit,
-- Functional checkers
err_empty_full => err_empty_full,
err_empty_read_en => err_empty_read_en,
err_full_write_en => err_full_write_en,
err_state_in_onehot => err_state_in_onehot,
err_read_pointer_in_onehot => err_read_pointer_in_onehot,
err_write_pointer_in_onehot => err_write_pointer_in_onehot,
-- Structural checkers
err_write_en_write_pointer => err_write_en_write_pointer,
err_not_write_en_write_pointer => err_not_write_en_write_pointer,
err_read_pointer_write_pointer_not_empty => err_read_pointer_write_pointer_not_empty,
err_read_pointer_write_pointer_empty => err_read_pointer_write_pointer_empty,
err_read_pointer_write_pointer_not_full => err_read_pointer_write_pointer_not_full,
err_read_pointer_write_pointer_full => err_read_pointer_write_pointer_full,
err_read_pointer_increment => err_read_pointer_increment,
err_read_pointer_not_increment => err_read_pointer_not_increment,
err_write_en => err_write_en,
err_not_write_en => err_not_write_en,
err_not_write_en1 => err_not_write_en1,
err_not_write_en2 => err_not_write_en2,
err_read_en_mismatch => err_read_en_mismatch,
err_read_en_mismatch1 => err_read_en_mismatch1,
-- Newly added checkers for FIFO with packet drop and fault classifier support!
err_fake_credit_read_en_fake_credit_counter_in_increment => err_fake_credit_read_en_fake_credit_counter_in_increment,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_fake_credit_counter_in_decrement,
err_not_fake_credit_read_en_fake_credit_counter_in_not_change => err_not_fake_credit_read_en_fake_credit_counter_in_not_change,
err_fake_credit_not_read_en_fake_credit_counter_in_not_change => err_fake_credit_not_read_en_fake_credit_counter_in_not_change,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change => err_not_fake_credit_not_read_en_fake_credit_counter_zero_fake_credit_counter_in_not_change,
err_fake_credit_read_en_credit_out => err_fake_credit_read_en_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_not_zero_credit_out,
err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out => err_not_fake_credit_not_read_en_fake_credit_counter_zero_not_credit_out,
-- Checkers for Packet Dropping FSM of FIFO
err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit => err_state_out_Idle_not_fault_out_valid_in_state_in_Header_flit,
err_state_out_Idle_not_fault_out_valid_in_state_in_not_change => err_state_out_Idle_not_fault_out_valid_in_state_in_not_change,
err_state_out_Idle_not_fault_out_not_fake_credit => err_state_out_Idle_not_fault_out_not_fake_credit,
err_state_out_Idle_not_fault_out_not_fault_info_in => err_state_out_Idle_not_fault_out_not_fault_info_in,
err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal => err_state_out_Idle_not_fault_out_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Idle_fault_out_fake_credit => err_state_out_Idle_fault_out_fake_credit,
err_state_out_Idle_fault_out_state_in_Packet_drop => err_state_out_Idle_fault_out_state_in_Packet_drop,
err_state_out_Idle_fault_out_fault_info_in => err_state_out_Idle_fault_out_fault_info_in,
err_state_out_Idle_fault_out_faulty_packet_in => err_state_out_Idle_fault_out_faulty_packet_in,
err_state_out_Idle_not_health_info => err_state_out_Idle_not_health_info,
err_state_out_Idle_not_write_fake_flit => err_state_out_Idle_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Body_state_in_Body_flit,
err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit => err_state_out_Header_flit_valid_in_not_fault_out_flit_type_Tail_state_in_Tail_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Header_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Header_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_valid_in_fault_out_write_fake_flit => err_state_out_Header_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Header_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Header_flit_valid_in_fault_out_fault_info_in => err_state_out_Header_flit_valid_in_fault_out_fault_info_in,
err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Header_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Header_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Header_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Header_flit_not_valid_in_not_fault_info_in => err_state_out_Header_flit_not_valid_in_not_fault_info_in,
err_state_out_Header_flit_not_valid_in_not_write_fake_flit => err_state_out_Header_flit_not_valid_in_not_write_fake_flit,
err_state_out_Header_flit_or_Body_flit_not_fake_credit => err_state_out_Header_flit_or_Body_flit_not_fake_credit,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_state_in_state_out_not_change,
err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit => err_state_out_Body_flit_valid_in_not_fault_out_state_in_Tail_flit,
err_state_out_Body_flit_valid_in_not_fault_out_health_info => err_state_out_Body_flit_valid_in_not_fault_out_health_info,
err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit => err_state_out_Body_flit_valid_in_not_fault_out_not_write_fake_flit,
err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_not_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_valid_in_fault_out_write_fake_flit => err_state_out_Body_flit_valid_in_fault_out_write_fake_flit,
err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Body_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Body_flit_valid_in_fault_out_fault_info_in => err_state_out_Body_flit_valid_in_fault_out_fault_info_in,
err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Body_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change => err_state_out_Body_flit_not_valid_in_state_in_state_out_not_change,
err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Body_flit_not_valid_in_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Body_flit_not_valid_in_not_fault_info_in => err_state_out_Body_flit_not_valid_in_not_fault_info_in,
err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info => err_state_out_Body_flit_valid_in_not_fault_out_flit_type_not_tail_not_health_info,
err_state_out_Body_flit_valid_in_fault_out_not_health_info => err_state_out_Body_flit_valid_in_fault_out_not_health_info,
err_state_out_Body_flit_valid_in_not_health_info => err_state_out_Body_flit_valid_in_not_health_info,
err_state_out_Body_flit_not_fake_credit => err_state_out_Body_flit_not_fake_credit,
err_state_out_Body_flit_not_valid_in_not_write_fake_flit => err_state_out_Body_flit_not_valid_in_not_write_fake_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_Header_state_in_Header_flit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit => err_state_out_Tail_flit_valid_in_not_fault_out_not_fake_credit,
err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in => err_state_out_Tail_flit_valid_in_not_fault_out_not_fault_info_in,
err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Tail_flit_valid_in_not_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Tail_flit_valid_in_fault_out_fake_credit => err_state_out_Tail_flit_valid_in_fault_out_fake_credit,
err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop => err_state_out_Tail_flit_valid_in_fault_out_state_in_Packet_drop,
err_state_out_Tail_flit_valid_in_fault_out_fault_info_in => err_state_out_Tail_flit_valid_in_fault_out_fault_info_in,
err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in => err_state_out_Tail_flit_valid_in_fault_out_faulty_packet_in,
err_state_out_Tail_flit_not_valid_in_state_in_Idle => err_state_out_Tail_flit_not_valid_in_state_in_Idle,
err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change => err_state_out_Tail_flit_not_valid_in_faulty_packet_in_faulty_packet_in_not_change,
err_state_out_Tail_flit_not_valid_in_not_fault_info_in => err_state_out_Tail_flit_not_valid_in_not_fault_info_in,
err_state_out_Tail_flit_not_valid_in_not_fake_credit => err_state_out_Tail_flit_not_valid_in_not_fake_credit,
err_state_out_Tail_flit_not_write_fake_flit => err_state_out_Tail_flit_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_state_in_Header_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_out_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_faulty_packet_in,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_not_state_in_Idle,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_not_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_invalid_fault_out_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_flit_type_body_or_invalid_fault_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_flit_type_invalid_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_faulty_packet_in_faulty_packet_out_equal,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_not_fake_credit,
err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_state_in_state_out_not_change,
err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change => err_state_out_Packet_drop_not_faulty_packet_out_faulty_packet_in_faulty_packet_out_not_change,
err_state_out_Packet_drop_not_fault_info_in => err_state_out_Packet_drop_not_fault_info_in,
err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit => err_state_out_Packet_drop_not_faulty_packet_out_not_fake_credit,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_header_or_fault_out_not_write_fake_flit,
err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit => err_state_out_Packet_drop_not_faulty_packet_out_not_write_fake_flit,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_fault_out_state_in_state_out_not_change,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Tail_fault_out_state_in_state_out_not_change,
err_fault_info_fault_info_out_equal => err_fault_info_fault_info_out_equal,
err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal => err_state_out_Packet_drop_not_valid_in_state_in_state_out_equal,
err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal => err_state_out_Tail_flit_valid_in_not_fault_out_flit_type_not_Header_state_in_state_out_equal,
err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_valid_in_flit_type_Header_not_fault_info_in,
err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in => err_state_out_Packet_drop_faulty_packet_out_not_valid_in_or_flit_type_not_Header_not_not_fault_info_in
);
fault_info <= fault_info_sig; -- Not sure yet ?!
health_info <= health_info_sig;
-- Sequential part
process (clk, reset)begin
if reset = '0' then
read_pointer <= "0001";
write_pointer <= "0001";
FIFO_MEM_1 <= (others=>'0');
FIFO_MEM_2 <= (others=>'0');
FIFO_MEM_3 <= (others=>'0');
FIFO_MEM_4 <= (others=>'0');
fake_credit_counter <= (others=>'0');
faulty_packet_out <= '0';
credit_out <= '0';
state_out <= Idle;
fault_info_out <= '0';
elsif clk'event and clk = '1' then
write_pointer <= write_pointer_in;
read_pointer <= read_pointer_in;
state_out <= state_in;
faulty_packet_out <= faulty_packet_in;
credit_out <= credit_in;
fake_credit_counter <= fake_credit_counter_in;
if write_en = '1' then
--write into the memory
FIFO_MEM_1 <= FIFO_MEM_1_in;
FIFO_MEM_2 <= FIFO_MEM_2_in;
FIFO_MEM_3 <= FIFO_MEM_3_in;
FIFO_MEM_4 <= FIFO_MEM_4_in;
end if;
fault_info_out <= fault_info_in;
end if;
end process;
-- anything below here is pure combinational
-- combinatorial part
fault_info_sig <= fault_info_out;
process(fake_credit, read_en, fake_credit_counter) begin
fake_credit_counter_in <= fake_credit_counter;
credit_in <= '0';
if fake_credit = '1' and read_en = '1' then
fake_credit_counter_in <= fake_credit_counter + 1 ;
end if;
if fake_credit = '1' or read_en ='1' then
credit_in <= '1';
end if;
if fake_credit = '0' and read_en = '0' and fake_credit_counter > 0 then
fake_credit_counter_in <= fake_credit_counter - 1 ;
credit_in <= '1';
end if;
end process;
process(valid_in, RX) begin
if valid_in = '1' then
xor_all <= XOR_REDUCE(RX(DATA_WIDTH-1 downto 1));
else
xor_all <= '0';
end if;
end process;
process(valid_in, RX, xor_all)begin
fault_out <= '0';
if valid_in = '1' and xor_all /= RX(0) then
fault_out <= '1';
end if;
end process;
process(RX, faulty_packet_out, fault_out, write_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4, state_out, valid_in) begin
-- this is the default value of the memory!
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
--some defaults
fault_info_in <= '0';
health_info_sig <= '0';
fake_credit <= '0';
state_in <= state_out;
faulty_packet_in <= faulty_packet_out;
write_fake_flit <= '0';
case(state_out) is
when Idle =>
if fault_out = '0' then
if valid_in = '1' then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
when Header_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= Body_flit;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Body_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "010" then
state_in <= state_out;
elsif RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" then
state_in <= Tail_flit;
health_info_sig <= '1';
else
-- we should not be here!
state_in <= state_out;
end if;
else -- fault_out = '1'
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= fake_tail; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= fake_tail; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= fake_tail; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= fake_tail;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= state_out;
end if;
when Tail_flit =>
if valid_in = '1' then
if fault_out = '0' then
if RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
state_in <= Header_flit;
else
state_in <= state_out;
end if;
else -- fault_out = '1'
fake_credit <= '1';
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= Packet_drop;
fault_info_in <= '1';
faulty_packet_in <= '1';
end if;
else
state_in <= Idle;
end if;
when Packet_drop =>
if faulty_packet_out = '1' then
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" and fault_out = '0' then
faulty_packet_in <= '0';
state_in <= Header_flit;
write_fake_flit <= '1';
case( write_pointer ) is
when "0001" => FIFO_MEM_1_in <= RX; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0010" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= RX; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
when "0100" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= RX; FIFO_MEM_4_in <= FIFO_MEM_4;
when "1000" => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= RX;
when others => FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
end case ;
elsif valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "100" and fault_out = '0' then
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
faulty_packet_in <= '0';
state_in <= Idle;
fake_credit <= '1';
else -- fault_out might have been '1'
if valid_in = '1' and RX(DATA_WIDTH-1 downto DATA_WIDTH-3) = "001" then
fault_info_in <= '1';
end if;
if valid_in = '1' then
fake_credit <= '1';
end if;
FIFO_MEM_1_in <= FIFO_MEM_1; FIFO_MEM_2_in <= FIFO_MEM_2; FIFO_MEM_3_in <= FIFO_MEM_3; FIFO_MEM_4_in <= FIFO_MEM_4;
state_in <= state_out;
end if;
else
-- we should not be here!
state_in <= state_out;
end if;
when others => state_in <= state_out;
end case;
end process;
process(read_pointer, FIFO_MEM_1, FIFO_MEM_2, FIFO_MEM_3, FIFO_MEM_4)begin
case( read_pointer ) is
when "0001" => Data_out <= FIFO_MEM_1;
when "0010" => Data_out <= FIFO_MEM_2;
when "0100" => Data_out <= FIFO_MEM_3;
when "1000" => Data_out <= FIFO_MEM_4;
when others => Data_out <= FIFO_MEM_1;
end case ;
end process;
read_en <= (read_en_N or read_en_E or read_en_W or read_en_S or read_en_L) and not empty;
empty_out <= empty;
process(write_en, write_pointer)begin
if write_en = '1' then
write_pointer_in <= write_pointer(2 downto 0)&write_pointer(3);
else
write_pointer_in <= write_pointer;
end if;
end process;
process(read_en, empty, read_pointer)begin
if (read_en = '1' and empty = '0') then
read_pointer_in <= read_pointer(2 downto 0)&read_pointer(3);
else
read_pointer_in <= read_pointer;
end if;
end process;
process(full, valid_in, write_fake_flit, faulty_packet_out, fault_out) begin
if valid_in = '1' and ((faulty_packet_out = '0' and fault_out = '0') or write_fake_flit = '1') and full ='0' then
write_en <= '1';
else
write_en <= '0';
end if;
end process;
process(write_pointer, read_pointer) begin
if read_pointer = write_pointer then
empty <= '1';
else
empty <= '0';
end if;
-- if write_pointer = read_pointer>>1 then
if write_pointer = read_pointer(0)&read_pointer(3 downto 1) then
full <= '1';
else
full <= '0';
end if;
end process;
end;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library hwti_common_v1_00_a;
use hwti_common_v1_00_a.common.all;
entity hwtexit is
port
(
clk : in std_logic;
rst : in std_logic;
HWTI2USER_READ : out std_logic;
HWTI2USER_DATA : in std_logic_vector(0 to 63);
HWTI2USER_CONTROL : in std_logic;
HWTI2USER_EXISTS : in std_logic;
USER2HWTI_WRITE : out std_logic;
USER2HWTI_DATA : out std_logic_vector(0 to 63);
USER2HWTI_CONTROL : out std_logic;
USER2HWTI_FULL : in std_logic
);
end entity hwtexit;
architecture behavioral of hwtexit is
type state is
(
IDLE,
DOEXIT
);
signal cs : state;
signal ns : state;
signal tid : std_logic_vector(0 to 7);
signal tidn : std_logic_vector(0 to 7);
signal arg : std_logic_vector(0 to 31);
signal argn : std_logic_vector(0 to 31);
begin
update : process(clk,rst) is
begin
if( rising_edge(clk) ) then
if( rst = '1' ) then
cs <= IDLE;
tid <= (others => '0');
arg <= (others => '0');
else
cs <= ns;
tid <= tidn;
arg <= argn;
end if;
end if;
end process;
controller : process(cs,HWTI2USER_EXISTS,HWTI2USER_DATA,USER2HWTI_FULL,tid, arg) is
begin
ns <= cs;
argn <= arg;
tidn <= tid;
HWTI2USER_READ <= '0';
USER2HWTI_WRITE <= '0';
USER2HWTI_CONTROL <= '0';
USER2HWTI_DATA <= (others => '0');
case cs is
when IDLE =>
if( HWTI2USER_EXISTS = '1' ) then
hwti_wake(HWTI2USER_DATA,tidn,argn);
HWTI2USER_READ <= '1';
ns <= DOEXIT;
end if;
when DOEXIT =>
if( USER2HWTI_FULL = '0' ) then
USER2HWTI_WRITE <= '1';
USER2HWTI_DATA <= hwti_thr_exit(arg);
USER2HWTI_CONTROL <= '0';
ns <= IDLE;
end if;
end case;
end process;
end behavioral;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ShadowFlagReg is
Port ( F_IN : in STD_LOGIC;
LD : in STD_LOGIC;
CLK : in STD_LOGIC;
FLAG : out STD_LOGIC);
end ShadowFlagReg;
architecture Behavioral of ShadowFlagReg is
begin
LOAD : process (CLK) begin
if (rising_edge(CLK)) then
if (LD = '1') then
FLAG <= F_IN;
end if;
end if;
end process;
end Behavioral;
|
-- Last changes 29.01.02 LA
library IEEE;
use IEEE.std_logic_1164.all;
entity geniopad1 is -- name changed. original name geniopad. LA
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of geniopad1 is
begin pad <= to_x01(d) when en = '0' else 'Z'; q <= to_x01(pad); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity geninpad1 is -- name changed. original name geninpad. LA
port (pad : in std_logic; q : out std_logic); end;
architecture rtl of geninpad1 is begin q <= to_x01(pad); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity genoutpad1 is -- name changed. original name genoutpad. LA
port (d : in std_logic; pad : out std_logic); end;
architecture rtl of genoutpad1 is begin pad <= to_x01(d); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity selector is
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : in std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic
);
end;
architecture rtl of selector is
begin
selpro : process(romsn,ramsn,romd,ramd,datai,sel)
begin
if romsn='0' and ramsn='1' then
datao<=to_x01(romd);
ramd<="ZZZZZZZZ";
else
if ramsn='0' and sel='0' then
ramd<= to_x01(datai);
else
ramd<="ZZZZZZZZ";
end if;
datao<=to_x01(ramd);
end if;
end process;
end;
library IEEE;
use IEEE.std_logic_1164.all;
entity selector2 is
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : inout std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic;
dispen : in std_logic;
digit : in std_logic_vector(6 downto 0);
digitextra : in std_logic
);
end;
architecture rtl of selector2 is
signal romdata : std_logic_vector(7 downto 0);
begin
selpro : process(romsn,ramsn,romd,ramd,datai,sel,dispen,digit,digitextra)
begin
if dispen='1' then
romd<=to_x01(romdata);
else
romd<="ZZZZZZZZ";
end if;
romdata<=to_x01(romd);
if romsn='0' and ramsn='1' and dispen='0' then
datao<=romdata;
ramd<="ZZZZZZZZ";
else
romdata<=digitextra&digit;
if ramsn='0' and sel='0' then
ramd<= to_x01(datai);
else
ramd<="ZZZZZZZZ";
end if;
datao<=to_x01(ramd);
end if;
end process;
end;
library IEEE;
use IEEE.std_logic_1164.all;
entity xsv800 is
port (
resetn : in std_logic;
clk : in std_logic;
ram_address0 : out std_logic_vector(18 downto 0);
ram_address1 : out std_logic_vector(18 downto 0);
ram_data : inout std_logic_vector(31 downto 0);
rom_address : out std_logic_vector(20 downto 0);
rom_data : inout std_logic_vector(7 downto 0);
rom_ce : out std_logic;
rom_oe : out std_logic;
rom_we : out std_logic;
ram_ce0 : out std_logic;
ram_ce1 : out std_logic;
ram_oe0 : out std_logic;
ram_oe1 : out std_logic;
ram_we0 : out std_logic;
ram_we1 : out std_logic;
sw : in std_logic_vector(1 downto 0);
mclk : out std_logic;
shift_clk : out std_logic;
lr_out : out std_logic;
audioout : out std_logic;
audioin : in std_logic;
RXD : in std_logic;
TXD : out std_logic;
CTS : in std_logic;
RTS : out std_logic;
error : out std_logic
);
end;
architecture xsv800_arch of xsv800 is
component leon
port (
resetn : in std_logic; -- system signals
clk : in std_logic;
errorn : out std_logic;
address : out std_logic_vector(27 downto 0); -- memory bus
datain : in std_logic_vector(31 downto 0);
dataout : out std_logic_vector(31 downto 0);
datasel : out std_logic_vector(3 downto 0);
ramsn : out std_logic_vector(3 downto 0);
ramoen : out std_logic_vector(3 downto 0);
rwen : out std_logic_vector(3 downto 0);
romsn : out std_logic_vector(1 downto 0);
iosn : out std_logic;
oen : out std_logic;
read : out std_logic;
writen : out std_logic;
brdyn : in std_logic;
bexcn : in std_logic;
pioo : out std_logic_vector(15 downto 0); -- I/O port
pioi : in std_logic_vector(15 downto 0);
piod : out std_logic_vector(15 downto 0);
buttons : in std_logic_vector(3 downto 0); -- ddm ports
audioin : in std_logic;
digit0 : out std_logic_vector(6 downto 0);
digit1 : out std_logic_vector(6 downto 0);
audioout : out std_logic;
lr_out : out std_logic;
shift_clk : out std_logic;
mclk : out std_logic;
dispen : out std_logic;
wdogn : out std_logic; -- watchdog output
test : in std_logic
);
end component;
component geniopad1
port (
d : in std_logic;
en: in std_logic;
q : out std_logic;
pad : inout std_logic
);
end component;
component selector
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : in std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic
);
end component;
component selector2
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : inout std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic;
dispen : in std_logic;
digit : in std_logic_vector(6 downto 0);
digitextra : in std_logic
);
end component;
component genoutpad1 port (
d : in std_logic;
pad : out std_logic
);
end component;
component geninpad1 port (
pad : in std_logic;
q : out std_logic
);
end component;
------------
signal errorn : std_logic;
signal address : std_logic_vector(27 downto 0);
signal datain : std_logic_vector(31 downto 0);
signal dataout : std_logic_vector(31 downto 0);
signal datasel : std_logic_vector(3 downto 0);
signal romdatain : std_logic_vector(31 downto 0);
signal romdataout : std_logic_vector(31 downto 0);
signal ramdatain : std_logic_vector(31 downto 0);
signal ramdataout : std_logic_vector(31 downto 0);
signal pio : std_logic_vector(15 downto 0);
signal pioo : std_logic_vector(15 downto 0);
signal pioi : std_logic_vector(15 downto 0);
signal piod : std_logic_vector(15 downto 0);
signal ramsn : std_logic_vector(3 downto 0);
signal ramoen : std_logic_vector(3 downto 0);
signal rwen : std_logic_vector(3 downto 0);
signal romsn : std_logic_vector(1 downto 0);
signal oen : std_logic;
signal iosn : std_logic;
signal read : std_logic;
signal brdyn : std_logic;
signal bexcn : std_logic;
signal wdogn : std_logic;
signal test : std_logic;
signal writen : std_logic;
signal buttons : std_logic_vector(3 downto 0);
signal zeros : std_logic_vector(7 downto 0);
signal digit0 : std_logic_vector(6 downto 0);
signal digit1 : std_logic_vector(6 downto 0);
signal dispen : std_logic;
begin
leon0 : leon
port map(
resetn,
clk,
errorn,
address,
datain,
dataout,
datasel,
ramsn,
ramoen,
rwen,
romsn,
iosn,
oen,
read,
writen,
brdyn,
bexcn,
pioo,
pioi,
piod,
buttons,
audioin,
digit0,
digit1,
audioout,
lr_out,
shift_clk,
mclk,
dispen,
wdogn,
test
);
ram_address0(18 downto 0) <= address(20 downto 2);
ram_address1(18 downto 0) <= address(20 downto 2);
rom_address(19 downto 0) <= address(19 downto 0) when dispen = '0' else "00000000000000"&digit1(6 downto 1);
rom_address(20) <= '1';
zeros <= (others => '0');
dataout0: selector2 port map (datasel(0), ram_data(31 downto 24), rom_data, datain(31 downto 24), dataout(31 downto 24), romsn(0), ramsn(0),dispen,digit0,digit1(0));
dataout1: selector port map (datasel(1), ram_data(23 downto 16), zeros, datain(23 downto 16), dataout(23 downto 16), romsn(0), ramsn(0));
dataout2: selector port map (datasel(2), ram_data(15 downto 8), zeros, datain(15 downto 8), dataout(15 downto 8), romsn(0), ramsn(0));
dataout3: selector port map (datasel(3), ram_data(7 downto 0), zeros, datain(7 downto 0), dataout(7 downto 0), romsn(0), ramsn(0));
ram_ce0 <= ramsn(0);
ram_oe0 <= ramoen(0);
ram_we0 <= rwen(0);
ram_ce1 <= ramsn(0);
ram_oe1 <= ramoen(0);
ram_we1 <= rwen(0);
rom_ce <= romsn(0) when dispen='0' else '1';
rom_oe <= oen when dispen='0' else '1';
rom_we <= '1';
buttons <= (not(CTS)&(not(sw))&'0') when dispen='1' else "0000";
pioi(0)<='0'; -- set ROM width to 8 bit
pioi(1)<='0';
outpad01: genoutpad1 port map (pioo(13),RTS);
outpad02: genoutpad1 port map (pioo(15),TXD);
inpad01: geninpad1 port map (CTS,pioi(12));
inpad02: geninpad1 port map (RXD,pioi(14));
brdyn <='1';
bexcn <='1';
error <= errorn; --errorn is open drain output
end xsv800_arch;
|
-- Last changes 29.01.02 LA
library IEEE;
use IEEE.std_logic_1164.all;
entity geniopad1 is -- name changed. original name geniopad. LA
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of geniopad1 is
begin pad <= to_x01(d) when en = '0' else 'Z'; q <= to_x01(pad); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity geninpad1 is -- name changed. original name geninpad. LA
port (pad : in std_logic; q : out std_logic); end;
architecture rtl of geninpad1 is begin q <= to_x01(pad); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity genoutpad1 is -- name changed. original name genoutpad. LA
port (d : in std_logic; pad : out std_logic); end;
architecture rtl of genoutpad1 is begin pad <= to_x01(d); end;
library IEEE;
use IEEE.std_logic_1164.all;
entity selector is
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : in std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic
);
end;
architecture rtl of selector is
begin
selpro : process(romsn,ramsn,romd,ramd,datai,sel)
begin
if romsn='0' and ramsn='1' then
datao<=to_x01(romd);
ramd<="ZZZZZZZZ";
else
if ramsn='0' and sel='0' then
ramd<= to_x01(datai);
else
ramd<="ZZZZZZZZ";
end if;
datao<=to_x01(ramd);
end if;
end process;
end;
library IEEE;
use IEEE.std_logic_1164.all;
entity selector2 is
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : inout std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic;
dispen : in std_logic;
digit : in std_logic_vector(6 downto 0);
digitextra : in std_logic
);
end;
architecture rtl of selector2 is
signal romdata : std_logic_vector(7 downto 0);
begin
selpro : process(romsn,ramsn,romd,ramd,datai,sel,dispen,digit,digitextra)
begin
if dispen='1' then
romd<=to_x01(romdata);
else
romd<="ZZZZZZZZ";
end if;
romdata<=to_x01(romd);
if romsn='0' and ramsn='1' and dispen='0' then
datao<=romdata;
ramd<="ZZZZZZZZ";
else
romdata<=digitextra&digit;
if ramsn='0' and sel='0' then
ramd<= to_x01(datai);
else
ramd<="ZZZZZZZZ";
end if;
datao<=to_x01(ramd);
end if;
end process;
end;
library IEEE;
use IEEE.std_logic_1164.all;
entity xsv800 is
port (
resetn : in std_logic;
clk : in std_logic;
ram_address0 : out std_logic_vector(18 downto 0);
ram_address1 : out std_logic_vector(18 downto 0);
ram_data : inout std_logic_vector(31 downto 0);
rom_address : out std_logic_vector(20 downto 0);
rom_data : inout std_logic_vector(7 downto 0);
rom_ce : out std_logic;
rom_oe : out std_logic;
rom_we : out std_logic;
ram_ce0 : out std_logic;
ram_ce1 : out std_logic;
ram_oe0 : out std_logic;
ram_oe1 : out std_logic;
ram_we0 : out std_logic;
ram_we1 : out std_logic;
sw : in std_logic_vector(1 downto 0);
mclk : out std_logic;
shift_clk : out std_logic;
lr_out : out std_logic;
audioout : out std_logic;
audioin : in std_logic;
RXD : in std_logic;
TXD : out std_logic;
CTS : in std_logic;
RTS : out std_logic;
error : out std_logic
);
end;
architecture xsv800_arch of xsv800 is
component leon
port (
resetn : in std_logic; -- system signals
clk : in std_logic;
errorn : out std_logic;
address : out std_logic_vector(27 downto 0); -- memory bus
datain : in std_logic_vector(31 downto 0);
dataout : out std_logic_vector(31 downto 0);
datasel : out std_logic_vector(3 downto 0);
ramsn : out std_logic_vector(3 downto 0);
ramoen : out std_logic_vector(3 downto 0);
rwen : out std_logic_vector(3 downto 0);
romsn : out std_logic_vector(1 downto 0);
iosn : out std_logic;
oen : out std_logic;
read : out std_logic;
writen : out std_logic;
brdyn : in std_logic;
bexcn : in std_logic;
pioo : out std_logic_vector(15 downto 0); -- I/O port
pioi : in std_logic_vector(15 downto 0);
piod : out std_logic_vector(15 downto 0);
buttons : in std_logic_vector(3 downto 0); -- ddm ports
audioin : in std_logic;
digit0 : out std_logic_vector(6 downto 0);
digit1 : out std_logic_vector(6 downto 0);
audioout : out std_logic;
lr_out : out std_logic;
shift_clk : out std_logic;
mclk : out std_logic;
dispen : out std_logic;
wdogn : out std_logic; -- watchdog output
test : in std_logic
);
end component;
component geniopad1
port (
d : in std_logic;
en: in std_logic;
q : out std_logic;
pad : inout std_logic
);
end component;
component selector
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : in std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic
);
end component;
component selector2
port ( sel : in std_logic;
ramd : inout std_logic_vector(7 downto 0);
romd : inout std_logic_vector(7 downto 0);
datao : out std_logic_vector(7 downto 0);
datai : in std_logic_vector(7 downto 0);
romsn : in std_logic;
ramsn : in std_logic;
dispen : in std_logic;
digit : in std_logic_vector(6 downto 0);
digitextra : in std_logic
);
end component;
component genoutpad1 port (
d : in std_logic;
pad : out std_logic
);
end component;
component geninpad1 port (
pad : in std_logic;
q : out std_logic
);
end component;
------------
signal errorn : std_logic;
signal address : std_logic_vector(27 downto 0);
signal datain : std_logic_vector(31 downto 0);
signal dataout : std_logic_vector(31 downto 0);
signal datasel : std_logic_vector(3 downto 0);
signal romdatain : std_logic_vector(31 downto 0);
signal romdataout : std_logic_vector(31 downto 0);
signal ramdatain : std_logic_vector(31 downto 0);
signal ramdataout : std_logic_vector(31 downto 0);
signal pio : std_logic_vector(15 downto 0);
signal pioo : std_logic_vector(15 downto 0);
signal pioi : std_logic_vector(15 downto 0);
signal piod : std_logic_vector(15 downto 0);
signal ramsn : std_logic_vector(3 downto 0);
signal ramoen : std_logic_vector(3 downto 0);
signal rwen : std_logic_vector(3 downto 0);
signal romsn : std_logic_vector(1 downto 0);
signal oen : std_logic;
signal iosn : std_logic;
signal read : std_logic;
signal brdyn : std_logic;
signal bexcn : std_logic;
signal wdogn : std_logic;
signal test : std_logic;
signal writen : std_logic;
signal buttons : std_logic_vector(3 downto 0);
signal zeros : std_logic_vector(7 downto 0);
signal digit0 : std_logic_vector(6 downto 0);
signal digit1 : std_logic_vector(6 downto 0);
signal dispen : std_logic;
begin
leon0 : leon
port map(
resetn,
clk,
errorn,
address,
datain,
dataout,
datasel,
ramsn,
ramoen,
rwen,
romsn,
iosn,
oen,
read,
writen,
brdyn,
bexcn,
pioo,
pioi,
piod,
buttons,
audioin,
digit0,
digit1,
audioout,
lr_out,
shift_clk,
mclk,
dispen,
wdogn,
test
);
ram_address0(18 downto 0) <= address(20 downto 2);
ram_address1(18 downto 0) <= address(20 downto 2);
rom_address(19 downto 0) <= address(19 downto 0) when dispen = '0' else "00000000000000"&digit1(6 downto 1);
rom_address(20) <= '1';
zeros <= (others => '0');
dataout0: selector2 port map (datasel(0), ram_data(31 downto 24), rom_data, datain(31 downto 24), dataout(31 downto 24), romsn(0), ramsn(0),dispen,digit0,digit1(0));
dataout1: selector port map (datasel(1), ram_data(23 downto 16), zeros, datain(23 downto 16), dataout(23 downto 16), romsn(0), ramsn(0));
dataout2: selector port map (datasel(2), ram_data(15 downto 8), zeros, datain(15 downto 8), dataout(15 downto 8), romsn(0), ramsn(0));
dataout3: selector port map (datasel(3), ram_data(7 downto 0), zeros, datain(7 downto 0), dataout(7 downto 0), romsn(0), ramsn(0));
ram_ce0 <= ramsn(0);
ram_oe0 <= ramoen(0);
ram_we0 <= rwen(0);
ram_ce1 <= ramsn(0);
ram_oe1 <= ramoen(0);
ram_we1 <= rwen(0);
rom_ce <= romsn(0) when dispen='0' else '1';
rom_oe <= oen when dispen='0' else '1';
rom_we <= '1';
buttons <= (not(CTS)&(not(sw))&'0') when dispen='1' else "0000";
pioi(0)<='0'; -- set ROM width to 8 bit
pioi(1)<='0';
outpad01: genoutpad1 port map (pioo(13),RTS);
outpad02: genoutpad1 port map (pioo(15),TXD);
inpad01: geninpad1 port map (CTS,pioi(12));
inpad02: geninpad1 port map (RXD,pioi(14));
brdyn <='1';
bexcn <='1';
error <= errorn; --errorn is open drain output
end xsv800_arch;
|
vunit verif3 (assert2(behav))
{
default clock is rising_edge(clk);
assume always val < 10;
assert always val /= 5 abort rst;
}
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
EDJqilXGzwuHvjjbhFI7Hq+V0S1mQq4X9qbk4xyahs8U3SVEghmolWZ1YtMOC8FVOiAkuRXQTOQs
VBjHNRZSqg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YGbDQ7jG2zmNtHrUFaTLeZgbJr8zN1Oa4fLDhjKJxni0A5/wVFrW867KK+1OIoaeqd96W5AKEcua
8dKrUrnt6DTVvLaoJtn+dWgvlqeCmTg/s+Zj6/FrL+8axTcV1VkaS29S8OU2xxkqSRCpMroHG8PP
5JHsBIz6NFoPXS4Xj9I=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
BpOJfkPcivI2IEscJCH2DC7Un0gjQyCdfVNNSh5UdQfxA71wTm3YnzIpZAGlJDcWRSsvZdbXr/AZ
+PU/qiEoQ3r+JOZRnTJ95rV8hApqiHjckW5kf/wZY/JQH2O0n1/o3/lDcopUD3kZ8zXwxFJROmbV
IuCrmDJ/thsM4k8yNMxCkrLc03VRvbix1qwNoVmPNW2ypkbpAP2MjFc9Cp8xyi6m+k/AD38iGAmA
wZYuJn9Mm38cOkAxqAA1CGtbjfS2jRTIszINjeu2r4KQUAuvPT7T/ofkpBJ7GMPVREVLuuPhxwza
6qjssMNAEatByXvgrqeiQsLtEXqrSO6xbD2c1g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
y2H86vw/FKVEusx9BMIVknnmEDeGZ+GiBah2imiQGrTnH0sT4IZXECW7TQTDjvRkb3KzLDZN5HF/
zRgpJ98B5scmDDELfh3BeYtCcIIw4XwFfxMA6hUcr1JlQSHyXRvPa/LxNb8pa0XiX4ZzlI+FcmC8
7XofafbYUpmx0fpQaIQ=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UmQd3JhVAe61t4QxHUCqexyNkZh0f+QIFmdq88PiUyFWnYNuGoXy9ElQAGek0WmOLIwsUnq2Lsy/
T2q6qX9izsGsSvjaVk4GwuMYzdVL1QUpltNT7ueiyVrvPy4rkqavGR3rsJMDfnTF6O9YDB54aFL5
N79+b8exrIZ5AaSQuoRkiF26Xa8JrqIU0bSrxdKbvAXwBwxs+qgBHehtTc+clz4ssqZuiqnewedv
0C79ORMxlMTVGIio7HsKObidIip5FOHtXdB2pM7xLi3y4CFMHacLGMHa0Jr59cBoUBI5BQque2sb
9TZH9zs2OssNg4p5XD6iHpuhxuEJdGnbt4pOzQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 53648)
`protect data_block
XdZWa1cDwvy6Xd5SH1M5RHZC+ze6Z5kR0j8OPxRy8UE2+Jaz7VbJJBZP6S/OY0MgerLCfHisjx+n
9HC5oWSalDTHdl7wWEVUwPq8rsoZD0CLPHtodASQ2xdkxiKfuOT2nAJqGe6Zy3ef8OZJUvD5N7CI
HAUts/rrerwoohH20/0qw/0Hh87Qio1yt6J9KiuDsHa1oyTtaRFHOxRBoVaPHzpT17xEDDjEAGzE
/Fg1GCNZDPWI/VwhmG0TdG+BQl8weiuapzOjQ4bPoYjRMNrnhfu88GRYgKKfnzbwXmBqqxlmfEkX
Zh0B5nihdxU1GALV/VAhaD+RH4oNRtVISPAi0Ian6q+dC8RavOnO0Kmf3FPrz7knnC1AIUeIXchj
bhsSLEVPNq8eNfcQfaohbWEV6UyDw5iREor5Z9jKACMAPgpZJsdCbaMcDLOeEUu86ckeM66XL6qe
EgCVJyrYcRQPgS9CQRh+wi9s1WUNdwFnQehMdsb4SIHttLu6EwKxs61q5LK0o6TVc2qH+C7uUscw
HquafRR0dYvCL83BheMHHEhPXkZAxC1NwxtwzbZ66cGz2oE/fErOLVy0bC1Sb3BhnhHCyYdGdYqr
NBgKgj6m0zFLVIB5jfqPteeXJTpaX/eye7AEl7Rbg/rFvtvsB93d2wM9I3VDTABNi/tdZrRyofAL
WTmOk7dUDz0QRHRuxeqsIHNgFIbNnforKdmosMXdxB2pTmxrHyiR6MkfksJC2mE2dyrlUjQjZ9CD
3HLCdiF6n55/aGmt8nkIpNbciQ1XcBCpLcqa6wpaXpFwvzCrv7fP0fJfvdE8bN3yRtaamefjkOrQ
AwJrNoknXkNAWm8m2xG9h4F0x65DgR9vQzg+xAmqRRsD+0Wzo74QbT+EN5FBXq6rmuE0z4UWKdqV
PA4oUk3279RqRfimwkmua8fLVJQs70JYMBvz4VExCC+rSxcx9kVQZ4XwJwgmPX+t7ND0YUtGpE6l
xhtdG5lVhlxsvusrRu2eoI5QmsIqMIEDi10V8DNKkyVc3eMWL34cqHM0jUXo6N1PyhGQWRQ6WOnq
X2pd43k3iWZKkHno6T8B+TfT/qX4fylME419yCet/pWaKmkdhCdbWRxXJGLRM1lXadLLFk+9UPZu
okjBwpsK9to8OIfXjlFEL6F9vPnGgQjOQqrEubJ4pJhS1MBGAoL23qorW9k3GPDkbqGbenUlJmFM
pprqKao2DCjie34+lYX0jJTnZCrdDVW6m5MKOwCh/LP3fMkcYPYW4aziywl948fG7zs39NHwpZdN
4cWtHU6B7aN4qxmBa1taNCaF2V6dnG/8Q3hvjLEoDE2j9YE7KuPbO8lfqrlaPwlcjVXMD0DYJVCE
ZXFAQSg42mD+YLZflRhsFJeyqpqX96/YdEyEGumCQ1AqOXSejtpXngq9WzL3uUr7eQqO2U0gCWtM
Y7c206DhEOzrEmPOxvJR3jbGZpMFN/2G4zOixAPlX436aU23iGtuUyPzeLJezJLvf6Fq907kf0Tw
v+Fkjiuc3CQ7Ty6F4e9JDVM6kzaIexhH5nEff1dx9d1u+qDN8VuJQqZQ6HCMyHli6RKXisjS7PwT
D26UQHACXwsvgiOiaOcFvKa2AUjNcc9O7UmU0X7ANSqMQT5cXTZp+UB5puunN/7nOMYy0+Xc9Xc3
8ZdesJHexGJ+RidljKUX8i7Qcyws5Ac6WwYM0o/DVBQI2aIkJsd3pucjnGC++nttmiarP3BTIVZG
hINBmuBnOmslfrGMUTdQuT7tq0fhHGNC9dzjrPvbSi4+IBwCUzrGFP6M8KLyOcl4yQAfmhQchvnm
KkDi1+mKSUREpy44aCC4MoFumRPWxWdrR3cRUZ42RO2xsOoN8dIr3qNhAH71XObu+mkRlzo22pVp
o7UmMkQHHWD6Yaf8JRcHEF+YKatsFKECUkQvS0Iva9TBGAQ/zLTO4aN8/c7ljuS+3J8kIEeLJ29U
rR9dOu134dBTr4n+X3TpYClkH5W/CkZWTjvcbH515GrUax4zmFRmwCkY7q/g6tDp1FPJWbNWmp0H
WbcGrMJ67wvhXlplJRQuRefZB6lz+j4wuYn9w+4ZrnyPf696yL0cLNLPPPO85yGDNhN/ZSyIbsf6
PR/K6is9SL9t9jadQ3+DV+IruXSNltZLhogRtWJ5foZSZ0v8IDBMvfBPYAYu06WNZdJRxbQ98vz8
pj59UkZyfQKzuVo0/1p1onjKWKAtbFQfTQVt3IDmeU4tHf38BZd53RSXmwcmvd5YTNeSdRPi5Qxu
4rq3tt8Aw1A/rsjfmthBRlg1AQuni8bBNID2X8MC8n4yZmLefSMCn2yprHlYpeAPbaFbQ7OCSt/1
nHW8T30lPMcsU/rfy03tjKiQ5PYnMMdUuEuoVMmgxIWb6RpjU6AQdGG4YZoRJBcKPmAhd30v/zan
GLYOtFl83bRyxpQn+4SlfgigdI7P6JwuRnLvnTDV9R0JFrJdZmzgiFvHhi1tZ/GbqNOxFYPwIuk6
P+NhDIvIq4OaY2DqlF5f3QiEvRIZxMs4xoplzuLWYsS9uRdWGzll7Ak5S6nVIZVG3TRk6Cm9Kzzl
oEYFn0DgqTkuy4Dge7NgDXRVWGQoUahyBytQfL5NWpODK/lD1LyR+9bAE+fgOVCfBfypeJYoMk+1
teTwREq0N4o2AE92YtmX6lPPc4l5GKWyPGedIn7MUija1Y47iNysowahpMqUjropaszow1I646aI
HlArTs5gN/Rkw30B76bpDOfl4kIzImc9UQUaIdQzNKM6Kg4l6JJ5rmlu2z50X4lJoe45fizDxq/M
B349y5LGcsT8BfK+S/nDe5PZ2fqwi5NDdAFZSEyDmwpxroAz8Z9CH54ppElwfqvdX9m6MTgcx0Rf
sI7CYJ06KdIvjKu8rrW9x8OE/5L7KY8+ApBn+zTgo/AaSN6UA4qb5vNXmjWU7wrpSmAmZS5nOuP/
YrLu9yezAolubBiejdgZBARvdNyWETh93kZNj+VELoSZDRsw/D3W123BavfyGcVTYuIssv9FWsfh
qhpjbgAyak7fjOlo7PHypoP/3/WRlsuBh9Xbvo1OABgrsHZ8YHrGCQhV8dL4yLhS1xxoMNk7tYIt
0yPk86CAoS/7ytbi9zG6NK7ZS+OPzgNipZlgjbXlLR8JDyrofzfRRjQnDRU8a0YxBJqBzomxA3vg
M4icUPHmFjRzu8Es3XFs88QfQGOr2hhrDCuLuxYjFTdIjzjXJBgUZPKLMITQJGFxwrt1pCfqZxc/
qv8tihKIda2b1EFit2oCweqe/oAVSsQ2KQeaRxarmrglCjyIn9gPl/X86BR8ltOtFgKYf/a1frqF
NKBOTjOWKHMqy3B2YEZVg6qlJW6ID0m+mZ31tu1C6xtbFPdhERrjj4Kwfmhp/dNv7ZDOxaI2cC3N
3VTWNicQuvjb/VB0oeQc9ZuO5AqlEFpqrXuioLu99LY0nMAqDdX+AC0X3BzFuyVSnLlNIvjc8+IM
ZgdlLLv4DHibpbh1f8ziZ2sWPBXiyR7BEYTH4acjL17WKjdHfq2EnUalSoCFz/R8fT6EPEDSdyxm
nfcjcn2RzbJQYaJB+tL+EBh/3qcBf+hR+k/1P7kzFkFPCXMxzadfG0cE78ZwKeWiTTIETfale2k7
+DqfMNBWbUpxEE8J6CUz8MlzKurDMx2hMr1Roqp6NOAQ63qzMjG82uvZ9N04ywDwFI7RbUC9Wn0V
JAJk+gp4AFYRanNMcZ+LYNb1d6f3mJ+2VxQ5M4N3G55UuVWYExINeDyUjnlxat8UGe2jRMJWzHI4
ftK0f0H1sM9Hj6VooPiyjXaajAhl3FaGbT1fDkFK+1MMLWF2/XGA4urTKnE5qwJVUB3iT3Ay81+S
+ki66O/ILufVDw3g5DA61K4aKJJ3VeGBdmWVenF/HUAccSDjaIyKHaQ0SLPEWvJplLFzLrRjT4Sw
YeNAVXxojXBsl/VeIC5A2tOzhDDdV0Tbftw7yDFoj1WEVwtw/HX4ICwFr0CmYp7f5xQLLZCulhl+
KP4omPQYu4DhL5cOXxk85NUfYZ4xCyoCS95E+CuJDeZiz9QA/1NkP982UQi9uPAAuCuHNdGs50V5
TGi7TqE+/2jdbX2LpSfoUKkj8nzGW0QT89ivMERNJV7pisgQs2lCPPVz65zuTyxtzaM04TQ2dEAl
Ob1c/1sB9ZffiUi+fmLB4PzRAFmAlGOG+nxfnXUkL41moao4EBj5XiILRl2EztddVxKOZ5aDI1sE
vt/XhSfvMNvSNSRb3/ccPCeCD2JAR8hzsv3VbtxGYalc1j/8rs2AhY/c+vcwDh/Tp4pvHNqNaqlf
aKK+vPP5ZutpSw7RHByzvSqTQhbNqoQAnW//PlqASfWb2LPxhNKEQOEeVwITFaAo7qkMM8/cUdLB
VfgM8Mgj5vAb97GSOu668Pwy9Fpq2cFvtLy2l2aagEcJ70deUNtcXbfXy69nfGXoLOlpOcyGH1TT
Ttb/lwUTJ1b0daDtUJ5/AsbtGvve5lMR2muYbNFQqnQlNY2IXWwXxFcm4VZWB2+dF8JlUKJp9VZo
kVKF8E5mzb9ouRn4CzNzQcqi6V1k4HfedbqPnabVaTA41b08vqQR7pY49DOlaA2UJlg17p6dLff4
OTZ0seB0+/dkUGDmMtpDtwc8A8/lPOoWkkR69emhl7dUc7am76Iym6+30uu2Lvgjp2R/jKfYYAs3
QNTXVL0t+hi5Sf104p3rwL+Yxnvyc4dJh1/Bwt4Ndi6XtZrcWwiWkz3bXDYUvbiDf6aXlcTy33GB
DhtK7Mx4rVP4N35gcglkkLTW2qUleC5g3nqxtIIek2ViWsiuKmHx2BXYrM48zFEqAKO+4XQ/5RKq
rOZGt6OwwcsT1BPnwB4DXxqCBVs6a8iVgwpDiFADUQrRLRuBWMrTjdZh3rHKghgWH0IqPY3hWaXX
G2vDSYDb207v8Ut/quUyihCNBReMhXFTe4ynUjKbkr7bu6dxFYSTwKX2jY0EkbH3uOAXuH3PjcJu
f0D/sRTpFmJdeyfgSihlgh9dLUiaRnlC/d0ym4O6bwKl+Aqe7LRD0oHCYZIChEVajouuLB4i0xek
2g+TQFzBoAZ6zswNe7o4LunHrMFrNuaVidVTSLuZ9+upbTczK9ZOSrrKoCTYFKaA8UvacPatTHCC
bw2/imPDLsANxgh50FuMldljCGQvQemGnxp/UJr0DdNNAkwrcuirQETIHfSv1guXHJW8BGJboVGB
+iniz+lirS3nPjeirgPvej8cFiLqv7Lk57y8pTv+HDRlPpJ8+dyhaQDJhm6ZTLlDoxW0G88uyq31
1p7SpLJtf9BJ+s4vgiN5BYX5BNkt8gxS/F47CX/o2313lXGBELHtep/UmwQnVJVSINMMpcPwsSJC
S6+jqB5O+a0ewObLcIRy+ZG0YzG9F35FV6C/S/ljFkhpsGKapzuKr1kOI6cqnFlBQziNnk4zLpaP
bxJwtt90DeG0EotykjU6wQj4ijeyS25FbIPmWa5eID3G9GHDft0FoP0/7uG6/85pVwTz6ccpXpes
L2Weia7VJ7+bthBAxtAOZzybPQb8RW71rKCJNVXn3W4nzElqEl3oc4bbl/lNVLYdCyiSME1ziTbW
XGfQqkgdT/2puYQLa/9H7UjkTYYazI/1Ia8dhYDY+2l57h5vydZ7FwaYtnTEvWV6GU8GOlE07fsF
aLlaYQ9vMR6XoX+/ps8SBlNJ9jA5psJJ5/bFcXaq5tcKr1Fixg0IwNmkIIfo9h0tsmgnDyb/KBMc
1V7UYmoC8mdJ21RCgubK1cL/a3B+5cKXuCM2e9w3ZnHP/IjmLC09tjU1F5snEBCCTzdTHW8CP2U7
EiDXyAHC5TadPm2iTOWzhi8ZmBo0MKEjCehZfj11MKocj7CqMQU2kt6Pinp3j7l06U1P1/unyHwg
g0KHghuHuOE4ZuTNalaIWA0yyE/f9PzpM5wp86MZnShUPc5+0ZHu+IrUIQhd6GXC7tRNYG96CA2P
btbxHUv1SbttGjBtVBKkhBwo5dRSeEQsA5B7JY0FRGOd2+7CuPhHoRFpK8468MKi2q66Mqs9Y7zR
f7nr9OJWOMuEcgEuF+mL5pm6ZSF1mcBKEvqH8oDqGhoAEMQoP1FEMDw8cWkGwt8/EUiByK94lmHD
QTXjR0aerbj9XqG5Egnz95qGaWujY+/H8JyxxCmMC4qI5vXSb0BQvsUeWZcCTCoYKGqcW/G2rh9y
LtIGU7QcAH4fKozXme6ZAnHbPEIxoGqkTMia8BNvtF65nrNlxw7LJ9XwGH/EjttMO3IyyuGZSIPo
XltxSCjKOmOsvxu/lryq1LZu3E8v7YrLyQGx3Qo/PrVt4njO03BPG5au/H/0ywBkRJJ0BMW1Bv2q
pF5D60r6T0hhVjm8fZ97sigkDdlk19TSCMoSKZxeHEqOM0MHwm5Z8+feg+4saTQUuAeh9UOctcZc
sphNW8Kxf8MNUneQHcfrB53bElV1FIbHIf9qq1UAtyXnJo8zy6mipQMctjYo3gq6KxG6lv9hHas2
DXTjmMd6egO/qZb81X58gL1d3UM+gwUZdgFdL2t165ZfrjVfVNL6nq8Y0T0sdr9u8wFTsTUWgU7a
Qjv0vyiro6hWv2So0ivFEh6VfTnrQmbBPVCsqUP67VcSN1nnt1LlhhbFrdxmiLaCSyyMhs1fzIqJ
zjxRBOqiC2V5YoOMFn35Ti0zq1sRlisYDrFuVwUxZJ8YEEKu/tNg4ZpTzE85zCQRzLrPCEg2qtYg
x9pgzxEeQptGLraCvIX5CELYqMjsQfPhuiDkiDKK4VTvPW1iInhhxdCO8kuwiiJPywm/8WgFvk2k
z6ev7zYlD6UAO6zN+NUoKNqT3zJWft76C6nOIZQwuZxkAQw6MhN8olTc/2xP4IOHmGM/UTlaHr37
CoNVqQsOJ+GQp5GbWJqU1693lLRnahTD3Jk2ZuUNko47wPaOcVM/JhCczVtaasi04aaJkezjnX3T
ma5C2segdhp+O+UL+jsRzYXk2LMvrkk/E7mzv0zzOVbEFePmEaBoZK+oe8ujYgtZ+R8usOMa/++d
YTU5drf1hUrbZ7qXz1vonC2ELBP5e1L4VOKiQKoUyhdFxDCHb//9ZSXWUSkCokSbRh5tWhE3bXMj
IibaiTBmtjAvW+KWw3QB8y04d6TBMiX14Np+I+NTvirYjCGNwEAj6BcIqOJxftoDsxO8+wCVBTwn
C+EiwQo/It14nz3Y+JU1iKUevLgU/kPXUNZoli5PNC9ko/YmNM9bPiDJhI6ZXN6JvuegyIWrbQWc
UQ+DGNvzgDgyuDyI1qu/s+FypSPZM1RSR5V1LKySmcqPedt4aZXQMEml4WKWPe5qbWDLa3vPH8mE
kssWiUxciVysxgaDDY/xylH/tXk0/gEfwxNnfn2LS0OJehcWcurEARPpdba/p8Q0iNpVQoBcbAnj
n9DW3TOMNMBqH6ET0Cder3qdYYqMeiFRVdJAdCmrSxjrdV61yHZ5uClrULaXdzmoKrL1Qr3EMWFp
A97eTM+sw1Av5vTIar52vn8pYeKKxehwxjDiVV1uJXbc6xZ1DgRKmDWVJD/ToTyBPKpZ93O6Njo5
MMulbPDm4Naavl0alou+ps7w2NFENe7xzT93aEMtC1kxyFdP9IHHgI6IS3i/ZBWXk0CtralEixVY
F8Adjg2Wz3+WVGiJ0FkwavsOO8y35lN30SmbS9w2wy1wxP9yuzJkz+q9b7b9kZmwVwa8T4oFQw7C
Dm7JptLTExYVS43uMGP5M84W6BfvMbBZU760LrWBEl7rMZRcU5+o8txQTWIItwqHSW1CuVTYDiPV
8X8+0tu8O+DozrMI0+0CRIMFtUBJRjoIMtRik0EUjbF2zxQKszdP9PetExM3D59jKyaHFLlMHE1+
RZv369uGmH/OVufF8OA1vR7qF/xeXNxHbTmJFAwGTI/Qsl0SeNlYvJqu7/KibdBTRwziM2WNRahc
ErU8OevF0ErHkyFd2gv3abAwKeKTl8Vckr+D3o2zbIwtnuv8Y2sY+73Czc4e5yTDzahyKZL+WeOA
s3FEMUYYBwt/GgfTidP7c82msxL1P+xTmAJt8HRh7VQNkbv0bEPR95RVMQ8coDWsHziUd7KfE/07
zzgfifU6M2x4dNrGybfHGAabkQbqej5DJ3QGs0LKov39FPRj19OfrZY0rkMYQsF/wlMM3HBYodah
kyKRhAwj6X9SjJkg4xVeaCKUDfjKU/vIRswCywolOuyzGHjX1MXkrkIV88jI2CcMHR/fzqxcNdkN
/cHrA2CuL+hikkHeTjMJdOhlWHIC+1t0MKm6TVePXjaEbgOOavB0Q7P3mU5G0cGnVvY4y5Lo//2G
Vd81KmmnuokofiupUbhm6awjZmPByWBx69F+vpGGlyAbQcYalCoNfBw+o5yZAbqPMqBuODNtjHIv
RKnrvWDm1OWDogGBvuV8MMHcHqwf4QXkxyk6LvZBsSaR+F4nlWcxVKI6kLHTXuf21bOYgJZoAbLa
xiiQw4ydI62+vmpBOgmjMKoahvFiqXF8WAF/iYfOOD3Fs4mHsL5CFQPbPQtKGcbRE+Cq4Y4Z1mcH
nYss79WmEG1EaEtieq+ZSX3mYqVBWDXgXEkKMZ9wKspDQ9q8WrCywpatVQXB2j6H1Sz5glxz+OZm
ZeFatnddrkDmozKRAIinEPkGctHEl3mNFSLFLPXU63Y74vc5vNfpDX4LptFJW/tuwNnrlVR6Sfxc
98+2tSlCTLmnORenFcYugobZEAj53PleGELocFyM8MSGKzbnSQ6aKNsGOrsxgmYRHKrnTRW19v9p
jjlu75aZYtl7sudCQhq1oTegc6mEF/WXsQJOjbLW+IwGAe98oF3mE2CNRMyvXgpwxcQ7XFj7ZopJ
4U12PgwQwJc36YnPEFQbcXNAmrP4c2e9lktiBIUmZJgqnKWEoJi4m5/SJa1T0vfKSWktu4q80JqV
jT+R3ulbAGDqH8wqtlnUSKQ1qIePvX4elMvvA8flQ8+W6hlF+6AG1K/iIZgtO/AJCQMILk2MEoEP
Uld3xclChjMYui2xaOQ06lluVgj5Q/0yU+AzlK576Ip8ceP1tJ7C+UzrpI9uiMfMJQJTyXSISlvR
cAiBz+Q08DZghFVmr5De2kxBqsHK9j8+iR08518iMGmk5QmToiDUbUyg02Z4mCPJcfMUza/GuTVM
TMVnt3vvdFZRtAwanUCUQf5Piw6PJWDUIwCPvO8KmhyJHQweHYV6GnDXELajmS+laCtJ+B1CR+S1
Siww2RhAS3+3GetKWqMRBC4r0Zk+ZQtyhFcdv50e5h6elKGktAc/tFeIVdqEi78ZxkOUyOpAT9iB
ILlgHNGwCR8dO3CO/eMFLSL6anEDq8ZgKE2BUfXx1DpPQhftvxV66vQNFWMDlIcPfmD07RBpyrvR
4sUd/Xh8XUnALD+mp5IFfr8Y2jXOW7YepqI7mXFFgKTriGmYB6iZ168cbIkWFyk0dqT1ZhsogjWQ
jzeSmlag2RmF3kPersIpLFmH8HiI2aAucoOnOLk0xDYT8LoNTH327ac1OOHe8H8bcLHTq0iU9/T8
loAW0KtXRU4X9c+j39Tjd5ny1OdHqJ2Z2YuhlFRgnktT2iQ68buJN65SappMGZBnsFQvtOBOJp2n
TiRiJrUH8iXyFQEBr1tNACmtDPM8TiuXOtCusvBDNzsv6i6mc/9nZDpBr58ed7Bjmyry9shUO6aD
yhQGuLusUfdTEQirqSDOG7UsdKt/Wjt2vDI1n223s/JfCswKtQBOVyW9k7Egsp+vrk4UsuWBEKQI
vg3UK6wnaKNuw8q2HpxDi6BlGjiCJULKnhWjwuS8eY0aARET43NGzkuOKpCVy4nmO7DleqL2mxoT
WwfWrDWo3Jac1rN32v1TJKWvSaQnxZBWxdPZsh8R6ZeMR2m3XS3FF7VuS+HLfJgfGrWghtT80Zaq
QXkyPHDCfD1luW8nJ8LSdvEo1eceqsl8huy8QRwfUhXc9ApnPwercl56gIoUNFrqEHCkrLidWAjq
l9pnxUkzwA1iLNm9Qj5L2c0B5ibuZD/jzIdzpxD8fGnSjIQ+jox1a1Ys3EeIKoeeIdKQeT8VGl6C
l9INrl0hijomRRaTF99AU3SoY7kOiKaVGdYw6fwp5Xz5c8itE1t7+eAy8Zuso/LMlOTcPqS3XlMx
LmOiMaG3P41sTZxWpBpnQu8JGLwE2THYaqAJctn9mLiSAawabE3wa6htHA4H2La3NKbqcoUlQRcQ
XmONnfDurKKdfJ49zjL4HzBjDcSOgGG990KunQH+QJ2keiuqeNU+oY9WrUdm5pyTLX8+0NBlG2IU
smx915E4LymUzkw9GH+XYoiZJ3U50JHXVUU1ReG/ljreNw52BeQB0lGYUPQ82E/gRf0F5adTLmtd
gqEcBn5N/bbirBDtvIp5aJGjznB42RAiS8HZZb2A7yLxWtgaIttCFbKvQdTjlb+UJHBgaDzfg4q7
oeam5zJhdUtJD9XkuEGOobcqm5lkHWX2CU0PI7RK0UJyypn/GrEvfVNhP8y+7A1vOT4W63x34bsj
x/PRj39cizyu7jcXkPRZkWFJbZEU9tE/WjqACWonSafiAJo5PwVRe6PK5vsO3jks249wDEpiB5GJ
TK3BlFbl5wMMyMLagwE+xdVArZa7+TSPkd7gBdneE7LtJ6qf1W/AWQR08y4KfK0oshpS0qbGljNK
Zz2Gy2U7lMwU8fPfPFkBbKZFcNnCn5Zn9JG6B2gbuwsHVFrCUCt9unsVJAIK8FBxJ+sfmHR+0tHs
+YU9kYwdMacgubEO1A/l7JVgitqqD+WKrQn2YUrDOdFJAOqAp4DF8P8DofPvfGm3Yn9uMYPUwl4S
s11nRkuP+Zc5u7SsC3w9KIQQnUUTFCTJz6TJntqntA6hwYAJNhTS2XXxsxBP8wmURt3oU+s6EnxL
tjFcJUN2ahM8fM5t67/B6a4QFd2O1M64moKHWdOo8/ODUAymLkbmEhp7uS0sZ6b9wxzgcHxfF/Hv
vRIIREO1qyQJJwAm2NjMTFqEm7Ell9B1Eh5e5bK2UFL3DiBAORj1tBjy6mSH4nRyj9fduuXfciuL
RsccufVaO+67jukVDkqMnVhUwcCdt1RAct/m0NG6/+NJHE7GcT6ei9J83AUhtsbH+B/Rgi5XUFyg
ajros30O1I47uZOZAUAKglGCCF+5clFgZEiDjsSYuV5TmVxPPxwcYZEJo3LCt9K6I1TG/yvNi/V6
5p3x1owEKwOsOFlJn3cCchMxBAvik5LjVxfovsJD1xTN63xIE0avrq5VydCdo4XUN79N/L8md09u
R7i0EymudAfpq+dr5aWGO97QLYrFY53cd15Ep9nxlt88l4AooxhQtN1+QNi6Z7BcnAV95+eZ9hMI
PzyB3sBdCf3BaPcahEc4yDvoQn2VKHzhTT6+UnMg3ZEPnWfkZqNiX+nYVutlHMEhlVvPDo9looB7
A1qoV0hG4QIJb3mKNwHvmUC8mL5JmSrLfrliz66WN4w2jaOgLQmKS6YgGAmV+hl0uABdrbX77aHH
5JfloeaUF2MvZMYXLZDgjTd9EiwcipnEBhSDJEnmuOaPqyxAPXpkSTtqbRCkHTrC/lzfA7Sur9Te
lDPwojxgb5hWcC2XwoZW5sSPw4VIb7ZLaH92aLykxaOLN36yXOFuP+5eqbAGDhUii+UeaI976UIT
14hKW4Rp6un4sshbZf5K8JNPRmPwtEsf8PFFabR91IEoGjYzIvq6nKjKi1xRHEuj2KfyCJLjmuyP
ij+TgObXnPKEY1cMu0O8nBpMJzUlXfyguVQoGURRb8I0X5MDZj7hxk9d9rKB/R4xGpLAU0UzlxRz
QoA3vBD54e615Vtf/ylApzr9ldS5a+HcjOOrw/1oSet2YE6Rs/UvQpYgeU2lzM4l3AijJriGyIvN
coJfdLqursHIgDB7Sb10cKATrcvLEwOAzLt64z6xURJ3+FZWUQA9G51yu8JmXoHeofb8Yr3VC152
WeQn3SjHh6+6D5WKnzAgpTyIN25w8VrVWyf9W8tHjQEdMX0MTtL0sda/VFIvaDbWmEkAXoRSPa90
NXLPXDTkXCMud24/fe5tEh8XRpe6AVBDaj2svsSiMXBhfihwUOjQAIe+DX3CgJ28uNUenX3pNSnm
icvbRAL7g60seXLH9ZhdXGBz4N0o207WmKOcjx0DfD4bMActvxanMlmJfOwwvCBdqD+GG1bVaLnW
/mhZ6u6JmnAbCTKOJz3ZkjSNvZeYFGK7P84pA5qUGumMIFwmNqi5wsv6zau/W/R1n0Nx7NpJtyIH
ESMsxApb+wXxJQwn/PxPctLX7/UZ31hULYvAagN9OJrjwyNa1fLqysBDq4XJeBOljo8bF+4KZ1OW
VUY/z9hweOav9Gcc3KUaWwVk02GWvBN0YpVB7zDkCKDwgzphVczXlxw1asPSlJYFB78IgF2o9L0l
k7G1/ZN2VnR7etKVbFdliP4KlTIXVueVq4Ara+XJmh48qHgdODHeAqmNNfYulfPC/UmqJhnsCelR
0nd8fMyIz/6z8YwlnHKaM72fV4cNDPhAV4biYzN7tAKByRVkgvknjtY6yxMBp3r2mt0bK3tcyRp1
9Rt7kZRFuC9JQEtsj4lr9ls9b4bknxlcRzczsPGBywjHb0/BkCCQsC3HgpWNSLR+0TYfrmPbghmM
5zCqedNiaRLxgKJnvryid0YIlji5QJwstAnC1Z60HEC8HOqWVwrhKqZTTlNUtAnihxn4IdY4GQhg
rLuwq47KzswJTMvuoDGmrusviG2zjNkRwxtHNsNyTDzhAA7Equuc8AOF4X+MyNfZ10yLWoxCVgmC
ASWEnLTU4Z7EkJCG80i962AEx0Y8S2sPoSWrOLZGt8cO90jPeDFr7tzNYF75I4dAc6Sv9S0/J53E
n+Lc4FUXhVTXcJsDI3cWkAagGY/gUmwXmvUYEjO9FIaU3Dmq2S3UJfg4/rd5/VctFkyGN5XK/cXY
oHX6B2HFoxpL6E8ks2I7j41FGu0T/AztY/xyjNs00WTlUw8drzmgLEe97AC4YKL21Li2C4V2Dz75
V+mygPvexDJ+2KyUmZ5dkYKDtNlPyx+unmA9VgT+LB5SA4E+rYKwfdDeJMmbYW5kRcn2GfkYex1p
IMxLppcJkHYYavkJa8C5pMxK6xOKjAWAG5eo96RkJyGGQWMQ7rsVJnouXC+rnG9AbmqXYkpj87il
1p3TCNXzotDGYklRNucOPNJDPTFnhc14QLo2YEfxdln7B1ctuedezEMD1VyE5LLEkhPqU7FAdYTA
IqQ3iaL3tZ+1ARTyt5r1XWNjhuGsSxXlIq+vazV+Cbv6WlGOirTc1JABbf5DUb8gh30hBRYWqU7C
Anek37JIK6CE1vZYjWFGTV3Xm5gxL3UxGfmOA+Cx7dsDuyXsTlDyeZUJyO98jTWoMkbhX4/lHBay
JOvWBh97kn+xyiSsmwL8EsL7ElsGQQQ+jViChfHTeuciZTW3UBc2Jwz2ssQBHp12cFu0vWOnWI4X
d0fD5Pd0tRx5NP3Ceuv9ervB15esp5q3Ei7YZpieYdDpVexxGl++YaI+rpHtRJy1sM3l5jWiKtPV
EThMnIl4jzsMOXGMOR1ozdbP81+3w1gZidWHdIH2nXEhKbcrv3JR6mbrID9MXKoX9TtDjbdylTfb
brwOe/IkXEmHFMEOQTMUTaBcRzqrDMDeHWY/6DhhowlEh2NZE3NJH5u5QI/Ufz/T+WZiyuFNIjNE
WtbThHOvRNZm4eASvddZYhbtAeQLs5rnw4fwquO6lPBTVRmSyPvozfJZiMtvpuqaWx4H9kUte1Bn
h4sJKXwZkPp2Ml8a5PoEtZeMPqCXDlpmG1rUYHLv/qK9ro/RsrBSHDS5c100+Df+5AaTseFkfvhW
5MX7yiO5ilgPhvZhui2ahZEqzxmV8XGmhjd1AaP7OvRFhy3JeXa9Rqtr1Y5ZZnVsyeqH3Jif+FIo
DfQyACUhBfJ/2p/qv0pIYrtd1qOHE9gEPRL2qW7tEn1j5+hD7gqqsmKPrAzbLUVHAsegGFkoPQZ0
FmYvJ68LoBcY33IdwNqXX+pGZ2HucncE/Jpz+cOWtVxceIfM9Ayy1vv1TBxtf5CFXDAcuRhfvVhU
pkij665knOOM0EXjhKuRWli8XUSFKl4BfLzqCTxuxb9P4aTOnzzmjqFF6AxDLVCTzwij9xZa99ey
EgZPBvfa70M84iCLajZmiMxzbqHKWyTqytRP8HJNmf4MC1ayEOL/d/AmAR6kGZXzXSyNYVnx7Oqz
ON9RQoDotU278PnPihUTS/X8XmdfNucfstUSDIxRWad8OIwU8xflXsJv0ADsBdlzNLulCdE7TGjd
JBeXuUkNhGwdwtxG/uXUeEITM3dRMzRB5wkRnUQE9OZKhTKAT7YIJnD1tl6rup7YCEnaSUggBOHA
N+nN6KvhVuK/ttpwnJKdltaUfA8ihgZmAAQOnIHYizluI232AtTaS+2KXgOreN1zAjvHIW+7HuON
zZrqwDn3CPvtqzFnpJ5j7AQ9YKdydu6oZEFbr8Qg28CsW2UoO3K+gF1JAyI7wmvI3KiUl80iFcjl
urtdre13z2CCdKg+f39ZXxMpXIr7WAcFNJekvhhAMXUBRy4Dw5RwAI8pzxuvlGTe9MG94J1Yz2eq
nTiA1nW3d4l5ZxX4fR9U+gYufPGJ0Udw0ZClmdBVWoQcZEctCbmbSgYGfvFcerTan+zwQ0vSiLIY
vOuwg9N09X+qh1vhGqIr+QLMptVIhKn5iFRijzUlff+PJGObbNbhNk+aH8Du16KB9Mp5T7Q6cuRR
BcAZxSWo2Ms6vBdY9maWCY871SaE368L5U6ghlRQSjrvGOFg6+AXiMJndbuxJKxSbEWfcLYFVPzO
knMTRFueKB1EN+uHPO+rUAvl/x3XJdu7j8svgT3NasYocmbxbUKyBpJc7D4Imy51G7t1L0prJvWi
+tWa2gOHYo7AOfbmtic6iTm8WCpAj0FDFwxf0CBDWa67K5xmH/g01v8yjUUWmsdcKrbQ4DgoIyLB
vDMHBUJdloJk7RpuGcLUtCgr2WlOsc+MYaYz+Y0FAAjDvIOlUQXCbg/Yvuwc58Kk5azH4CSfPoPt
/V/6HSbebi8p/W3H1LPLDZJS60UYYOY3nN58o2hXCrPit9ArXN7qx86I3Y0IOSvvkfAXFJRFnuOA
pQ+hR1WUyJYhs/DnA1Ze0EU0xli/Rm5uBgR9kwlAPvmAOjkJkKGGsQ8aigUJipuTagaqb6vqIfpo
zBPHo1Gl17ozzuFnhuxeUTNMQNY3C59dUrPKIvDJZlbksukUO9lNk0WwptA2KmblHQuPBWh9urRN
s7mGje8qq6DvRHMIhd1Ea9mrywIwZ+4Up7hTyZsMVm0vRnuzMMQKFWxsu4rstvKR4cQZolqLgCSy
1E+XAyxXruTIBx29tZFgzxgTKMpbfkIxD+eM6ZK1CCuRjT17gEGLQN9V+tqSrBs9WJrP0wt95NjR
jscKEsSFjmRY5TSXcG5NWVvODJ5Vy49FxnNfDKs01U9nbQ5barbfpSPOwqG31WRya4o+Hwqz81rK
afkT8Jsw26lbegZFLUD2avKx7tWZB+RtxiLYAmP+09eD5sKZzUIoNB/qWxWw10cSdHAKMG17p8If
cI+DMiAeH4SukjM0IvLee3T9rCJhXuye5GdwvPV2X14zcnmHZluj+tXTJoG27xPSrHXU9w8E8v9w
v9u4CPL1ANq2BP5xdk0jrQo5RAtPAwocSgTfrpMUfLsxuTNg1u1Hf1lc6Cv6o7mGg4Mx6JCGc80D
TSXu0qdRo0yN7xznXzSAK7FLdS8SxmSxR5Aosfm8Koz38/ZHPGo4ERs9DF+FVaKPl68AucQWFtBr
UZ1Gb6BJDKQ7rU7DumAm7IbHu1T0kjm6WMX1SpB1UFehuO9+f7uvXCfeAgf43kteNuV8v2qDr1+n
wfTsc5SDiWPwuPH9ZnJ7wL1X5QAQf9lGZ3biYTmmKQ/kT71I2+h8JilCa3kYk+ZYsXOCAFK168q7
Ohqd9yAbiC1HpTUmpXawEKl7G0KkfCCBOEEhKQH+CitAe/m6DxhcVK0db4XZ9qhkGQRBkyGPwGbR
ON8gnmi0bnN08jseq3twhvAklaugRv27xwfNS4iaTTQsNpjc+WaJjjL3LHNz9A+WOUaE2FOGguaK
KywbiESmQEt7lxgsfd38ZW1Uaqxp8qGJgFTwTLABaaPzxBFbktjW0gmT5pgSPDFdueJxmyMR1cde
CFCmxWptyyo1I+gfNr3UY2E2haht+fz5TJrnKQsokoKGGPKcp/N/Of3a5+HKbI+0P5DX6roQrok3
zLY6UWB7/3qKomMHUKjVr5jtJyW2DvbnJSsy9+sw+9XljKeOAAsRV7WrQOdG89fsHKAK3iHWEkft
X6+IUiFBTz8m2w6Vp8QjTJMv88CWfQ+pBgTK9IwP7ZemomUqEsnY6iQmkNunpc9xqRPEDHGGa8qH
TNchAjBPvfbEqCRT/P45aiilRnur47s/COuAQ+5ZzhrUyrEY4tutNSkGZZyPUy1YuYfezvbSfeEN
m76PauQVYlOtXDVohy+VFPV67FCg4HvHZPqxsS3NbH2+z8aYJ2EBuKcSMKZkhkP3pKt6LrUEFq2y
O788B/tPblMpVAKPGH1z8cQbwootB18C3AoNJKFIiHM22JQu9Vf0KDgbGqNU1ktp1Rd58kX9H4uE
yTQrNmxW4bsWBQs0JBuwejp4WL+odB+Dva81jxkQUYtqcjBEl8oI4QDGhnQuJqTZ+3UyjvgJqcx7
/A5HpxKBFwo5nuxd3/5oY7tCm64i+LScbLmZZ1JAocC8S2mzOCObqLlujhSs7eUjaNYw7A9Z3LTx
g41lLcdGGwjSFR06E8RT9x0dPxu5nvLFQUPgmc3h/1ZNv63HLLnILjrglSR4m5iRZ4qBgdCZrbK1
/QEFHmcKfdoegW9BWeEJl9YQ3T4QgIkzdQQR5MCvuwnsB4NtxEUWQQq0pLROSk5drI0PxsGZ0gJv
Drm0mAuGP9OsAZS1KSI7X+VNXN8+7YhDQpUqVh68n/4+okfDb7P1M1pIJft8Cuprwk9tSMzjS3zs
Rr9ei3ewBrp4haGQ0eKcrIKTLGpY41hmp0PmM1IPOz9+DzVVmDKhMDnSIRAoK+Gqn1pt9suyCFSS
NBFcBclNEyiR1dmpkb4nM+LZmgPTE7CCH29C64JRbdQXZ5PH9i0YOg09vR2Ym7qKEjhJzHkIWkWq
gfWKgwXcLJvOSyAahwyUy5Ct+vdMqXuUE+z4Aub0Uyhdlv9qau/NzseVRW1qaMPMjc47u+6Nd741
Wk6T1BKVpnAz3TZtchNk0tITdhAP0MHUtxF2VkPzVGbA8ORHlEIEWmSPV8Yx/vvPeZTexQgDkW0O
HfsxZblC6wq20Q5EfOPGLsvyxOv2tN4rIxBehhw7aVLzVgBJMC9SfNYgt4FFAXfLgYCzdgCIUdll
QFl6VMa5iySQy2TxGtGitWE1KAjLQBSamth4V1QoV/m5hAi/ti4AyED7p3TlTdM4tbG0q0RME8/n
/1FIWeByoq3JzW8sOdtGD9T85ye3lR53x8CHksq60XR7kItA5cEF+eyKOCdWuBmmS/4u/Ty3dkZi
amV797pTvs1qrsGyd8x9Qeg2rpNGead6sNxIwjY77LCzA+myTi2cworwk5U8wtMTb6AP6griOms7
wNfOBNzPwnl7ODo98Por7t2c1S4WRIsYi7lmPIgJQFj5ZQkWegJTNOq5fIZQC9CBDh5bA9uyk+Qr
7JBfHlkalwt2SOmeRuAe/jeGAtIOspZcMFUqLJBUSVG0hyoo85kHAZx6wlc6txherHZrKxWE0HTz
KzNYDy+dI1GRuT0+atJKbZyCpme/2jQyy7ocYUZ9PLyn0fEcAMQYVe7/q/0XH//JMQQ5ehbdQFjM
kDUN9ra9A8MIK+ti0EBdMp8tTygrA71sUgPVT/xrrWCRTbR51Q5E++/if/QiMgfpwZGyvOX1ZBWA
yuE0ITNMkp09Hgw+4jsaibUxRUdhvMqTjSY9tF+CsO4VfgLtrgQXXsgYIsSZtO6g04LQ04iLlggr
ZP34CcgPfxC2fAo8qgAhvM7VIuQ3ABaNpYwqr9I0I8rUPhDK9e/pyP8JBb3ZFMnFNXs2Cq9hO1+3
YBGoHU3rD9ywDbaV5aSLAZaALh5+zjH99xey4eWBQkKbJ0sVB9/aJcHgmx/Sz8MEjjV2GOgASILh
okQO7IhIcVgEm9XCTGmW7x4HioVv64VaVSbAEx9/P++J4uimCxM9arYKtCueXUrAYLKYCxMY1W4y
puM58uk0aU0OkYkCDoGvzJvGJK9STGx1UKB2Q00aYwiC2XabFVJ3144vbIK1thvyUsYUJWI+D0/I
92Ypz3xzMSnN1+mwL1Wn5AHeu+X97/kDLNgJrsoR24F3uyalezoMZaaMS21/vP1fGDnj619b4DO3
rMKvecYHNNpNY+7qb1+2XddSZOw8lVAvje3HH18s5R5nU0dEQg/YbGaFkEB33ntFArA85U0EnynE
H9NulOJPtNXhPuQtnxulNGA3YuSosCUnyIPhAoyKZboxsHSFPejbbYqt+q4Awn9npSda/9CUeMsj
wUcliW80urYa6O2oQotLcwi/3cZjT7EThdavkiTix5XcUdH5RphpCwdGb0ZQQWgctuiGTCGGc4lZ
ZEuchVx8uU6KZY7FOf7zef3fZ91CUeftr9e5zn8FZYnrx07QoMwvhPXtyFG6cz9WQZJubb/T+2V1
zotpUtwyNown0teQBdWpzzGBO+nF/GxO7EZr6a9YDmXc1u/Io2WqwCIRF6zNTMAS4E6rBqWEf6Ad
SvjMMHEUfjZ3P9TyBhiFVb6PzDvMEZJUUwQFAaizGQ0xOV7D3PRyA268T2B/07BgclCrTvGg5C+L
G98/5A70cwtF9oftoyNhNX+ki+1guwJ5eWJ1iJkXTKMQrr+l96Jed/dhIJlQBTT5L/xPIlPFPn4W
8X0G2oeqttPUDB+pCwt/8KQVZIjWrCk8DmPJKodriM69/boF0lRHOnORp8sD9GcaIK8k67MZ48UI
i9rb6RYK+FLq6bOJsPaHGfSsIvszg2rp8v4Hw4Hpd0jLBq+XMjnae78UEChzgvsDnczT5YdSDn9U
WMFAJI64BACmEy5v4VOJbLdZjCVULWA7yLmsYx+pmlvv7u89/C92MzJB98DO21wcVM3qGh0BpuWm
YS7+VJrN84tTqzkkJZ+I8lxfDLQskg3tgTFO2pkzEyElk6/OQvJbU9xWormzBbWhGuaIx3Tk10pA
9ZU5+nfISzIi9CePiCA7pshFOqPeNYQeUmsz45/NCsSq9DVQ9piPKRU2WjhnI4TQo4ELqFtx0QOh
WNFN4Ua9aXPtfZE/oLUSOnqDaMX2WtMgvczsWD9Ivu9rVfHIVwZydne7iKEieGI71wvWs8VqMWnH
bv4VWOpdDESacDbVHxrXBzfW0iapWB5f08E1R+GqPZrXpGewkmqUwUcKzutoacsrbnGMUBwYNzmi
YIBumjA1PtOHW++zWHqsQBkaV6bSlJXTncLjzo+uOe/mAcSz75N1Mju8kPRU2rbH2GKnyId9Owqb
dGs+Cy7AHLmCSK7IWXDvZQqgwUveSzUgqeqEvZC+Zrm2Mk9JYSpmx3LSSSrTmgW6YfCz8o//9QYZ
akTMLoRRoPQRzyoNWUrDbDgeBxyPWiX6+4KjFlsKtyqE8vT8BHQW49d9W1gp7Mo7JRQo9YoHKVUD
w9nX2ufZK3nOBIPnCEBx+8/LHYyqRA4Xx2fu6+QuYaMcSbKLQc+h04SuhZ1VILQn8dGkb/gjfeqz
bFYPDN62NCkpn6aVUZVlVjQtd47s1VNtohvohk9uJ1iS1hucfFFZLM7L73XPSEeb3iSJIAL+ItZK
9CJX4ykWkJodKwF1aigpz85uOYN+JxXJuqePZPddWEMDJiXiPFdiRxruH4Qi3TX4qEEzoGZYBa83
hUHHUlER49TT3R+G9Rh/mDfBUNPwEbZT/kDY6o6T8vmzDt+yimwuGZvKdv/eF2imcUOArNk/fzIq
0c66QCOdwSiiSN0GoIuqdbG/ylxSlUfVgs56Oatue3e7aYhLqtz83H9s/7j9NMBUdp7+QKyXG7Kf
Jtd74gJoSYJSWiL6ACNFsN5i6QmcCJLySSxchhzH9QCo/lXXCCIDcd01pqpQjfy/jxDOFwO7e6K0
gSADLJdo55Nqg8PVN8SZelUur2k5bgW+kPdmSP4PUknmjT7bH3zVJOZzG/lnF4waI9aqZJQ3E5Hb
2dTRPENEYfzap2nHVCHLJgm6l4g1g/nwwXqkAKAcSSLrZMOC5lxBU6NIsN2hbNOaFhMzW0IkQrAs
oKEVCbGvoNGRf1BsOJv+PvhjbbFNXxfI6zaWrYsphcI8WxOSg82ilj2ARFrr7rWMObyFws5YAqS/
c+o0mhnXMeGerC1Z4pRgO4jKufRX6nPEsxUY6cgiGTd/2h+t5p6xeEYUuqM0GYkPDu1nD2uTN0OM
bWyGEjzATTeYNB8/vi6bFw3MV1vjFBAv/Wu6YOohtXWoL+L7vvruhXKhl/6mGj+qhGnP8r8qDUKZ
v/lPRfiXo7yepojzPeDqEWIYnsRA88/8DcyqpOZX8V319ca/b3RVkZ5M9XLURT1ZGI8MOOMG2Upx
F8bQV8kY8BxELv+o7mBRWj7w5gjRs533S8/Z7l60ZZbYImRWHQYSOt8SBMQ1u0jERkIEmpBDA9yR
StYAgyGCH5ndk+2P1VhsOUL/ZqZDW0hKrjk1kHySoGklRzZnZjCX7LoS1lOTisGiyv5qlbYwkdiS
eV+p9D5yTmYO8F3KIwXg0f5T5AzVWTG/0Q/CB0+ccjiFH54u+zA11VCKDzV4V1cxNGTC0DQMNFaG
KtGsVQoJRzIlwOh80xXwviRczKC8/vewu8o0h7IBZ4tGrQnJOzTAc4n0f+gojOis+UI7fYqozsJH
mfPipp/Q4V7Lwpt5ikXJGdSUlu3gedrfKAjm8N1s/VlfvJGh0s+7MHjF+KbeW0lHl5T5uVpiofJm
ePL3J6CqZMOBIgGEZT/xSCCDANtu3rU+HZyI9DmcobEI+chumCxgx9UyzqFcZ9cUdugfFwHp2m4K
f8agGLIBwOOjrpiTctXR10qvISdCZ3Ahsy45NhFKTdIsyvcH5+GVQRalbvulgeuIasfRfqJHx2IN
418FfZtv27gY9c0N+Gym8I2T6J8bCPKUAx75yZN69zDKe/1GJ1jCvB1nhRVxPvzx0hwWRhKKLamB
In9jvM3Sw2EAUYA9M6A2HQ7s+k12YURh05hxhHNx3lnuNUbdzinzH7MST+lUcHpHgJmm//EiK/LB
3V7U8PXvW3nZlanU06oXT9dJCKZLFgMqBUnu7YIHjtdT3wS+fFRkLYoqRhi6p61Xyx8ji+c5U7Y4
VIKAgu1WZu/lxRb7R3u99laCPrsvQ04Hc4VwJkg5TmO/3ON2AWNdj87g7/vQUS62LDBm6U90x/XU
RCThs2ORiKwgeeAtIbWKpY9b+e2F8F0kYheGQug3qe97gwGCWnaJLaQnDLVIgTHraTUrv4oeAUjW
klVXDRwzXbHY6qFAr2JqwSUA1QAQncSAnyv7ylGUFA8dAbNOwHpRTwlodifAc6vo993sUOb4QKXL
YLHk34ptIjJ7oKrsnq44WBQ9M7bu+rBQG8Kgr3ITgu99AwPUe1oMmyIahKGGuLIz0E6MxG2IlHeU
zNfOKPNxvTRp2Qtb5pNvPsaGAJoosmbz8mztsdz0wQCMyzOi54M6qL0DIWr1/dkUQWO9FQmBmPNq
OOWT21RGeWEkCiFpNODPfo4Dd2Wk4Wd1An9Gvmj2twJQm828pmgxOAwQavUUyUj6pDHisXZ8OEyj
KO5fIWnVDJ8+w5L+4u4s6bZwYV/Jri3Ri70IAsi0aABYyaijdzHc5P8ASE4lk0qvtHlO5e5NZKXq
kJw2e/pE/oQ/u5VS1pHDkkC5K16+Ilibxieq5TLAGUNn+dZ2O4h7V21+S4yMA47A+hqIvxr2n2Wi
BGp04peKddProzKmFIpDCOTqDKstI0KQb3lXXyuQ09LJzxyTk/9mw628a4IcgbHsQks+duyrW0MZ
wkc2oq1Wr5lHmtv5DnL7oWc9omW5Mh2HmOcYxUFtOgCnLiSLL8oP12czVQ/TdI8vH5lbKuhBjYPz
a5spqDCyTxpnoOBHIN8vU0qyWADaNVIY+z7DG8BM2yCAG9UUzTqCZXeePUoayhs7lVAuUe5ShpiB
Gns7GO0hJmAzpP7pSmMTCOln3TM/z50Ido8bV7BbR02IlmYHjcWsoNQ6/Ekn8Tf8TrA5IQyXn4da
kP9WxuwXfa/zjvX+Pz36mLrN+giMGLn+bHnMe/+Z7dEvWheuILcoZoW9BWNh3i3F5UTomee3pAyM
6r4FZ/hD/hvSuAmi2tHoZ2Gry1LLFjRQDR8THnH+qxuD8qlAItnpsjWhWeFTeitzIxbogto7fEwM
zsJBr9u501E6YB1FU3Hbv1ka+M6ljsV6d9Lf00jDFdfDvtRmqU3Z6s9/7/vA3u+Q94FVrqkZp/OW
XpQkCv6/sLj4JBh0SIGRESxGxs8EmWFtoMyr8Ui46kXQ5C63bPG/H5R/EcKkUkrF3hBGXIT7/5YO
HA9oB6e7DpI+Tywa3ozrrihQ/415y4UsTcF6EP5tsuQvoDx2KMQ/NDeXZeAiI/47wHWLIVoJon19
jlmH0K32ajO8uKlqjA7Rbp+KsslWRO9Wl4NFi5HcJv3pkCY7vrSqX20b1HKMJOCC0gtMo5grZThk
6QovXLL0M2RHA2Jco2IpD2pfZ6oXcGFkKjH4LSGMxvTThd9c24DwEDcgr6YU9vWVHeUBddNRBH/1
Qjs2HpgFaAo/DhLHLTfIo5dn1i50C+DpHNkbqJSxTbgWEPhKeHPPWHaYysg5+A/WSVx3umLeH2ga
82bSL8BE49x7FAMrihG/+DnNaXb57LkjDh+6Vx6XLeCyqxns0on7Oa3YX6RdNv28nCfp3HtHtQ6k
C5fezVbP9KxPFSop6FyM40IVn3Vvahb/0s0jg//RykPurt9W4PBjaeb3BtCLmLhR99Mjtplh4Nwp
rk0MgN64OugOcPJsYT3S3MW5d+r0TzQs8dWFhqFwydNNYptmsKPVcxcerUvNuvr+M+Chu2I0lFan
rYZp142b09txzsW9ZxzHEKtkHnf2bxTjHuRqpxBdJx2IZVZzcAGzjyBa7C1AqWkueBNhaOToE7RC
lqLS3UTia/MHLQCF8OsSOPiEt4KbAsRJTiSL8iTQTpj4S6Ca72A/PAYhFYZqhAlUFWVxH7HMoI6o
cyEmtqbyHLBMkIvsHhWJg+hOqVgacc08CyJg3ChUaksq8B8OUj1N8IvgcEKQJJn4QT+3Ur0CGGKK
8+dsO1QjNtp13mQ9D7RgQ0wNarczP3tIoN7M8rIj6T90jVpktD3siYXB3ueEH6TwLcTqojIKZ1MH
Q3VehLzHf3Bp5KAhSMJpcdsb1hAWNwBfuWFfFcDBlj3dsRbfPVV8e1x+PxVF8g+Lz3FJZ6L/E+Q6
DPzRmAglDlbhwvuzg8yBulNv4mn3EUTIf/jztUttA3STG/dj6kZa5ddfKEYs6rE+SVaL3+rdd2Dm
JdH5RpuBJ2wVdc8Bk256VcY0hH06gu18LlwZ7ribYqGttGfXs8DUX1VDg+46o1+v/CUyXJ4wnrRZ
KTJs2bV3urwtLrqsEu1fOeJ4JU2iP3QESh8hqOsgnr3G2x3YNbN8mwNfCL0quK3Fm1TgviHSFSR+
KkQ8sV6Ka8CTWM7usJy4Unf00DTctDPu867Hg+ux43eJTfddzgS0GP56yZ6kd71XP/xi+BM19yhS
0/Q9+gfGav6vsvr1fRptYogVF1MqSJxtZrI6VasaR17KKRbHK1oY3lGIG3syfyc+dlSHSeSrPLvS
8IJKFA5I6QHbFdSUVNstgxzpBkbrIksqjYqxEQ5lv1YHdAKiIIUPDDVs0WVw/mUX3YRf1W0Kghmr
hMk5/qCv7WLipRG3IcyFKl9dm6YeKVgYGH5gZmCqFRcRLFbMKrchjAFikazauqSvhI65JyJBvY7B
I7v7Iid6WoSbel+5qpr7e2ol2kHwcVAiSUOUvdjYTWAX5Ah4KgNISsOHv4G6haRBA+oeLNJrK6B8
Uimo/u4y7VJ7SEegM7tHhmcJpQgKdMX/FPMPULu2FzM4LajeLCplKts1STEf1/F0d/CwcdYOtq0c
GALtMAjc0ymV2z0RrxkVB3xUsk+zjDq5oQDRhhmeUbnC8PhoFnzlePlbuAJIlDeu/ZQ5fceoTIV2
bYr9kJQrR9GpRmRtqFQsM8zKTMBJGaapDcHGjp24ltVJ1oc+8f9/qlYjssREqDGTMN4O9moAi2Ur
W9OaUiL3APQia0BZurzxYvf+aVlCoR/fQxGZHrorz/3WHnY4OqI3vx0/9bjjPxC2GsSzZRON0GSs
2g8Q7PwuulJgvXjtFNAhHkXuF02WPYkQC5zTUG5QAKVBNMTuALiVxelHpcE16V3fazoEi8G+QKG+
QL25nXeHWk17pVqInk/gXjQ7WMfm/+3VhN0MNMnLLr4o7QDqR/a/rtK0+KXnhx/ovCPYxRiQQ8yx
qkf4A6BKx8v0icj+k/fc0EuBLvBtJdnnB6cdXMmXH6kS32inTBnwu9egj44TcRS8qJ32dhF1lc0q
i2DtqfqCVSQ4VZfHY1MSm7AQ3qkyodlmT38v1fa3iNYi+XHvLiyuOzho6ILwqrYdYYCcPeM7rb4D
KBaCPTGfRp2cGWxqZZWjIknPp/2SurBOFyOmYieyGSKmTrW3U48ejhc+TltguEE7uou1wmSLUJWp
fQLnFStTjjLsM4k2lGSGD5El8y1pay1K/nQjuCQ90AzwScWYRbl/UA/8Dl5DDG6AGjt3pu/QiPay
2GUYo7NIxJKJfmvHfEWdvOcPGipIQkO2vythMRpZjqPiU8CgJCPfZC7FFeja1YVppx5mQKw/45bD
cLZ3YLFsEnc+hb5+2r7DCaS6sceUpvhD25YcTT7Y/N8LRTrKfZ0cGorN12Lwn0m1zBXRoi2fUgWC
13jHvjPfCuEhboh9O+M302mVxNpQLvGW77lthwveoLY+thBLZKl9l20ozyBEzxiq3NFiUGA0AeuG
kU1Jo64xU0gyow7ivQ3kh4NVy4j2APuRfA9I3EPCJCc9r+49IKjgyI6t1y2eNLdiaThz4/fl4bVc
Hg9khYMSUTW6H/gnRhEJwmjyxEj6ZA6RGLg605BhwZijy7fUpBbDH63csWgP0SyxMys2OLPiyXXg
v8a8js3hGcvNUaEWcqZhZfeRSj3UvriYkt/L7rWTr1BYrGNWqmm/fhwTDwwfx51fjyVQorqxR6cR
83iwykbAgkuG2MzlM4CD0lOF3Wu0/QzljNJSNhSsA7WYMO6uDp55j1gFSun/ZmrK6qdILcPC2N/F
RF9G3P60vfnfNyNjwi3yM3cdBnufHVMFphJZeTfiEJb3eCYIoxI14UpFKiFnagVXgg2WJ3acj96z
Pj681kk0nE/1NdorzY9HKMzoMfNnhpXiBNRDnX6DJr15FbUFbw4OC0+/Xy2CPgAQqp72M4/YYaLX
q1h29DW35cl9GhbH5u8/r0XVEWO5iHhQloRllNy+1DOvOaAHj9R2yYHRIxecp+u8TCEZ6AByzHl6
vQ0pIxXSQL8RY99twYxe/QH2rMzKUKUVcUIEU0AoMoIgICDMg6580icwD+/QVDrpj8UPVY6lSrmk
qLiBoaFF5Kge5sFL6tVYKz0Ir+KL8PiVzUn9NGT8iNEwCoA92GgviwaoMjRNxziy6Wi009uEFKRL
JXA4ShrDYsCY43wCVdWN03elBk+dEYEDHQxIywJHjsQHuzT6jTsA7roUg2/fktUJFYeIktGYHU92
eL0NOJyjneD7Cnfhuxw0reszKSjb1gY1RbIHnAyB9YPzfZSaRQ46AbO+GIfZ0ELpiJNjP+Hp9Gr3
c4wc5gevk4JOkY6xAdR7EDEFvEPRO9nb1KJQlfSbbdpUjrdH6JeM3Nu3J88scuzQ4TFImctsoL++
3p7fqQrvVonzdOYrGflg3JLDfJqqErYRuzVXpxE/YCIhUORGIUKahKJClMe3HHdOWppj86A2bR6o
dYl7yjLw5LIg2uqR+6ug4nrO4b7uF1fbIHRadHVnwf78C+bNqneoXgsWM/qLffQqlhCsIPcbVjEU
229CvHpfEZtqEgkVLsLA1guJqXwGC5ueUGRo6pxnV1HsOP6mHvecTyEAFlapJhph0yGw7PKJZAut
N2J0Oj4XseA59gPEZqNxfYRb9OBxLGpSOWetJcFuoixr6iXiFgUZkw2mUiwUYblkTnwUg8iYX9Vd
onb2rjIVTNCT9COGj3zIBhquc6bf9hLYsRBoi4HdpKx+zIzAQ7bE3b/tgdiazyKzlvFuE/jKepMW
VRsk7K5HfG0QgdS9U1Sma5ZEvhco0gaFe4Jn1snvxM5whmmCHUbCVG09t62y67bcqY2e3PZ/voEe
FILuwPyf1gNwKjJOdC+N76XEpQB0QIxo+u6RwiEzNWMInJz40Hv/muoyikZcVd1Q4E25pQC/cdLC
Q4/MAJ6Z3HiWV3eviZPpN9/P2ksKTnGwgmqOcC05FbAiYb1jFMzYjDw1tTlpupN+9KNzRjYJxKZB
B0M1PNVnYMQHSM/wkXCyUKUGJf3FwvYsvH5Sd7fu5L6yTGo7E86VfvpYj3oouGWcCTDF6f1jP+b6
GN6Bm1YblJaAogJ9zvU+DsxIoaEmrAcFZAmGw71opMyeibAUjsvkwHpJ8NhRxCbJQgKnzwP0YOKJ
cJctHXQRB8WQ2Q5MQt22pcd+3zZo6LY50GxlniJTSi47KApCEpgzxVAYA/nEkysingKaJYPQF4Ik
5SzSkOa+vvfoK4DocR/wz//9a979dkP296gF2ebmy/eT91ve9X2dVZoCVpkIVExT+G0xVUCuindk
hhg7XSO3dMtTeWSXVP3trCGbAdkpDzhhMei+N/DBIaorAACBvkA58glvn9ioJ2WxD0gA6dazhitY
ueOoXdwee7Wlj8aWnAycCa847mEVlJHKht5zJ7AdTvbuv/FnN4+hkuLb9OyL1MAQ6VWm30AVYX8l
16Mo48SZ5TwHhKeR3qaqRmift46mQ9EtIU9Fwmp+xaDYxdw+B3hCOTSv/32mL3R71DiNotPAQ4rL
YxGyy0anqI35Y+hl+LD2bhsARqn6g7Z1RtM+P5y4ptYrnHuznIuSudkCesCbqENMG0YDdaps/MQx
3pcnqA8ae5FfM52exlIGOHvum7NCDFmDECWkNVOojZ9nb/UclwDGpLUw28i/Os33uTV508/CrZqG
54wVg312ksbFUTK0yIlgg5yVLNX4bB/jGWoirKvYvgvg+4ALugi6Md73edlYsG1fy4V2t0DilbMY
5p3J6kta9kjWOzG4YgVeL7KJSK0TU+RMB3j3UmFFc2Qa44R/Sc7+RcwTfgIPp3zsr8o/CBcudjti
02LPYaPnFD4MkvkIelcYE2diZ3BMmARcO3NBusATICUHIU1ejHe5MWpfw7k/lSG9wYkSDhO+gVGp
Z9N6/SD/uJwSvAEpEtjdEq7216y++4qKalrxBcYl02umgJKqHG3mnCuPwY8JbID/UXEf65kD9hAi
X3HmVc35sk5BcacCFeOkMuoTRAPOhrlwJuDaW/z9s8VfbWuqGTcv7i3H4oZd5uMblth9qajwSV/2
jFOTI9w7O1WJT9WWq04WtEgPFSp9Gr1Fpsvhganf+l6LHJZWOxQZTY1CZwZlCNCRrIwHgK49aqNV
vM9qV3LprUviVhmpzaSaX+9mWO5x7Ok/y+xi4IuGBiBLmOH7nl6q6+l3w6PRMdk4nfv2HQYGzB3V
4yQmkRJWcfLcItluKnIPOuQnGzgSwxnDXpTlsLjdlv78QidkXrcEo87UXZrT9og7Rlqnjyxaa7+H
0am9tOUTSUCFg/w57WSYhwcNmBaF2jz0z9TbSBP75ajqlG6oSreveEFDhZDfwTqbODcnJF78MOhY
l/plujYC3STWpcxHq/x8KxHTONyNAveI1O2JJSbBEUMrG8sq0yxgWctMSAVO+JcU3NjEa70MB9lt
FrJfO6u2vkVoom3NzyE2MkcLaJftu/c8Uxa3gJL1GnGhNYgdKzq/IT1v65mjM09pVlIooOk7blI4
gT1DgHvKNwKdvEfrA77I6WMX0yREshviB4/xyqg6MzhVNBqj8zK9fXpQtb0V2Tv/KHtzVjoQKJKk
MdolI6540tB48iONqImN4o2cMFGdYyt8t8hxiFRFfjRfraDeMd4H90dfsBsHVHbOCICCnZYBFAaE
bSpI3TkOJD2ua6nXUK0SuOLrp6rBcdEJQF5gYFJKDRbWQbXACnkBZDP6Y/OHmKBBS9ygA82S3WHK
NrDfwP/wF0B4MgLgGb/SOFAuCKHm9iJtBNgciATgEZGPN1v79X1GM9f+7BkjQq0K5HkFSKZWI3Ii
tK6iLRybkDL4k+Z0jpf2YXxZIP4FIZEpHWd/OnfGcUbiZH58PKcx7+ulNbef+eZh14c2H/HEN2E9
G4JtUq7t2nn35Ldenwtt9I8BDWm8ic+rqQWhYNe4BK5RGpvZeEZeGyWbzqi32uDPYRw3BW03BsSl
m4StZwG6tvLcadOw/HseILClOIM6H2WDOW25ImyrpSPr7EEkwXRdKVoJnIIoAQrVfG03t9f+pLd+
T7jNlhTC2JTMt8xCsRcf9OeNwv4nQ/35W1yo0raA14yha1lYqAp2JOT6UGmgv9kxpz/t41LYlRSt
9kT3Ic8FouJZkZnSI/3ehllF55paZZdQie+P74BJMsDGcCtUBpQ02rBmV4HQXFdV/hzIPeWgJB74
VzQcKx9GxJwmIxyymAju8D9I4T1L4w8cXPLfcpkbpRx0Z/18WaAf9LhVHXhC6HEoxXweWvpwFsw5
rhYwmCURw2jWvmh0ogJun/tDDS/Yh6mu+F4AYf8CEk2ew04WUNLy7Yes9Z/KLRa/c4DIDSTdZd2h
POLeximCacU7dpNiwdwgnmt1pRpA4dMhl+bEd7GT2NNnSwaBfnKJRpthf9iNDjPGXiWw4DXzvz58
7Zz6UBXzfQ1ACQ8uhaChQlaxll2O5kqP4Kls9mpP4MFUO0YGtTbBR/+pfY812dWqqb/NyaeiYrcZ
i6NQ/S5FIM3SujkWEA4Rz73m+bO0M98zkRzIwcL2DDKOqc8zjZ2D+SlqOD9MchILwDf1dELkadFQ
UBEJeqSFC9UVqKKwGAnzyK0ot1csL9l/3rUWGVdaPND+eTWQgaUlJe8idJwqL/ZT6dqBunRXQedz
X3ZXi8DijNod2B6To5OEG5Okx2HtIzOb6cJNwoes18UJe1FikNhqY8VP5Ri1VUF8fmwqTsKCTIPp
Cqj4QgdESDJxAOkDxwYrQ4QSv63ImkucYtmncrnr9vcfbWznuVxtxKAVlETBaOmqVUGntRzFu0b/
xrTYrcZPUyY8pFJW1yKYar064r/JpYOj3LF0WNZ983aDJwrpyM/aJUQdjhM7osUlsfh+mrQSKdGm
sn9dq3XPKI1DVXHb+lbwZIvj6tgRiQ4FsT/TtL3rg1exCJVM3CNyPmwBf4RFuyXnrIF9pB9aVzX+
CFZCnNCSkf0xHz/OtYsHtgeNGAyxSxhoExYj0W/F0Z0rf4Oz5kOsF65uhXgI9hPdnKgVu5lGL84Y
VjvQRPsgE5GyeENaBsiqkiD9wgSDrWsScsbZCTSngQveRVzptSSIjs5g62WdenpfCQOuPkAti6VV
vbkvAIEEzFrxoI0uaGUo3VvPr9xm/G3F1vSVoIHXmFc4o5YcXpKcq4WIO0KlA0KedVMxoP/8GKZZ
ALtU+OyRk47IZ5TWgPjwXXlpAFiVyYTpNxQOMS7Bvak+xVi8bEo+KH48a5SCXJaenul/qJ6OYjwY
WFTDydwMgrs5I9Z3mRnMf01paJOB88pmJVRgTXYrvMpBc5uv4DzPX6oHNCuh5cndzf/sajp6DoqC
qPYzeALJXWeLKGmPF80m50OyaZTv+vahUg4tK49V8yFn2iyNmgTdW+cW7WoHMYkBE5kB+CPnU8Wk
hBiwSt/HoiCaC/hgUD4MSdapj2vxIh6IWg9zvY0/0J0+t30A2u5yk+phnkN9dpdoFE1kspaTzR04
WAh6YUoJ/rX9d1YGTjZSy571v1xUdoudI9C+3BAtHl2/JwaGS1fiTkCIq9yDlKnh+4L6ox0gInYn
v/YQhAxftFl80kSRnrb7kPqsSjcKRt679ZcK7X77lHjVb3ij3tKtlf6uGVTEiYPuqHPNtc7SAtO5
W6cAAbwjD3R9uBeUExGAH8VU/muEVgvPo8aKleAqENEFEb2E3KlfHW5iCFlYFXVqRN5zCkXBqZqt
oygRFhJAjlbzEPIF1OhYDmCy7OVF9vIC0HZrs0cc3XxwjsIQtJJvUIpIha5LoRWvbEXNlHAq/4Oo
RIGZWuHjyta2eYDl4uAANC4koT+7ZEDd51A7QuI/tptTWhlvyJdFlzBNtT6yHwpd/35xncMKJKg3
/z1T1wnPomywvN6gqeHYCkQoW7yNQICWRZoJxvfGSFh0ER3iVqfYgWosEhzhV2xU15WK0YSFqMxJ
ZXHXsJpi5knYvY0E/357OGaW5YtfebZ0tUKQP94IW7eVQVZ1d7f065gezg1mS8w/bgjZ1xYLToww
t8qjEp+SwoYB4MrK+RDlFeA7l0MxKXVtbo5hhJCLxBTfa6/F5Dwd5TkoykHAPqYjSk9em7jRTb/+
y1ZvMIQLZDkKbw45GkQ2KRPsawzFFBt3oDWd/RUHt96jLa4T77/29r8RmSLFCqUEGgsbhGcNZZMo
hoyilbiv/22Q66g4D/citk1/i5oW3Xkwgf8dNzj8wTW/F+aT8FEZy8RSWJYWPcOERtNfuM5ov8vt
99uZ5utcVwXjBV2tw8iKc7HfSdYrIE9mXnlkmmBDrMn8R3fCW3fp3gtUPpPcTvvbELX59FA80fWj
a1PN3Zrqq33QsSgGEhP+KjGQlYOHBMKlzSwl2cfuYUxpxxujh6ZGJ/PcSK/kzN1d9uP98SumD6+T
Hm2J+3HtczWMu3PMjJKwDbspYPMf9YaU85VwRpfuPPg6jxSUnCWo6MhQnh+ovl5cufWI0G9t7qGq
duKvaSwJ1+6jqmNvf6GfWzrfb/QCnpebakw1sX8GdYgc2aU76sJ4y7L9jEreJTnpoACVsjwYtEGw
Qa7fKKYHyz3bTSFIKIGISSI2hJz+rLWkKlM7nzIJMBom7mShZFXVkrbnG1hWALiNhg3Y79G7h7Y1
iaga8MPbVa1uEoIdsxMjv2TodP2dHgG4ZIGo002MpBjUVLHr/EP24NO/kidcN3mnxGmdNFZnm8Tx
NDdfLkqOiXVT1idOjP3u6U9b2DtBjG82CpY3fbntTKLcV476luPqicsEQDYclsaCyCUQ0/TDl78n
B85hJehVQwSeC5OcBfJNuMmM6/cHj96bKY8sU/iRJNVfKvF6u0PNegnitaIOySn8pxYoqsdyaSNX
2QmSnAIOjgssnbwLATeH701ye+33Km7jfdjops+MFUXYQDCixrfPiarY5oXQK350N/CEiuJX7lyG
sGPbtbluP1kP+D3BWG5EL4bAGAeCzdd5W9be1QI626SQc1YndLq7YXMB9g0Cs1M2ac0XaTgwdryz
Ge2k92bWkTI8PqsFBJyXC1Z7jzME5jAXPTSn3mhzzDCO+qdnSHcifZumzGfluHr1DqC1yRhc17mU
FbDVzsdcLctKS/Z8bha88YVve13/oW7OBxWX3YUygE8KQJ4l6d+U0E1ggr4zjCxDtjJONP0kO4It
JBQKQMOYRrOAwcxwjSVB1S7VP2bFdQcL6DHxCFm9rVWjTPS1cINQvAZ85A+PQBLr2NhUgA/h1Qgy
GPVLcsdhw/rckQ9jQ3mXr7PsSdnfR9gRGJNX1Geg+gaohFqDBoeTVBVIKh0yTLVYGdCWATH6fnVb
j8irRuKoms90lSKtlbkoaoLOXI9Oik+vaft1TJCIT7qkoiVm2bwOwOW4hCFr+dczF2O2ZEvwZr/Z
MxSOT2j8H/LRsk4tb9QAC1PEz9PGWj+5KuHRLezTFnpVib/Bb5f4kEj4lwoeSOc/JAt3j8Hp0b+C
Gvg80ch/V4lC7BnHGpMMUZwzqHmTRjTWfyFJlzI7p7lOKoVsR6oAfDgg1a4aieIEAGilqd8fhAuS
USAcIKBwioLJGHPeIdwPxjM3d9Z0HJyiv7ZUC+zDMnn/9MorKNZkctF5G6kZgPVurhlA0gmD/XvQ
1TpyCrgq757oLdRPJwyA8P2ADqmyBkXphaQxnGrnjyXQSSqBpi7J1rS4UeuQCRfDhEjhyhPvaJQA
Jt1uLrew3iZDtED7u+Q9h3TdeljiCIGtwa7ai7ypufhv4AZwziM1FdsAlMqB1itFj9vyW+/ge50p
mVJhU8bM/b7kYD4j8Aa56uH9fX2RFQb2R+/8fvOf1zQ4EXcRzygmzu0H1JET4D6pwi7As3LpgCzA
6rvbSBQEnmKj3/JFJxlxG4dhJ6//rdyNS1xHtqw4yiNocbWtAL4V7962qE5ib7YdIPFfhhVrAmso
VagNynlgZiuQJvJpAai4/6/iD1MNvb0cJ8uy+K4E7FWgM/kJbq/HIFINjL9QflbbK2+CpMVJImnD
SatJ6CNVt3D6JVY5131zc2J8CpdjcKlhIZ57d0TXRhDrzXxGmhEEUUXCqIQtotLynqRYIxwWUZrR
RROmGM/kHbgSHr31h378TdkyoHieKdeW4GrQPAHNHVvLQrz2mYsUyuk4u9acgQHaY/RUidjPpilY
WS0CKSq/XZCE5Ieq1qqD0Hymqub3/Z4Xqz/qVYO2de6iwpQc0ULB1OwTJrU5r8O68J/7+KXK+Uhv
/MPijgpmzenv5Ubc6ChNDYdpvhhp2+ubUN8SOcG+AtG18Y1uRkwQGuXpC7qSZoi1KfolzHxymJWU
vhvQ/x63RpB5pxFAuz0UTW/mPkpOnLxN6eQoZGw0CHctcwbSHYDOyhCnr+Q0SprnuZ2BrSm9GL3D
4VFenpB4VT/tmfEAP0FsPyE/TEFqU9lOcFWval4iytSGHPPUmvIlecRbG28qiDxmIC6/xUenF2/a
OrKzX+3iqZRw3DqpaQpaBYgDF2SE9m+3egXjMpNe/hilM74jHPingVnt0BqAy9no9ovHXF0qxKsY
YN6yh7EAAmONhfMJH6rPkvBn7I2xmwZppelDf6sxOsDkuIjVaNfBlq4W2LyEx3pDd57UcllcnfW1
TpBaK6jmX0MjihCsCGI1ODTVEiupOo83ToCXSFV5qG491i156R2TkS0Q3woMEOyOVkHJx0bcLpOF
CpYEM4o5E2LM+GewX+pQbLNMrD/4NZhMLiSHT4MEiU8pXJ0Xi7h3lMuRdILrTOHHSyWTpXVVd/WQ
CcSEalryTVCQPuYQ/ZudfIsQjAxFgmqZiut5THQhP9OuutqLLZHmBUcSwN/BMwbp7uIqbQa99TPH
Tmw1F72LKpq20e50QwlEqHX7efLczjQTy8a/qG94ZGNT8mQlBq+cIN0HCP5FbNqJJsoqwYPqy2Wo
F4H++daUNZAfZXW9G9zEK6XSUJ9o+h8ZpKq/b4TRGdsJySFiJ9fa1mT+XNyPqfd0T0k++L4/9nsm
HPYIeNv7bM7FPePUJdNoYNfiCaKnd/ML75KC/OTFndvSpOrpNlChnLTIzkHwdS4t9XWZUtzNVxsr
C+2syNwIn6eSyrUg0LgOJJWQf2FvYAcdgwhSNJsR+bkpEHbnf+gE1tyhM0eu+nCHH48sqoG5KLWi
LU3NFYoqM59oBWJ4w06ehVH4Hvz5rpMRVTzO5Xh1MSZviOZGsMeTuDNY3Z5OKV7CWjpKkX8fn9GC
Ww1z2d37Zjo1BUUcSkSMCL43iVH5HmdYe0ZP53cBAh/WWxxAMndV1T0Xv0Skut5wC8kwbvQOkYNd
a5O2pEfxCamn0ASu1k6Jo9OrEEnI1Psdu6q4IFT0sy1lOSYzMqEjvv4c5fT07vrJffy8keuTGkM2
gIL0fx0SWtORB8W5QdKA2YhitmXjZ9BONLDXFFy34cCx36mngZ2Y0m9aoOJvBRx7ODisK+9os3yg
HmOVaC4CBMhVPeGi2GBH7eZwb5Z8INrLG3g/OKLA+N51Ma7quZBRBjXDAOw0ITNxTg50NOq5sixd
N5KVbO6Uz6a/o/6KQrDKktX2lgviImvObPR6H4MfVqpzJwq9yNwBXGmJVoaalL5GA3VF9EHD7TY7
4zblZzc9H5SJqtly8VCPdOLPRmpVl1Uamy2nGJmKIVuo/3ZccNpKdSo/GosLnirm3CgiVydWvbMP
lgJRZocSXQmyI6N2/PqMSWm6BLIvvk530JMbOqxs/mXcDONjqECa+GoyxaVKWZqP9+B+QT/5qFWw
cTG+wzfaXAQ/32jstNvXRXOlv+DNeGVBwA0Olm//IY61cuquTVmruvdpr18ppw6X7D7QIKWm43xt
Ov3QkAL3q4bFIHXme147oQmD1Pbzj0I2gzOKT5Gnrzn4bTI0LDBGKEs27qgx3U4nKGE2l0f6le4X
p9lzc+xdWe6hI/YnNgmAIqAoq/6FCtaF4vnvlXGDS7z+1OGZzAakCo/kFcN68TW5924TfJ8fhPh5
7smLYtRsq7x+Tx+HDjR3HdW0i+Z/i0YydLCPInxaEAbRrNpUlu97mmvrRM/Ohs76W5Dqd4AoQee5
b8bXqlB4InsnEBTrhdGyNqMUp39cMAxPdyk+OgIaNi/sR5ahMgeIg5M939N9WEu4S0O6VpUlSBIa
6JriXU1ADEzFJkuq38/96v3bvcOdVxKP2eBsxwHk0Zb7/UO+Wzjpy7KjXoKHA79HjyVE4Nhxq+Gq
ZtZku/WA/c6hWVn+pM+SU/bmWByINhFjiT1Fxj3d660iK6kcTFUMR+mKUeTwzKB8U5/SldvceHeD
xFSxLuTYhoLo+T321OnM1QfM50AICfom4jAo//Du7uKKOyMcT9pPCq0tHAOvypnFOZH06QGCujSL
pFsEj7+5vKNEYnsb7B26o/ZzhP8Kl/Jfj8ZrdWUOduiL3/j0dwiulHqr4Gbpcte8kHYmi5kPjjjj
sEh0GSiZLqN39Tem2wDjvj5xYjlDP18paCxy9BAnei8M4r/H9YQfrup4WX3bjEtehKBeKRBuyxj8
fs2Y79VIRt/8TDHnRjAsJxnKzynpW96jxh6MH9APXebUk+tWyEPOEC0O4IZ6FpyiwnRLuiswiYE4
ohmafykzXcZSHqdQneTjRAR9HLGYrj9EYf97SHBZ8vXhRISUsjKP6jFGsDqqF7/yZljXZR/mtAxi
LeLCb+M8OntsUoYTZ4QwlpOClN6CaBc8y8CjatS9/nCjnCVBITLBAORxBufX5iUkbbEMrjl39Ow6
zoB/Gh6NsX6lrsSuV2i3L4LihpBcWZIrDFeMQRDEBUZBLnyMC1DtSqD+IvJmu6hLqliRxh+5DdkW
EeG0ZK5jUnPR2lHp079DTQxqORGmBw5fH9UMtODIyN+WyehpliFg/NcHShTgK2dD0Q+4yFqR+2T8
VEp3uOYRWLC/oJyzMRujjZ8K166cyokonZL+XR4rXzaA1gY2zkXYF8RGThHQE13SN5bsmWl+xx2q
Gn0oXbcM9r/P2YCHTNnVAmDVrn846ZZV36zzQ41s5EDxb5PKzM9sUhYnRkb5sXnOf9Cxm3LLcOiE
Ou2wEc3FeWGiThmgYIlIc4HrHNRXkrEDlw+wmQzFea+oTX/9ZEufujXht9g6yrIa3m87zhlI0w/3
SR2VW0jmmqRY11OHCT7BG7qBF0nMxlBkhkw2GmaIWVidPVAA+ECUlm1Ize8+TfurxZNWijxwmVHm
gH7YN5t2RWwmoUIJM1R7L15WLTliDeyF5EzV/AvMPxPe06iEt8FgNH0+M4vHSq6BK8a2NFAA19kS
xMMdJs8wejo1tbUYd9U3iscAhF6AzfGSUI1iXJHCUhDV/hhZn4+J7Hx43xwHcwAcDeoR0Mqq3+7l
wAskDyJaTBv2ogSsMUYALhIbPqR3WiD5bWYlTneb4qpTTIJhlIl6ehhV5wSpwwnna6gN7Y85rJOs
1f4kjf95se7vETHl8CFE0tLqE74T68snxoA0WCeMmZvszPaAqMIZgxryIkN2Na0TtUl703sjWn76
EFNiCRdCS/A/+hI+tx/MXKu87bzV4GT2DR+WFF1JJ3FhVRdfKY3XQvez5MuFyV+SNohspqPbuyD7
PTC3pMo2MEJbnljhmU56ts3RjDqzzSSiMPlSw8D4MVPlhkSShSzFQrt7LRr0AMgx/m3H/gjXunnH
rstMhUyGFOM5SuAH55qRnqNLyMcGwJBgiT7RS6bFvKexn1QfbMebXFdIz3WHOLJpeU4VVpUsC1zG
+Yc4XSTJPpGj19dsCR9MNc8+NWYO/Q50ETTziobJ2Lgb0CTMRKyicOy1q8vDXKyC209YbeapoUyl
6W4fMN2JbuxIOx/nqM38zXrej2BouuamE4/lgExNJKFjrQvM0u7DljSeSnHlHTrvPbuyVdKsoAsU
bJb9yvUyEDgAKdHF8bLykeKLcgvIcTSTwT+5+BLhKr5cXcmgkL+IzZwZpXaA5IzOHYQ+2LuniH8m
RAr4Zi7f29DbJyenDiB2oV9briU31lYSlJNFfoUXN7QfnKl61CcZMnGUs/UOiyOMSVkzhjk+Zxla
RAD4tR/yXS3LX0ph8q/KwzE4v36n9QnZELGOSdvI6xM3Zai9k3Tns44ImvaJddxKlETZwoEUUiVF
xFLksHRHD1mFHfRc0cvvCTqcEmIuOvJjV9MgfyieFr+3o8p58VWTGFW5mSIttvY80WxMzTz92M9v
sN2fCRUi7ZDIntyISTpohNBrP7G1AoBou3IaOI5tMyGBevZwWekPEESsM4pG9s8a8TDPdy99lgaV
fnUYUTrcu2AwyIz9vmEAe2Ci+XC3ihqNKJWOs7YKxgdEHdD1eySWOgNn1lKnCtej9NbpEX80lVX7
OhxM/e0zxyyUB3BKzskpwnwpXTeYyVRDLi5MAYpLboVqqY458RJQ2fiLBer4KanI2JrciqG5k0qn
HO2tIiop7BlhMZlXNbNsVoOlk4zF0lRK5TpGvliwseyEF1d5/uYKrhi5y+4/S6eVBrjt1x1nf8N5
pA13CSK2pbDGm6HsxL8Q9cVA3W+CaqECvNk2jNqoDnRP+tlkpr29XrPaa8ZrSUcWwvAucgCG9ZBX
kO+Wxw0Q7TfnC8EY2MXw78QUFGOJegoMQOwVT/zeavvE55qDft8GW81G61EZX3vMi9z1f4D04sOk
Lq/ic0c5k2iUSgz9NafY20kio9TDghHrU5m1BXOv3W3aQ59owZawsV6WKRNTwOa0cjci/3vaFWvl
QU3AIOxIObU8b767aMafYyc+KZK9oO5XBr/cNCo48NF2dR4sJKnzDDNf1zsw27Z152gwxhx9dsaF
IebhNqF1IftaYlb+FEbDZksbVv0JSfRMP42JWAD+wL3/RmGWxj7DfYAUsTLEG4rUau9C32DaKlNo
I2BrJNUF3UqCXLb92up+TAgi3BAvsnN8jn7WtEDtFB8a+qRcOVo8IAz30N1i8hbPTmAIe7bC70Ro
J7G+M8KpnqeQhhUHyjZq0ZifgRyMyqt3eKjLT7AwJgx+hNHDE7vt57ZAkR5wD3siYBOR7wid5Egj
vPDgHytU45cHoHuDINuw3HKildJZ5HDtYvbDgoXEO5G1x04BMP/n5uVqwww/xjD/rFSE37Wcz7OY
CCz6KzmwBRa/IA3vfHuC4uSNQ4p3Z15vSO6EteyE+H1f0ZSCvP3M1gArZ8CZXJdGx1rwQurzJGPk
4l/Iwfk4aBesGtwum9P5jDqakPNnLbp852YatMW4E6+R2Hb/05gStfAFEvoPw7pcCzGroyG9aPqH
5sqIZV/WWwLW/vI7tWPaOK4qeHUkODWA7Hsx6dtFqgFJUhQgc+SJU1vtC4+qUifD9byW1Zpl6STs
jLTIUjZBF4n1FOwMUxsVwXQPhQtk0ZFrPdaLzpdEkPJJNGer8e9Br2c55f4KHO6do6C4han10f9y
o5rWhfOgdTin1tbnBdclk/SBBXn7Meq7RVO9DcR75Ym4WAb3qJ+ye7u0y4RhagpvDaU+xJuZOYq0
88nFPnypq6vtWVsiuTK3OVM8tUDAKL1UffPLuba90zZutzNFW7+BTWQypv3vrB+5sLMJx9KFzO0A
xSxJVx+2NH4j+iYms7ru+NmpUfdrobdhNfmv7/QNGRaDg2l5rmzXvsAvx7xRxHhGpYBCtikholsZ
0sD10UeSCX2v5V9WsEKgySXXuc51ROomzoJnRGARXMkCSn0a7o/lHGlgXvSKaMkcFwAI3TJgW95R
ZM1V2MvSZpu3GQSDrh18op3T40yjLF7/ZroZa3XgdSkm3f76FjXqE2+gvkz6LjW7ZgPTMfa9Fozj
210XBh/dI8mKZuTtWFqMctMQZU+oLrAciUzSjozcSfR7EsTUHQlS3qTk1YbSSYoRzpI9yjNlOBUq
htfnWG69x02Uj/U/ojbI3j8Vmhlzc3FFOga6bFt7IVBPKwZM1u3U7pliHh3V6LN1A+t4xNbU6y81
5y8f5zgK9ytCReW/O1sc2Po2ikT2PdzgLltT+y1w959qt/Fn57zjjnTuuaJQY4qPnOnuyex/oSH0
6R6D7K22QAMs4z5OxJ/WD7mPAO4z7WQ/0Q93AmSDgRryCPDhO5m3ohBqJl+KvsewBc/Omy1eOEZU
UCClClVQ5beyN8lPCIao2kkt/b8ZO7mjkVolDXtCks3yaAeejPqk3iXs6lZxPpKWwE9RmWzMo5n/
LtRsKQpj7ZjPFmLzZIBjjIJL8b5kzH/ebjCu7l54EX/CgPdo3/9rMCe109KQ0o9UtNvObjVlHEtu
79qTu7I49fxodwN4+R8dP+Pt1+6BllV3C91LfgNDBgb62UHRQW082f99oQFRjr1sRUPZsa5OIJI3
VWif5g0KlY767FhGVJwTUaeBXoP+Xwr39KSF6wMF9AXIx5Cb7Lvd4Jic+qwGG0nyLUpYIJuShgRZ
xMQsGyexgBJBe9LbczZTeyP3QQAPc8Cx6xp6po/wmqsoRk2S2z9A6pNVT7+Fe7+2DAxsXN4FFVRX
Anj1h7v9lgNxueKVtdhLnRaGOySqe+Qgx8/KKo1ZqAHioOR3xayzcu13fjaOXBgWq2Ru7eccvwlV
rPcR3rIGRw4lzxEvqwGrY6qkNAas9hOxKYatqdhk1DEk+iagavShSDvbdHhF+7svjeId+jDHK/Va
F1bO+rCXKcLiemqHajqY/bsPyNW6uByseuGJwSZZ7qwRKHNVehte/M1cKIpvEX8N9niRYi1ky163
GCQphLI7BOuUvRA4bKBLqx1VA+Ydhl/jOUMo2P0EFIAx/bk/ePK3ez3+CnllNp++j5RekuzLWd5a
sTOTWeyydhkMB6okFL3YBExL/mVg6K82JTukpBY8rVqJ3akg4H7zgHB2Bc5wjx28BZebi/4iWED/
tPCSOXoYo1KHykIyvVISn2AxrGHn6jl2scD53VMqVHub0WPBSEj0qfGFME6RdtvxPsGmaWf27902
w0QIQuFjhGbdGNq0zTBICvAj6WnQuHH+c4+qRl3YedLI51EPHjlWTSYTZCswrECncqBBcUk0V/5m
0z8EjTZbaFop4ZdDQS+VSWwp5w2fDWAmoUtKplx0bIK/a2QiRYeYEwRHfwagn11DF6B1hwGme9xs
IV9U+tVeVFRRdXn8N7DXd8OwVe0l4NIpThRuuXp5dG/vjq9bM7wMyxSkdRNW1Bu0dqJih1CdtIbC
XPvaaHKJA/Xn+YegcKcSYT/8yAJAJ112P1qCx9DxfvRDiizyfYIdNfF9X0QL8w/+Nh2qI5XVRlmF
FJHQ3wzoVWYPxHWVs0VB5TBkUSnaNaex3HWKkuDx7MoXXeblQ+VAT8mDwJgxQWkz3+OV9Sy2Lb4c
fPol6yzIlbpiHoxvhRWDye84BKyiQI8bJJb3Cntk3H6ku7uHsRp/Vizc+4js6p9WrNXj5ToS76lu
EKUGce/YY1mhi6zZIwtiTVYDLwE8oeN5nPwJV00GeYHX/o+ZKBrf8pcuM/D5eMnMU74vUnYvm2DK
ClgePlK5PcG3wGMIdnIaIlCmhXA2a4q04v+h0Q9B9U9VnIT8DpERDJ7kjp5ieP7mKAOYh56gEfpi
SimDXfzHVBToiWkH5suQ/DwJaqBzhvyr1qewBQoHaK0oF9IdnX6kFCIdvv6tTlm6RqXzo5qerBHE
ln/yBLLrdtCZmEGQIAueAwmw7tVPbTYi9oLsLlxyOMZGkF2jH55Az5eN9cvFM8j5gwh+/UaW834i
FkNOFHatZTAWI/S7jCRnx5gtqsknzsaTNtjW06fvNJsU76Jk/iba37YVV+ulnanfKoYT2l3s5xCy
/KOUitDard1LSj84fiT+/T2A5UHu4X0qq20jeEnXs1AspFXpq2uVDt8ROPf99cvaNnycxtf+XIpO
cdsLA8bv7L4kYM2VPuAAk3bIbIF5Xh8k6Wz5K8HWuLk5vTMybJJu31ssSITBfMGKgKrceGdKO41I
aDoxfw9pPSemLBdYwC9/FHbigI+tppmavLO9jo2KZ2ciLIAeEjBWtJLZkXf88vd/qnpHFXBGr5zX
nzclWqskww9xWHxAjc9xEFXHAluFVhaJMDZqyFahld1sk0XFfoE+71wAx34sx4bOBx4R2Ek8f9D6
7amE8/8uJWYmvWKABC3lzB+qQSWRT5AXp4+b6O1B4lKiHVyKArimdQi7jMyCO8tUtdMXUwdXTyXY
jvfbZmpHbbXILUNrux3Bz7HtPJngVmjZt1BJAHNJN+zGRbQ+p0Jn9p5sGCHXj8wWvAABG2gausmc
fYLW5jObmsU2GyJijb3zUKK9aRpxTIInf5b6uukk8lOftG4rokCLY9CLOM4S8AI00Widx1k87D9O
1Dk2dXstY/ffNqjOtgFdIT491JewDqgFmmytP8SSjP5gco8uHHN/GfUsqUbo++BoR+4LbYrUCtye
vexkt4MYlCm/ua9QAfjPLkAXOFl4bCxyI7ABwwFh+cSGLVc2z/XqNk8vtthmIjq5joesRnzGKOAF
eel+7B3mFeQb+WCVWC/BWuXrIFw1xMxaE0eSSfwzwcbqXcFq4mBrEsvuDqbcvR2ykBO2et4lyadm
AEuEmUyKBeUeeTMAkRux+jDHUD0ydA9KaWjjJEV9tZVIQrpQYhWBQXzvSVTIH1kj9vwZjHsqyqO7
m+fDAbSt4j3WFTAHVI2e45XjMNEz7BLfBQLwljjusr1r2QPvwIP+lIdMPbvOcJoIgihYbS6oL4gD
gCselWemDI6HxYfS2FPIqW7Cc/6zzgI3Zr8v/TUMjVCOg17SWqw3Winb9C6xvJ4v34dAjOMNVI1f
dvJY3YfKwPxQIjB282iEUp4rVXzpRsn2TWJNTInqUvLmi43HftmPx9GG6UKDmC8lGe8HqKv/Ozig
YVphWHeBqzkiVzGLDlfyyDvIArQIdYsJc3ceUMI6aq4B7ekJvcesSBY3yhO4FhzG5gzweCuKvgGB
cnYlyZxKF3WaA/PdH/lp2WdOA/7KOJYYfjJ7hK1SNDxfM+j213Ls56fe7Xy2tdtq1H7rSmHWxvKH
g7iF7LGKBEYQ12yJG2YcUCUzBVWgV5evF1sbN1ugYSwBX+aEdvn1bY9s6JCezPSweeADXGfsrrzj
oA5sUYnnXEbRO7jcZM8exCtiX9dAZmlpj+a5P2W6SaIKeJ0hghs4WPo170Q5ojnWzSWppH2Kpzuy
/O0TooBGz/a94FRh2KoYQ3F8FaIqB5Pc5oOZRKt/Q3GxdsDbZbZZEZNBTY/4m/DC6agvRAhuJpY6
YKthm1A6geTZUmc+6NyHGUsW3XCAk4GRsDOwGL/oPuY8HrQeIzYNvE7K3DPbEMVBWmDxK9vLM+E2
IMlr6aKPV4ey6U9CfiA24OSG7WkuKD64K5a6SpWbB+Cr2iQyyMeJmAhx5AgtDimQCBALPAdyty0Z
YW0yHI1KOnrhGM74mVt9vVGPFxTZC/D3UpEPVPC5n6jo4ceb7r19PZ0sA+trIgjOellaOze3wQJ2
KOgUuFQ6EIUNmgc68jlQPrr+yqsZEUzqYPyIQogal7YzxDh213OaWXmq7XHWEIa85HuAKOHuftHZ
ymxQUDQV81Bd+uYj29bS8/9UTuMdw0dB75pCvJWLXukyFlRal33Z6hM7nSAELtmU9gsbcTXl1Sjo
Q8HZtCrGFn1dMup2jHXH70uL2r3O3o9tA8wfe9l/9O+/v0sGGZrSo98QAIIJQIUS40jCKkrKygbA
AHl8auXOG2Rsk9zNFushHIB9/BchFW+XMlGTP6cqgMbKhQ3adFvY+7ndevfxs6YO6U/viXN0s26n
JGbiqc7FZZc/MOiqUodKRWTsB3d6bzmOsLcsdmPEyLe1xLwQOb9bmLkzcncrXw23i53+pTJW7ST1
i/G2DOZVrlJmBCiOCLpRdPp6fxGHmLK1GgZG+RehznzcmZb4DIT4EjOuL7987pRsPilW2koI8r5e
Z/18W9bVFKrEStd2DhiMPMhwzipTPXnYzHMMs1Ee7Mczp19m+rVmYbDCb6bGiOnCSaXngMy9j/0y
ug7hC2dnMX+rDRlJPd3yDkCUSZdf0uqeXLDtLJx1Ou6dQg3pPrp4BgXyAL7vxEfsg4VoKymlzl3U
GRHTYO0Q+xXMZNRgNPPCF3VY5TgsynZvHBvTKchCl6R2QDVdwGJlDVLpkpH24nSUZcMMywZVmE0l
uopDp7dJbL14KWMLfYERJUGTRDwTE6fD3VWRJLanmjN1Bi4Cu+WnaG6ALmlBCzla1zfujmDtNX4i
+8Vrc+aTp/XZAxHnCz54IOn2xHofRR/oWSrwJ9jfSK+8RenGCW+rvLTBXeTCR8W+crq4IYLpVEe6
yZSPh7kYKB6Gy8z2l4cD3yv/BM4PlXRmohB+0Wk9nfMg2CrzSyF9RL9152bb0nIVT3N44IC3ZX3h
hwTg/bGCR8wDf8B38ucQMZBB6Sux63JWiCA3wddm7aA7XCxLlLVgxKy44gS2MPMDDjxPu6UZx1Zx
26brHtdRVF7uyhG/AuzXmIwLS4BMKkq7w+wm2kKcFK2AhXrbEbZOSqveVH2JLFsLdv3+31W7+OYO
J+sMxGJWGpSDwOAFngF+t/vDhqlfKMMP/ZDORbDU2XqrMQIEO40aOcUI7RelV133pJUNolusYXB5
dK8bBLdQfxYcvKBYf8hqABqIs6Kf/JtV2ZKq1hFb0p30WjTc6tEXQeMAHg+L/ltADDPMNcenupIe
W9Y2VvcdFWKPYM1BtZW0te35ylVwIhEFdwmXqEYUV5JXdkJUl+hSttss//xGixH4KPPxYBYB4yST
c/LtBobVslO0/sgEizu9sFk4i8FkwXk9bQ10ZmnCzUQn4qMwDiC/PqwTeKpRWKar6bGVa6kONSrh
ygtwluYh4sqdI18HSd9IGC8j3/0cDIugfz0JCMvDaGBQLdANcF3xuJF8OmcIYqZilIhT2VQsgx65
OxFrB880QI2pD9lC81P4WjsRQH1LR8vPxXBlWZ+5V/EjoyInAjBhqVzk1nGE8Ofj+f8uKmQpDLyv
Y1yo+WRn49rwR9SSeVZDVKztIuH6KBuHM/ZXWS/m+8OO53N3F0ehstyxLX04viwZMT+U1ifGTYJ1
paAQxMYw+qqfoxQin2UbzKgrZXnbBB0aQVty9tteLvjFQQmQw7SPWXLxJTfHvW+J6oDJfvQ9em9T
xhCBpguNzqRFWMMZLlh7y/nBTBTI33kIVaTS6xwXzEzSmgx6HfRro2zdda8579scDRe6BkqH3YbH
SED3lSrWmtMSBMlq/DZ/yGS7HNvjD/ZInjfKZpf3UEmv+lcEg4hMVT+qibVxQmBsCvekKj/be2SA
T4kJSkhcVe6k3DkIHBi+rHUa2JOuFApqN/rm1ABUcGSgJNiqCvVCv+gcadmPf6c1SfAKz+fnLe8p
G0sgME8tdBoXXnWcCDmhk9r7O+bwZ7/bx8GqNsCFuTkQ3bUf7AhkwUz0npzG8gVW7L9uGG+SRflw
YkGT5AWOL4eJx5yxudjs4sM78TVC2MvQD58Up4Hg8kv9hj6eUNviASRtnj/xuRcNb6FKdcP22sGg
4oatWYujfNdPgIeHK3Hof770MWH1VflCnv1F+y8hOYahJtab6Q4rwYUpshcBLTVb/2QWHZFBVP6+
pBnDlARSLZN/aUq8qxvEp2ToqrrmWaymBIliQoOV6ZtidXA3zCIc00jbbHL1HZ3QtjoLBr0QNRIV
/723G0KE5wjPNjUf1KeJN/gQAg0YfxGq8ztGhOdjiOR/rTk04loct8mANtyI7kSVWdyYNy+6zKiK
F45TmxwdbIhqMb4ixar0c8PNpHJRZlpKgMCD+X4nu4MAXwDQLJbgyUFrGOdCAbCpGAtAT/WSbo7F
VZINou0pQQdva7ndhQYH1GtHSncisJyn3iAV93lvKBjY0jVRDPyY3ZwPayul35GCcXqRTJEijKyL
Hh+cIkIX/031ES5JuVjJyc2GZvKQgBiJdwtZYLk6VxOYfmDkXaJJKoW+miY1P5TUwoD+1sseOooY
okavdQAg2RkMyPEUemSc+oEhjvlDlPw5SxcNIAvT9ekxet23zSaRQdzcYYXQ4RPggVsJgL48qOyH
P0MgfgQdRAs7sp10ZOZvuD8fagWb9/2P6J/wi/adzZovy9bU2aExL/Hpq6tGbF5U8/FHk/zDTEXg
ANutbFL1oZNrmEys1LcOB+BoOKydR97G6idiCXPKbRIgFDESnStKQt4Rl5cyzxi9P2RGLH70zSpi
MkI/I6veSRFiUYj0RKLc63Mvw9nKxiIsfUQP0onRKGEDIR+KpOKq0V8QiGlu4QGOyx1gfrTPBNLu
nY7HxrLtPNiR+NED7QoPviKt5S3oC0LbHgZXM4eVGYRVKxoqZ8H80h1+xua9rWa4KAm0JURsVCGz
9blKDIPslcSlwPJTJ8M/nbylMCcpC+T4NpQNWxMHcgbI4ODVeS46Yv0waBFJAfLviXnJhmhfyhNZ
FlH9DOEpKM9p4Q2pgM0cUs/dVGzE1jPV8BnTO4P8kTaf/7V/UoTzjgMSa58KYfFV1am6oSvzNIFV
deJCH/McrIITKbM7GXXs00w3wQw1uHw4CamUJFwcwkVdKr81VnpOsKIHNiwUgEXm3qgDFl0bUOve
a1N32XDaGi/beSfXDas9yNFXrGz2/P2ynOBVNa9roAM2vry8tUWJEvsqxzB3po738YzwuJ6hr4BP
HKe8LceTY1jHKZQoRTWr8fyce6yZ9H8DTpsIpz0VEoIQn0gbMec7l/dVtob9BZjynJnPXEkbtUYc
flSqRKU/oDEXBBhCggZdHy7vJEKPPQByrAn7I3qEbaHRJu3Oj3mEWYEMIEH/dyyqLV+0qmPwSWF0
gdwKtpQuPnSsohYBUnW4w1AZNBJSVPEzyPqlZ7FknMtINr7EB+4humPhWEg5/N6rXN+P2FqTOrWM
7lA863yNOtU8ZNZ3l0n5zjnmXtHkzLIUiBZft0jAN5w4/lu08DE+omFZ8dF7BLdmR7c6y2ks8gVb
bFIioFV4QURKN31VzYjgaqA86txeZuxROD3Y/3XtuhinlXY1xU0FvrdlYYChOkVJralzSKe0/Orw
vifvPC8Ty5B0FGw3b/o1U/KIN80FAkPCaAXeAlRfnvFpk4WlOSGUIM9wqM6aho53C7Mn312g9WX0
OY3StzS3W8hfVDrfm4XEsa5tTDHeE5Kf4fu83qQxhw/vcmCTQpTBvlEpduhg/FWiXmyXYCGu5/C1
1fspAO6S8ELOR/Htw+aQL/F5S6QR7c4z6xZjJNCrANe4KisgyRnYoiKa2RLT9gG8BNyb8WJs+00O
dPa0CNf9Az0j1Z2PdFsjOfEcfcsHYh28i7rSGSGdJZgCv4RP2Ie9G60AL9Ps5inLAwUJJuZsj143
6ubkeubgBy6SYZ0c4k4s3+wu3SFHCFcrIfaIFiVYroGOII/eSCAvfM3EeCeqHVUShOLek3gkUdkY
+CVN4B4rIyerFpY2RDD3vj4nYe3J1qTHl6mjizIW86TEB5hEBA6T2vlAcxPW/gteJLjOBp4gyU59
YBqN98GADcnwJrBu3VHtjv0BEm+Shs+TfcbTJr1NWeJVKxrz6eIt7pohWWq+baXRxCpJjHqHusga
YiOk8T3sdfh7mRjUrujtwlGj3fp5rJQQKvZAitIC+UfZQIRs2Mrh6T+riBzckeO1q5+l0+y7P0ip
Zp81uQCDJ7Sn+IiSS0LQxFB6NRSFXMWuXs5PC8FeORv5/CJ8sy/1d3SAWAZNgor5gnzUGRnwjrC+
53bUACxqrdknGJNhmmnV4yF2/o8n9jRgo7jfrcvIQlE7HL38GW3EuUwOBy5naod5cjxowQ9Tlv/u
pS5H8p0Lphz1qD9Z4txuDPrXUv3A3QzZMmb6FN566gCm5hoqix519qnNd7wnsMz5O+Qr5tzrdsYE
a4Ts0mytlvIVL+VCEPosnb+o6qtwz7IKXoxswXzJXzOWsthy5w8ERQyOdhlWJMDfIZGEWTQBBDSI
HDF3iuvpOQ+fRhvAdjTECd8HCb5zxKBY1lvSjDgCdy2mtacXBdUUR25Jug2tfhfDbPsnTexUzcDT
jmW+a0fIMz0beapa2A0x0sm0KOtDMe6O5t3ofDdUFW704ESFlJfe7mrC+YL/h3zWu+ZlXrUqzfc0
flbEQcJNEZxyyHPccE8W5MofZdAWNwQacwNrOremYwdCf4VPIyUhikkZtywS+OccCSqAdGmMxeNp
sX/frQ4uCty5ZCSaY8n2p1rHRMngGaOwvJRJ+ufinMKmEyu2gr1SeBK6T6uc7xl792vmO3K7Q1db
TF1JWkyhpL0cHODZMUlrdd/3f0LsKANk2Trh63ZBrhf5sYs2GutZkGhwpHSbuEx/N+j3WB3l0WGv
2F6FTuA+7J2Xi2gTG6D5WUVk0Wq2VsnMYj0LIHcg4y+OHw/rrvENN+MsY6pE72EGQWdU+ztaHr2h
pBWEV1m12+vp0h4IA+YnaKbGEe7Gzd8+UP76FqmPArEh/dJ/oZ2rIGlzcOHbUQNCcc6a0zgXux0C
/aUK3+aeSoCVNcLrFYrFSVni1QF80XQmbE7j7Ami+W1efhDAB5KnD2BkuM7JT7e55lS9QkmStHTn
E5L1FVC74MIH+e0aGochpxUzN3BSG+UsOeiDOYrb1cRyNhbJB7BmXvRvdrn3luxvdsPCGdqhLuCr
wjP/VuQTgV0BNrqlRdHuBAWqtkTYJC5SGbwgy9vK79zgXx/3gk08BgUPEf0ZeUQWK/DtvxokEEmf
afVJ7t9dZyxvZ2YxpDvUxEVMyVVCrQW6hAIZEe/eqlPnfdlsgAqEDLjcoyc6koNWR5JrVx4nZAgp
d9CuLuJcwUi1G3gqnjFXHYoR4G/ihhU6M81z006K7umyAdot8qPXeazSOu8L8L/YaUztubPcVHo1
Po+cfYs8Ujw84ln24n38DYzXqA4vWemnX6ztjjEa6LqoX1PiXT2pz7kd1/N/wIB1jVHW0PMuWYLn
b00V4tIzDFTdOCLNeuCU1P2SuuWllnrb10HAqAgjOEmDcmxdvryxCies2r9msvOz8UTGt3l/ZYvz
Is+QNEpdHggXAlDn5f4RFSyTMF1X3TFpzBH3529hhaly/obs+2c3aN7VQURisQEUNtzkvQwHl2ek
A7SKhBS8xFbiKYcxm5i3U2XUS3bvC3eT3rnrydnQaCv9V6nxWGRpg7pztXeC97FejzsoqYqHp+3h
jd3aLa9RNNCKTSx1CHf36LFPR3WJNiaG87NceoXrAt6YTZx4sYOF83uYmboOHyNppVNXSSOkUV/R
xzRsAR9IlEQT1n1HCHIHF2lABiHSR1/PzMEmuwiuOb/mUXLOWZBK7zKXN9Q+5RYNgUyTk2fn0RF2
4YOgjnML7Tw89btWNxIZbRj9HKGsq96kqVbaY/rrV42U7kAJysVHB/0CvG1H+0aec6oRJfumxqph
CESuaJP8OXzJjZGSspUUeSQRQk/u32yGpINygDXveIDsKhov1S7X/vKIKKKiX6zUcQ0pJIeXPA2h
LSJC0TmRb8ZNETko2i6s2hcfLyubmVpjAP153zD1lJydw1/u1SR+EooWs/+JTch/81kSlzPUSLmF
H7i4AOrZam5l0ihWT+c/i1lYOb+4jaFXm1q53FkrdioN3pL0JtPHfo0zmwqPhPuH/cms9Xqwih2f
XS83efDUk946IDCYFnrkupYFJCHnQ667wOi90+T9kucOez3MEYpsQRIgd0gKG3ioJKptmR+/K+eI
mfUxP+6K0XfbLOJdn2Wwq8xmN+mV6zdy1qGFuMsjT67MZZcvWuUuitR2nbqdbemKKlv9Oydn4v6a
UeOgOJkf4RS8j9qexPOPySC5FKiV5ut/d93OpSDaIAunbmHJI2Q2Ix/MjmLIXSooRl09PO4IWRGe
q8E7qRp6xCbbTk3Ph6wnmjvTOKEvtBNoz7b7/IOAEEd7rQCOhsEiSo7t/cxAiPdg9Hnr3Na6i1sO
92pTplfQ3my0PM1JOZ6cNGobxmu1vzShLfpcX51vRd6IxWiWicBzeK570YIidSTem56ee+QNlEsJ
/ZfKwGZmSR0cGOSeGxFDmrSl6XCG1JlJ1jtyaoKAoF5SFifPejQ48zpKvfWWu2qUyeOab4kRBr6Q
b1RYrLfiCwM8cfiQn9Pedyrl68iJ4PMv/ZZjaZ5UdL35pv91EnyYvi3aWcBb4p1+g/+IcBtisB7O
H/KZyun9yhwreVx6lBfIwfvyx2vSpZIH2XOgiWpJH7N3I+C1N5btGHfkh6gzJT8OQfnclGXG5ybI
2SCujKK8hKFXv+pwDeujj2ZuiJ8nsRlvXnG/9wZH3jsHcXzgDyGX36XV+iC9aREebpXxNL6VhPhx
UpGXyWMBSK7fZCoxco1VLMnsgeNbRlHK9ZD5HEKspcMerNVGORNy0ZtYXWlQqwH788D2MDic8TGW
HNhBFRPVg47+8NTcgkrX1ncjyRPc+iXeGYZAklErb3NmqBEh3/S9FLoi7EqlstNlj1BMLrSKk5Ot
3edLMGZIIfN2MUBu0B0FPSgLQ+74R3rR8Mbavr40v1XYHjQTtdiOnCG9Cga1zdUk17QuYGl/tzcO
8MeIrSYTQvZ1PrfOc/ubGWcyzQMBeOyz5ZhmM0xytdPsfRDArAoTsLgH5NpaT0M2wMrv6UfwAfq4
LwCkB1yD0NlI7ZNwwsvuUh7UZUOBeyoWRQPSjgOIHLlV6gCUavHaZqzkdeLMVaGosKhK48arc0Vk
7qNdFGlGw7/9xwn7G5SqmmqUYoXnt8K5nlRDeVIZzv33/AoVbyyjC7iw50YAVAT5GGpidZ3Eydwz
iCMtr/ey5Kdk/VIO8rC6yhkUo3tg3lIUI14uPyfJbtKpqy/QCPVdoIwNcccp+tQ5daZvcJ6JX6KL
luHZbbF4idgeFEhVboep8MV+GgQAuyNzIslylLFmBW0RrEUziRJyucePBAlop2D9NSpSLn7Fbz1A
imfeP4gnRouw1Z6BbsY8gIWOs8gGtEQND7u6hMBRn8cEjItRwGhs2yo8In0Zln6PkOW26B1FfsI4
wMUqCtJJUUbvi6RpE9pBYt6UzrJFZFSH8s6TlbFFFCsfwCUYBU9CWJb0yhZqJ6snJ96uOhFDUa0t
eg5Snj8D75zIR1q5sOJ5m+tWjxpHzPLgXCFZV9fXoW+g/HH2Ewcnbbv6P4axE+OGWE2Ufz1bLI9t
1bkZIJE9tFhG59rraeaAxapDniZutFK0jCGq2t2uYo95Y5/4yB3AmNZlD7JrGnJOCkGyd18e+SP+
pQZYMR5/zHwNTv7eCBotAgwlsGkTojCyQjHaxwHWWKu9xgYhIJbO6Iu/0VBmCs9BoJ+w+c7FEGMN
oYuymL4ZDyiCG1FY4blW+6sU/MSCC9OVR6TRlUeHVbIUPL8qfoMhTxLAvgo3n3VeJhdct95wRbJS
YUOqoW0SsvjLZnYBhhtlEq14L5m9K6gIxzcPePODhs296tbm6ehc6Jj9bZcg4L/M38MRsso3zWKu
adxDatfC+SAz7EtA07Cqzqhd0i7SNhb+ChG0p/S/uXgi8Z9Saorg5LBDMVcn+gPBzAoXBdX8qy0Q
AtQ63UDC5967bEopFQ1WfTGVpMHceQJq0qzxPJ7t7q1V8a8wIsGVHxZexhYyow4pw69qoTzH31av
Ng2LLGDDv4xmWZ+t3R/iOBbrzG8ulspG+slsr6EOsUDCxWc7S5zS+5BFVNz9AkLw+8xlY9FQOKqz
GunzTv3WzxmHB5wTA1PPNqXXTjdzIWfu7BzWoWVM2NScmmZ4H4u/w2DcH/B8i40BgBarnvTD8KOf
T6t8KUZbwzUGSywncdXGF+mhQ5fyWmF/Im3IvPaYAjkxA4/LZALywV2LQ9KPxWOAdA2d2WWJBw/4
BHHmBq75Qn1u4CruumV6LkZonAU0JRCKZYAbwqXF7j0/h3aYCOBVibQlgSG2IIYxl7D8SRZ7/t0s
0sdgQdJhvcCuOQ8ecldyLeK7i3Jv5Wot1yF3cx/sVbme3LgUCBuWVCI8jsWVCJpZHaSIh7gH57qP
6PZzSvfClUhwJXCb864YCXRnXLolM5rPdSFklIoKXjH+lagHn4/+oRxynVYxoDp7QKPtlv7cQxeB
Fvb6QznQ564RJMPy5nJRepi+rytPTDU5QT43Y0DKp7O6avxdr4XL+Z9y7RRtMbDLjC1yBOhD8CmI
nZvILtJ3WCEDdeUZH7l1VVrApi6sobTFLD7IXzXdeUFq7X6V086oZKltioOzPVdmoLrYxT8oxXHg
DOc3c4TOnybZ3OL2SMFhE3szu3C3duQSNziEHWBMm685Y5RxMNiRZt/XLeww2pJIlvxHcTU8BXsz
aVqdJ4zwXVz3UT31FU9+wM8+YNGrccXqXaOK92ndRew+1Ni7OixNHomy0u1lbC7pafSk2TrhrCad
4MYfhET7xt+yJyyuS9+AilohLTaf12eourQEfmO76l+u3uSYOo9ezIGCwLO1qpr5QTIQ/RUDGMHr
Dde4yZDKo4ZyeZHbCDAAj+JRVpGVh0rvtfXw3uKk3dZnLro7IcEVnm29mXaWQ8w4D5w+tuQFxrhl
d0M1NgtKi83aZDiyUrkk2P1oVZRB+lJQUxnc1vbRGkwMxzHuzOad2SPdYgbtm8MPmnWvGJvt86xK
voP5rHsHcTB15yPPRndckhMjc3Y9MyGsP/7O2guibjqtY4BvKOjTlwX1t67eBbmEhCQ5tBZU+P3s
sXEJ70aXKKS3zOxZDB9LnoAZlteSW2aigzP9vl2Fyzj8ZfhrUa2x9vJdElNjoe4STOUNjyS3nwjp
DBO/GTi0sFIwNHmPjeq/wswUzgDKBFWiOmXxQIit6vthw8gBoWWkF9l3tnZo7Dhd3FyQugTCgK7a
zJVcTJEmhv/tyr/JXoPiJrvxy4gzdgCwkChaQE95ogPI7nqpm9IOvWox16SszasNoA0c5HY5tNRk
ZGtCmDs0Cpoqj/E7M9dsmJ0eVyWij8FcVF8uTtbYwVECWMiGi9PtueHdAy5Uzcn6BnVki+GIOOgp
vWdhAfgjK+NQ5y8+QZTi0vI+Dmp2m/CwwtwnrriJKxbDxlq5mLc5dcuP3fzxmladyUQMCq2AQ7Rj
pRbibiXcOThFra7rUikkLEWSr5E5x/NmIkIr1Vj+VZDn0u3GpOA3S0hBEtKTimXw/2SBH7XKgyYZ
KkIlYojsxOpabsrr9P/NTShCOV+4kwGDKA6AGuRrC/sgsNlzYTA4F3UokRiDS7ZnnCsNNtVmQOGg
ZBj/rlgXJPG0ru/0tBg6H8V6aV3656G3959mB1SCArZqYzGeDP/GVMfph7UdOcAqsPbRH8Qajpzj
7U/1EZBgcbUv07UU/fDkM6r7kdopm96sdd5AumePPVkoAbUHPswGl/eWaeSWiD+67wM4rmYRDNC+
pT/uaHe418f/x7L0xkjLYh/BX9HkvwNtI3g1DR8QiFK2OdMLP+7zoLcEPqMXpla4LsAHIFpZp3gJ
Co6FOJHPy15pi1ogq/92dpmrU5T6E2EOSm902qfpxx3gzJTfU/YGaSVHpG9RbWIKnvXx1kGeBt1N
+IPhlqleD9GTyHcPirLIqxiDprHPZsq2bOhVbBFOW4oobeT2uoGeam/3heFy+w+TjpnpCj+3oKhc
4qWdteMsDuINZX/mfUFPPh9l7lf6uH4SuYXdngks4tMkBHqKxCTOI6SkUEgT1wN1enbKsUmLPPF3
IGkPmQF/M3MRJadhWWTZqJzIP8a5gHvYh1joaQucGFM3huE9msMMazq4SgK6hADs3bc7tI5gUQt/
PAaHb68yL39oWxiRjO8BVp0zeCXWHUP98FaQ31SMPGDMOdpOI1LLxAXZXo2TlU3RQIZu2smjqSB/
n0LcPviHkUxIPr+EPlLEYjOFNbqeHupzmA3qNcAfpjuvDxa4ZmmGoCP+Kok2w45bBkxjAl6U70mL
++aOvZWlSywK9NySypziXR4WCtAtVh97NzW458w3Wexj8C8JDrep/Pxhk1Oi1ncqmiGFNagquzTQ
/VNjs5i+ROYOGKzLbffyqwN3baDYpkYU6FxhqF/4ZSrAwcQKQgoHsTQ5ywN7YLJrOuZGunveKJgg
oheTgdTS1a/ZeXFMtO85811JJuJyJ+8a0d+6AFq3j9fKJlKydst3EuiZtcJZkaPJRGmu6c73gOno
8thQEXnbLy3YEpsOqjDFPZArOupTajkfpIik2KypQGT3J5tjo0Q8uoVLmqXzp96fmV2/qU1jvvVx
3iV4Y0zCt1B910uuuD0oPpIu4+Wtbu1r886Seu0zJY1Gsliyl8Aar07rq+N4ifRSzyc2rlhhlMCv
XZLyDm5c3N8O75u4aebQUIDZYnSftIs9MfiveEtcWk56uJyQ7O4GkTixl2ZBVnacdkeplbO8d18Y
uQ/lSNK4sGOExyKwWBw7f6mEuDDCToBajt/GaDUMIcJFnkeZpxwqr97RZ4uwWdCs+YVL94lxVFnr
75jX8SMwYb9nTlXvvETbLYGjN3UgyGe8bw8lQIvgXMbYV/tM2rtomlDymJly8YUkBEue7fy/0Tas
pAe/aF2pA8xaJ6IhOIRwPdUsKNIeQXGsbmx+nnyHTrOebIFfe0Z3i36oYOx7fn2Ejb8QRzSbEyQ3
BFalY1hK06ILlsKYikeU+a6IKZ21hORJskL54NXWTX/VLVds3zv+nTlvx7AjkLDIuNVUd9nSsAzJ
dBvS0EiZyyvSODwJHnyU/1dJapcoHvYfWWrWqnVyxT+OOkQG5IYscEVqVRSIoT4Vqt50VZIDUaOH
y8i6JuNxSfwmEp8EaNVea99zteYD7ruKcanjhazOuRJXR0ETvRNAVxqybA5Qu2CuXvAXAcNVVh+D
pZCYRHV7NVHmOG9xu+TUnjxslKGpSGZbtgEYoUR5RfR1z+qrPCWcMEqn5fJ29Fy35rw2urBvMLtz
99sc3RemSm23+WI+gu9tIXPRcDdLpQSmCdDc5vvhY+XrZEl7xEKcCMrWyMOnpvJL3Vfvh1LvOSuC
2LZH0X5bGWV7cRVZQk4Kh1wlLKbjDJY+NRBQSYSiVYSSAH+s4srbCVf8NxVCXWbzEoZf7O4QodZb
X6E8JpEY2HGA9KOnatDR6TkDoo9XS3m0pgPXQ1R+6zjxmkwwLG7JUuYaD0dY6zR52ckKhRG9Gc0N
glcDYFdNcCYekbrNNDvQLJQTviywtW61ESG6eUTMrrQDTCQLEg59UOtPGKof05AgyjHJNVcXm+e8
TecItUZIVn+yRuwGd1KMpiBtAdJhx0rZBHgRWxaiUwILpc63d2y/cwqhV9Bw/WdjlZExqdWLjqr7
XrIKfBNkx4jsmcjRWUMu4IIAAkI12dHRfQoYus9NDNBPm/l40eejYV0qtOa29vIuSqYGloZttsth
laERmJZX+B8PsSjek3GGw1kTJ7clNJ2pJ2pAV0a5AbTHP7i5VgB7oXDti5pEKxuH5Vq/6NAdZQIS
gP+YM6K8g/EpWdhJSvBWhRThqITBe8h6+98Ug1OtVbh07PYIL4kQ6Mj07MQedxL41AvKVC3DMD2i
9HYbEUtIE22JHzFOluHvzsLVM8P/Z3Dj28q/BZaiuKVuBJePtyVYqzNoEaZ38+m10yIYx4aLE4vi
oaEN4q9DJ/Ce1eEo2CR/n5T7DNTMVAhBZr4gIHiZDxCgkHUHuEMqs3JXF89lxyKDN2TIW00LVe4k
p3efcXXR3CvcG75XlPilzpIX9YF5qoZUgXkzSor2/v06JDhjFsyAh11enCXrDeERuQPx8id1c5H2
acS7aS+Z+i5B+tBKVcILwDHT5psYRqO0zcV3Fz7iKWjP2ar3RUUZrcoRVev/Z/EtZ11PHS+iV6yj
by0P0Z/3KZhQ8DP/B7E/ke2VuyHWbQUPFOiZCfa3EwYMDDuTWzlqvEuKLNLFhLwABqHjilxmb5mS
0h0zsf8FXdKViBcF3v91NZ1mY50uON5meZmEpih2xboXpQxuTUvX3YYsdyzLAy+d+7c0z1w3enCM
kxrWB/3UUYUhlPQGl0DG9CVcm8BWiPi8Q/UFexNkz+M+IDGahaY8NZi5LgGAxtccGGTBpK/fuvff
GqbuXvpcp4XByVaXEXbUoBcZf1sNpNJcpE1xwMuhvERUqYhst9BFrm88f458wsZGsvGmhyOVlXRq
u9nb67EqV5cce+Hp0diV0AbyFrsg4F0k/sth0ny09Lhgy4880XNaBfdGNrJmorv3oLIPGA0NEgtr
lDriaKbYOu2HiAm2bqPNpG1WTXKNKRljguzd/s/YdiOFJ9Yt35ZATeKmmM1RBP4r8pyqcNVr+Smk
DSwC3JuBZctfqHOKESww4qr9lILkBYEXkT8PVcPLARppZV8PzAm3ZEUlUe3oyPBVzeRZvwE2Nr6l
SWhITbLhdKC81CC3mJ3RedfMZL+39003jhD54RFqODGV/SG2uBbDs9ibQwvB1e4mPZ/rkLk2igd7
71YPWScRTrdYYUo/zR1ieCPyh3ZNnK1dlu/mn9fXuqBN+caWX7cihzbCbJNl2gqRF2Xqt8WTdX8+
+K09hjzVxKBnebDnDg8zQEjwwJqOOwZzxhZeA0DGNvOOU97v59QvVbXmZDtyo7rY5JOnHDApaqiI
nd8ZvV3yFVaeau6gnqivYAKCIJielz0VTG5CrJ6gHpc5SqFD+9R3uzMdrFCwhn+c7TFApy/dsa0Y
NEgxWYeCqMcjM0mhI3WKYlUlxcRBItaI1rAd/w6jpsb8As2Y0nUfauFpNRPB8XjJadVWpXhtK9+1
uvp3b19FHYMuqcHhLC2T9kdMY0/1SC+YLLmk4/iR1ncS8BTP1AWksPkKychCCwzHbSL2zCpjkj2Q
iqWsrf57OG5DCgMvjpkMooQDxJm9A7zV3PfwPIbxCdnwf0fwt0DMebago0Pj6ueJgMk3hFgzWYSw
nDwnvw3Ew99VlCt60Psrz4lGIByNdbo/ysgbqQzoBkasPZPGxN8gk06m1VbDGffKCIlPm5F7sNPw
LoYAIdptsjNBzTQnZ+yPU7/+qQAUrRtmzRTAtqY8yLZrGhcNfojvppLnEDjENffvIuYdiFt9GMSH
sotWEzhD5YP2XgpAlvHfRUdZ28iEL7F+yxdQC/yN/sWVLhJGCizFfOV+gz+eul9TPD/e1Wfnxiqm
fvp2TrSqdEOQrGr8RAkRTSfYpW5LWeLzRy+ErqRH2fNtcWH2Xlxu3a2Vb5D1OqXQxXJtWjDPNN/w
LNUFHoW8KsfPaJvdou8vc2eqRt7vmS+17BruzO5bWdJjigZukLEx/lyj6BAbAKVLnyFhHYeOJXoM
OC0sT+mS5hpRNSAtJRVjWDBOgEilGzalduZd2bicfWtPC6wPq/04zQozAT9VnX3Ho8mt1WapG3fj
Fb0fsEIXmORkCTdGnmPDzAa+cVaeE+YY5jggy8F+Wbt/0zt7h4tdZgyclTnRsfysX8rGqSF4dmAX
QXQo9dJvEDhXWTmK4xj87CVBBCACH/uT+jCUut9th/o2RMYHkVrDNunNL3Ha5GtCmUHZazYy661X
XWjFbxC26mPD7PjgYWJcAYipDcpLyEWSy2M9kMw86vpDevY+KmS/c5N81Xvhi9CkJJP38XWf4vea
EBN29F1w5Wo3v/YhMYp012n5P+iE8mldSdgs4jlTa+ayCenijr/+1kW1qxn5xtWOttL+ZGtnfQ+I
HaiOAucqs1+haa0PKHsCWijRwM+KWFdhFGKw7aOHbIU9vaf6SqkAmGaNGT+bd1oUILqaJIUbPhOD
tIfwaRMMM9yKqjJvT/XUVoby4qsqj90ppkNDj5YHrxoYn/nxaG0V96ofsIlFX7xKx9zxUGYcVd88
OeQSIt3QfIAyJCNykfkRqP+WIeHQ6zhCHYq7wSK6EZkvP0i6PFSAw1q00sX3eCsPAha+txg6HKKM
OuFmh8wCRbKPBlPBmmrJLCfy2WCtx1u10V6AWy4pPr5YgDtEiHfphDNvjsUxz/r5pMoOjIr+zBb+
SyHVV3Ur2lUYfc3rV6jGaS9ELm5x2R78EE4Es52e5V79OGRutCMdCkxfmn6PuAPvXnLGSkjV9Ixx
VauljeySHXZulVK7dLBlg64U90mLbel0tm5SyEdmgdqE9HoOQOH4mC+Kqzi1VHYwK7cxxdfts7l5
4M5G09/nDy9jQDnGsLBQiPjGvzKkEFKtfu5coRJYG+abSu0fHZ966+QFnJtYtuMPjVKoQ+EM9URb
7XjWA4vqPbTev3snyi+yaFQeUt0CyMc8bMa6tYzix6griGL+3p2fYGSk+ZY1Zd/WXUXF/JQNHXuU
HdpBWbDQbfGJgqJli5dvmPP44O18mg4E7j3JrhzAI97C11Nxuci2aGMpxkj+OMTch1YAot5JNYVP
F1gE3y9yFHCwiX0j8mRNjORWDUaeAsQiozSDhC2ljqyHh5JwoF5F44Tlpgzb5r+4G73XQC8mpUya
HtY+gLSJt3fgf7PLLyZWUA8d9d22Slep30vFo9obO0NVjQtgN8Yapa4DgujWufn7BVDDGPdhFdls
eB8G83dO0MhxTo547OYeHsPwfQ9qdtjJ33R8xVm7ny6aoxMrtXgLvYDsCjmocG+7v4ptsXxQHLMo
x3k6CetVAOD2xD4XWrfKk3sZJLn0Qxmzz0AiH9BnEew4An6DNouVzHyhrYTplatqLHCuGgzfn7oc
SJHcMeEfnaOjtAZhISDLkSdxVq+QkBAo/srh9I3Q/J3RxQX1J2IY+YVR5WlnFzyovTuBCvXtsoc1
usn49ZNH51935yvEGZlWZB4nPRCo3Gi942nFm13YwkB/1YD0iN2Xv+DNyKPX9yI5NQpZoNgTU/Op
pWXv+67S86bdrrrppqr3QAF7Of0DYGBZJdGQJJcctl+U7DvzNwu0uYG+ysyBdLV0oibbFgfQqCD8
SqEdmXMvDsdO2z66MctHeDLirN5Zm0cQDdq9sAG6ZZuT9yODOJ7dn3hsed0QPIeKhNea5r2xVG4u
hatI1aemT+MpzZxLVVQ5jJfxsXArrjRSVdwjM4vv7VsRwXYKANKG8lBBUln3riFf/JgeGxVo7qdo
6H56mp6UbS27ac06/HgHABtXOTG0fF1ZYkoMl8/dQQ+C/3cVoa/EKXVByoBiMCtkjvD7QDVYxyPX
BW+OUwGNR38lmDidIpH5w6UaCzjG9Md9JMOUQTGABQ194zsZ0QTEWzX6YKgKWg8aNz8cvtYH/l6Y
9VtSNfTmDvOqWFc3cY98C6hagQjBgrtV81onaxqaYCVb6SBF6RoWZ/k0eUhF+SqsUWeCqTu7wLhc
LFw/PKJyFsvagdSDEQJHzztz9Ds5Eh/yAKhGD1XcW47uzCQHsbVED2Bh9R7FxksDtLDk1OdWkAYK
anxRHX8puXQvvhuFEcOb9MajrV5rCrjP4UsIiVZi6ZIK2XNzZCeUv2NR6/SYjb9536aKzI8s42hg
I2GgWp01Z6hHV0jJj6Jsk5Z5x4IizA+BbFy1timPBkQh69UyfH+H2HfS0k18rcu4/igilbj2/mbI
+lhNhGvaZ1o6DD7PDfHOGI6IXl++N35hocoMiuS48f8qgiSm3CmNh/etUebh5WWqgcCu/e7qmBRD
RvWN7amiKy9FMR4eEv3QqHvfLibf0V+dNgzzGeYv6Vs4rLi5Jpu/idBesyTfE0le8pvnnAggqdCf
Ef6z/pB0/0KkVdyMgezC+u/ceUZEja2BO98+FYWkFwZrRASfNQ7FpaSEJtUJC4Qz/TfcPK2MWyI3
NOpscQxIOCHQrfr3wZ8ZKVSS/JiwGiJWx62osVY068Yg7JWcMdN5rAVXVbSgnHFAh6VhkHRyMvsE
fp4Lqg0ZuwM2JRn5PvQ1uzl0S04EstmnI7cZiQOVt9rYbhwkIIs1/fH3KDDZ+c+EFq7Keg3UoH1a
AOhXFiOnum4WUHqnm/r90qsVAQ+m8Yt1E+RYzcDIlgsmuAp1xkiFF+yKtyh8aAw0usxYzVWGo8Q6
hnW06uXdzoIfpaV6yzDNJGGOXaIlcUcpgdV10M4qrTLhwz+UOkTWQ6YZtmRwpy9ttg3WZjsNu94c
52y3nrlQK2g58UvDNqn59HwNnntO1IDusB+SwAPLRAUaCwkeu2/fhkXZX5i1x+2dyvkAsHjQfo+o
QnCNCNZIsT47bwD64qYnCMqU/LOKtYHDeSVhWb5t8CL3W2HvX8EECijJ4nlbsPqSZ351NQSSkMD3
N+VUSmNLuI+Aa5yx5eD4rqTM/z2z5RTeXN2X71dw2CoEUAuA40+O6QzGcCHpK1zyecEpQtfdgiVc
gKNQBrfoX86GnPhtBA/HXgtXI+fXN7BsswV2pwRvDP732bnkwBf6jgaVkl8DPBMprnLiTBBy0PX9
yPXUTwCtnOpjNrs+HCeObDeGpuJxz2wNXADOy1RrfVY1dhq6zd/yzIp+QYAY4FUERLd+Ia8Y4TuJ
98JQgJxsHpM9bSmq/GT7qXupR7KNenM78NiuR9HQlGVqMy/JwFnYxiHHEEycz6fOE+LehlP9fPDm
/vDc9a+GGBSpd/ygIlfU3YVWFnGtiDksuERvgqJfidGJl/afEMxviSHnWpFqXz3vNTvHiUD009c/
50l2AS72v6FNIVGqs4v6MgUcFRgkMbNQPxH8spgf+TDJrXrBnn3guroJHYsQiUcpoo1n8oHagU8O
fmLa+fbAfeqzwJc8RhDtktmyHmkQ5ebUeti96z0SW+rA010G7QoNnBvrBaD1oTg6NkjP8Ya7JKPI
QO8YnXjbFNMO2O/wgnMwjbcX0AayHZDYaTLnUmMuiCgfOWXQq8JNHRbKjsevmvXUhi5DNZvtmlGF
Z9DIIq+6JzF0Zw1qchIGg7jiH6g/FIRyVDmyXpvBOpBFN5hjxwMruJyillknPEEHI+fvk8ynXGXJ
qBRA1IaAKzvMwFC8W8lpB+cXQhHXe+5i6Bxoft86L+BDM8scpApk0org1M7PaO54KTbJ4oqdu0p+
+z9MTBdi5CP5kQxisU4MH+FnDa8t2M+rWm5NvtaBDHpBGMrpiuwAl5dc6MsS2aNCQMUsJ5XF2tlw
VXSRYaNKYHS11mmnDo56Mjz8HLnPYUghDtvEx2gL1kRklWjCqdnEoMXEW+GWqz6j6CoYLEC+eCdn
/LeV5/AcsJ+2cjqAjj97nE4Ltzpx2GuVNUeZY/BnjI10aw9cyv/KqvoAIlCuvj/k7NnJioai4WoC
AaITUQK9I1sb7fsIiE/7BKsxfoJhCCitDath0yp4IclNE9yiyhNk6lqfh0Ci167eNAoNS2EynD9t
25JX4W3o1pzjLKiDhfkMwdSq/W7PFOw8u6FnEnOLNIOkmdQt5D3PZJ6GRMXWYBF4JagKjcyDGjf6
cc/6eck0KvHxd4xMdvEqvqJD/JUI1/U+oXxzG/1dMK24JcwUlaf3cuBf4H5KhOhtyq6lxeAX5dck
mcxQjSQgyrbghHnTlG8RAt85P+8A817ePALvOfFT6rItaCxzucbVqdvrR+i73jJ3pTPGaPdsWbDl
9jNwDPW+/WW8XOSTFAFPQ4cXoozvlNHszs5X661bxHvBbg5Gv0FKg/Lrw9hBXDTF+ybn53xRsvlH
+XYZFmpwEP5eCz4hn+ah2tK60+A+5vVhR5x6p6Zf6qvDxd7HCSgfaeV7CuxTUl6h7jlZ26SEwEqn
mdqvCQ14RtSMdcFSUsYQbTTODZ+9uTNg2R9fPN7vAlijAL2l9YqbVpUP/H+RjR/m0W2pT5cYXGBh
cfxo9XG5HEqurQRL/4363jUfVkVEGoxbkResTXQGkBfqpLtzt0mpiKBZeTtjCEnoLda6qoRjEQIC
y6OTacIorrF2xDBeaSsuihgdt+S5MWtsVAWkLUTqY4U6r0+ytslu+B0nv2vlDxTp25rIxNmLMDmY
UI3LH9QWwl70F/X+qD12O5O2+fmJ8QMaNgl3MXORszVnnlfDzT3i6MrAHCBSXgCGsdM9Y7l5hgtk
vfPiUYzTmPhsFn5qXHG86/pOgQD4sRjAzcy1xjM6Yp95CzoWsOaT9u+afnJQqzZTb0LjKOTVdIp/
edCPhfV+P8grN14avyJBv5NZRPeftb8o4kYlufOQGxpv71/fmFs4SU60PDs7QZR7Zxztzi6xFDQR
YhOYRJcW3SbFIKf2xCTiOJjBEEFnjwXt80xPDKe2jnU+PTGZls4okS07ngxQigyim1hIi58Nmj97
RXD9Khyd+7gCs5RYjxN6TUyHAsrJ6r5d1qxGJDpFR1o42kuKbQMKKnc52mB7hZlmgktLVi2vOwxF
chTy87zn3xcXviQi56NCzlDlnUF4mjdKL43d1551264I7hZcC7gPz+uekyYW5oxeofbIP7oefLrr
/30Uwm+D9kNLCjQp1NUhR7/+auEtrijUXglek4J4BBd+AYtXQsEK9tvSBNgEPtvzUT+P5sTwy/QS
baGFL81jgXRxseiXIWvprO5TstzMRmBLaPtj5AOzHnJDzkUsoOuHvR5F+stJbfFy06LZCAAhtUYm
ISnV6XCLnwQR2VRKOnYT+Ir/ZZOt/TIUvD8z1lk+zXHBNbmEGEMppyFsvosXC+MicKJFoS1/3xHt
ErQMo5+FYVXG570XKVOx+x+p7PmaYupARnTJosX6BTU22d/0epg1Xn5HBoJVWbeBOETK6YNAzTdy
68pTI24adN4xSY1XzViqPXFtyR4aiwIXJykIaOUqIBzMUEKQI9z10owU7WwQmzeNCtFVWni7UNLe
4hfoVnsTPWEXSt78W0qcJlzGgcn+ZBWPFABW99JBIcxCH7NhmaQl1Q2jVhClu08wmOOIanFO2wkV
E+rgev2FkfDdTVzCSKdmPFdTNWfO6hMkav2QorNYEBarRPfD/5Lc2DQhVtSPAC7gFTTtXO+s5wZx
6OJP4RdXHmJwpgP1KVcuvx5/nykgbbVLSG9ECCVsWdLQxLgHWIKRDVAwmbbainP0Fun0R+3ARxuT
+69FgI7GnMGnpt8QTaeuCZFvD0cBuc+TQijyj7+aj/Ki1DyeM75s4oCNtWQvVKoqjYIDU69ZFpo/
p+2p+GKi5zCKIgNqdIqG/xOE1DzIrcogJPXS/89WDyUmsSGmsMFzxF0WBdvDP3dZZSHYJn2+GVFL
H0JZx0q6jZa16NMMgXzSrZpeozobvZgM1RAK2Ul3FBUyGnlP4mrpSoSjG5HVkXJCemDrqFki5bZM
lI5QrlOGSGkxghtzFTeoJCrkenP6FaGm2pCjrTkjtY1/WSwgkxEj0Di699JdJvQ3jjRept5eNxuc
y2+B6HUMSwx5JPdNHO1WenS9fEPO8CNjSNXAUrfapNZlj4XSdLCFFiuiwCTzI1QWUmE/wRv+Oi0W
IOx84LDxbKaQHBdAhWxi3uE+pb4H2UT5Emk189aVArSMfQZtgkBnbMBWy8945eQaMaz0QSWHz+WL
Im3vQtoLLJctpFNxQR4/TSI5ifr8dxQynxVLj6DDo7CadcMA+hyy2XviY7t9bVy73Tvw/YH186V3
Y2YZdqBgttbGhiETMonUxMG2Qq8PktmfH3LrnumSTeqPIUkMWGr9O/3vpkoxdR/LOjQ8FtFIyMzX
kI6aVwYeFrG15IhpFzrgXxuaoJNrU6zYxjIvTGCbGMl69GBk/xGX5eJ49t4bXjhKJ/ccy0GvxOIX
1DPlmuMymBWUqjUN8i15utB01ShYI0vDSacmHxQJ8KxHoVQpwxSdSu/3k+PK/ZfbzjAnHX1kpyEI
fPJdmicLvCPGKupvAqqbaHzWqRwC51ekwzaCMSGnpznsY7BZ9ys0JciBQBen8Afcaee3XOBQrX9G
5aCsuQ8YxZqxSJVJDg7Ot/OAk5QiRC9///uYCYwdULDpp8KWduPFD+eNdqI46GjkU/8Xzyokv3uc
jjeoSBqPEKFadkvQcqdB8nADbAirzduQbL3MwxvPUK9vSJ/LUiD/3nZ4gsHNgrs2Kt8I1uzeLNF1
l1l24BEX6QywpoTPzvDGvslYoH2StceWA9WiBHRCTIvytrpuSOhz5stv6Aijm/AzHT5CfjdSr547
NnQ9ykOEPZp6hh6QKBheEPcOaL5/nEd3bYKtfDpm8yjf6pYzVe+ZgUNag2Sby8F05tvrTjTP4++F
RuiORABl9kB07120uFt5f+TR0ZTRKTcJT6Bdpx6p8DSvuajcE2l5lfwrMjH99LEB0lPT628hwGYN
gl3bbxKwslsKWJVF1tjlW/rpzunmQA98n3uUZ/NduJdjbNvXWmyH4i/p8abH8PE4CcUt0KmlLzGp
ieKT0ji7jpeOmZhg+o6g5/lFbsHrwdju7lXmhOe90DQDB2rFyaYn1kKilf2nr3lNuLNU1gSK9sYT
3Xnh0dHYZhCX2IKuv8iieGIcRC5OYwR1eJrb3VWpqfTc2M0vHQPrQNz1CyiQYlv0l0woM76THMv/
/xrCYcIqJ4kojpg3WJsgvYy65a2Z9MWW3Y5bj6vEVIXqMhy9F8S10UmUQk9yoLxF0cdcD4mns5TB
ogXPdw3dFjuJz40zOqOmy0PtoTiTuxZ+hIH1GP8U3Fu1WMPoawOzghMSKT6mFrFN9WI+Qf5/4Lh7
3MvkWsej+V3CkSgKqY9AkDWOXfiAJjCJTYNPpFii7oPQgECq0olsxz/n5R+MwERpHM9ksPg0UcSp
LjpB6JgmHlw1oADhwT9eAnvWCmvi/8RDT6DNyOl6tGK9qEgjahhKRdkSNrg5k5H0ySMbbwHygitb
f/0z/3QD89aD3gv7Vh8lJq58J761vmjH+h5qjiEXPp5JBre5o7wNFnOhrR7GQD4QrjZ9BRHj0VxF
oOtXVeTH2A7fskaSou4He+8JEbCw75SyqkX9yokhSqosUPbdp8xWIOxkt1+5kXCSOkK/MMg+6Yh8
SAjvimQC1wim0NRQB0A1xSYkdDgEtFm3NyLLv0NDlsoHhgRYihRGYaotbRj73Zph9n30Zv+Lkqqo
FOu/o3P+SJ1Y8lXf8AVyiDgKmRaKEBIOkkwjU1cMud3s3Qo34DSc9N6L5rZ3rQ+VIGaZGSHgpjeX
LrP/+zRYN7xGuHhXIggucrLj9G50d8Jqd5P0SWQgB0wtYb7Zg8gemPOxbDqbdqtobvllfWY2oTT/
bqsABR6e6OGE+95JRnglJ+CH3DgM3rwrZgLOVM8r9bFBfbQZJxqznVTPy7kdcCfd9gln7rn2AabV
Nj3j5yoFjtXTkCASkXekkCA5ijwzbe8AuLBQ/p9gfJgIkuG207Ya2SjBLwbShQsRCdJBg0PrXuFu
p8nbAhjXszYhfiGRJWjOWr9TpNN+h/Hfg2HULSzsD/ZPAMa2lvArIgQpsIdao7/0A7rr/4Y9Nrjz
PoJ2eRh1e6PjUWiIecyu9dfjyEqx/SXWxwp8mq26VOz8eU7tEsjJfBmK3fgsPdn5u5Y+UbQd9uQ1
/mBwtPt3fiA8G3OkoxzqmjtkQH5PjcxAw4XucEWfEelMWi2aFnF2xhEyoVV7fTMiNh19pxklrwkw
5On1+dPVmp9CcRkklvIbMbiSQK1URfd9VLK5d9JVo14ZSRLytK8WEjb02WZd548/WXCOgkF9bFGv
jSVV2sVoOnn0+qiaC59ZVybN3O6jOZDS9BTfPqB6hjeOYptzp/8tekOtUddel9yEfiDXOPyXMoix
1djiJ//Lj37W5X9s+GXMkdKrsRaeuh3JQwpO5UsyukSDB7uG5layJJEFeE1ZzBGuDJsZZlop4e1M
DJaTLUqJTD48QkybnUQW8iRgOJy1tnJXrJIZ9xBHbGjvI10DnAKyRI7to11gZYQp/vhnAB2eS16K
AfiUbvpCZ4IAYbjOqNORkOlAkxDn4on3yaR+XOhNb6FLDPq3cEtQwhbQ4OPw7zhqaYJNutceqnb2
51QAMPO1Xv3eDnNGtPqvvYQQAfY+O1KGOo/kH/n5wiXPrWZbjqp/amqPYlzHPBbTtJtiYA/4Qjlq
WLH526N3geINP/qVOQ7lxY2kutOOqCj5ubmGOdbvoy+txQWxiStmmj/QQ8EqmFsomVxjSYRpGnes
GZUqBr/VrbuqkjBY32JPtaYQIgFCm6AYnPThFKa1dDDUuEPWB9Wed06u+zoqK2/Mu4ZObvKNxOhU
eZzk8+9poipsbqup0U2hBntonhgmROZfb92hAv5mV3E22fA1UbRjzWfGAZVt8OOtrPVtbTIIXRwY
Pplc8woILYD23J5pv2dbnt6Vb1maMvu3FsjC5FQCUO3Pjp3sRLxjuUQcCi6GXjv9OMCj1OAJIux2
UnAWU9rTnnV6tJ7IFvBFD29s+c8O8sl382FOH8e1YWQtNLQN1Jvj9s7pS3GlrVoefwaW2lwQDUYf
8+2Mzbgy7RURfW6Vh4n9pHzr2+XWMad8/fNqa8ErFGv0NIKbdB+CbB7YweEUlV42EFbtCYbNr+3o
b73KhL6Y2fbl4n548BHTupF2PUFy5tPUPjDjwbFnVV+M6XQNgKhqqQEfz5NNZz9U11zbVrAwJStz
Mk4PWR4w8hmL9s4X8ywY2N2BrIyQifanjBhu58g2N5KFkC46FLhYXhftqOsXXAaN8q6iBNA5p/FF
uHBgnzGlH+e+8FpdAwuj3Vmo3Kx3uuzLSTTYHv6bIaON+jw+7j78QscKdHlZY4ZgRd9EAeWL5sF1
SBS3JjfhnwbdDN8ifZ+cRPmgsYKGt3PIrtTYKYBvYSFQcHx4ARAI2NuqtAe+EMb8sTE7K5bdPKVY
137zEuJX/xN7gHjsQbAX//YjamXS1XT3zPLvSyPqjCvzVXkvZ6KCESEiSJ66exPew2CviM8dFPoo
XoIYsIybWPugV3WD/iAGJgLG6GolGL81Thr73XZzQ1u8CXXr1Ca2B4C5FHqf+Ha+/vMmmRAzFl08
viN2fiCNGVkJ5qeu+YhirKa6X63jj3JdcajKRPEuW+9Zr8WYlYeuwtjKSnwgK55V61h5BbNEzTnO
KmqN0MFzeQ/DHX9SCMCERr6OZunF1zoi7U+YFfctomU2lgxTHg1j9UqEIlha0bc63welkHvgQinf
jLuQYn0xNmGdxDmiGdXW+/XR6jdG0pGqQh7YxYThB6IWXPdmj3DezRxpftBp3CHFBENVS17n23m8
7DDfeJ2LuuDK/dZLrfa3RTgavhcuhAjgt6Zmo3CEaJI8pe/rreVvvQpZ9fwyNA+5DnDcgiRtJgij
0fQjzDNV0k7z0xgObAHA5xyadoXaXbV8w/HgvvcKJlQB6QRPzFxjTbcRHHsgsdA2eBHJ7/Ue/awr
daVZMWclRLMGgZ1Y1s60yM+BJhyKU+shZypGQ1DwfUGrGxvuJqrDFDk5MQrxu4BWbjM6M4KvK7Jj
Zk9yvPn+ZVblP14JgDRWdJ7O5Xk2AmhGEfwbwIq9ALNxbQuktwvqwarUbs73W7WNwWI+CuTD5eWw
mpEJHU8NfHoyUQONAKkllf0k/CRDoWua+3EXTlZtmYHwkIkmjwBJTlzK+3v7vx+iF4IXfQbEeOM/
HMB3Wfeqyvmpo6mLs7j0pcjmk0n/RQtq52X/aJj/pxc5Um4iDQdQ2Y6KKJckzR69YrbgdKiJThoz
V/ty00EZRvPNHAIwb3Q2Sar8ZjU8IhPD1we7uuKfLF0pSYsJ8qYJzQAirF+TWPwV8AvZR2+8WTPH
FiZ3vQVa9xGZcpTLKrY3UgaOCfYiiLz5xkjyjpvu09Xv9vRN4DsJlhNuOAHhHEXU9Wud6oXKMket
jqwLEvZQXArpI1xXlHt2d4EIDdkuq1jY59/hX4r9w648vpm7yaWtuhec48RRa20VWyiQk7EMDEqp
fRVLOkA070mvR9J8psLtZFotozC5kiJggTgJEjxQFyAagpGCp76x7t825EdpFUdrtX0gv9VoQGep
PH5Ch6f7/9jo2mB0R5X3Mk9xynID7lUCknRYT/H+MinLnzb8Eydb5b+0U8nOQj1tjhhbQ2WMx4SW
KJzwhfPCvhwiUh0gwOitLGONEaogQuJZ7eIxgRW7su+3Dn8IMxRPMQlv4eDpDqeiCo7nkfsB5kjP
+ZikHEPI1zM+DxyvpDT5B/TK21YInjLYN2DQuFbAfIbFLSoO37GZ+Lpjg/wiUX9ya3yDfUt9S2e2
IaTuF627hALfr0+LbAeKMaOFvCo66ksUn07N3P2Yv1j9GM448BjJ4rItcdmkAZfk50MGS9j3Embq
5qgKD4cr+aTb2EK6/0uAr0aHPqnPM2PNPoO9t7CrC0ZHYTSCoHt3tjAyYacmfiYhZ7xaozKG9Te9
T35i4/KkfMKnwVMbXpAFMOd/qFRI9jTIazIqO+B8ZOI/ht0VcBOY1Cc4O5aT2OvXaAnGWbOIJuJ6
E9fnSLH+TbjVRVVbly9HZ84JAAH1xGLy0zCLUqOlrhwhciTDy2t91fif3IxERzdVqzOrQ4uAKSc4
GHNuYzAkb+Eg94jocCw2TvNmAy3gSMhKNY5M1v/LHGH1pdnklSMZ1v6+MzmmzI+pViUOBH33MjMc
zL3YiZSDExenLesbQ8i+ZHFJfeYA96ZEBxHoTgT/8vqqj+HZuc+NO4RuRq2YUebFPrSYUoYVbbUF
cUPPuPhzmxvq2dG39kVRaM7GabwZowlttAObqYtT0iT3aotwjgRwaAzh5tEenINtdFY2Yz9LAsfZ
a9TQxBLUf4d/oMrYIsJhsXu8rIILP6JXpcvOrUMNzu2PC0jBgLr2bDrVtSonEiB7BSQMLyT3q2WR
Bh5mLtXrGvKFZRm4B/exe/2jF4EC2AZslruRSrjdmsknqKggRVd5qVRtxXug5BksY+7bEhfCHbvq
pK3tA8amKxYvxhuMAN9A/wcNshYTJz+2ptz9qYnJEP271TVQ/m5xxQlrpmanKVrAs1jfMSE5pu6j
KHODdOW3PX5mh4/oGmGqFPL/vrRShARYr95Lt7SwLj4A/aJc/VwrSNH86n40wSw2eUamJHjWZMEw
cDpR7KgSntMm/7XqUJP7SjFNC8RymFxxruCpuCHFfidE1P6rj2dySWFA4hmXVrPQXnb5y/QfOxoQ
MRxA9IwbKbv2LyqGf2UZjhJLng4kQazG6J+YLHyMtrmAi7AHIaRICKlD8n+75Tx2brkLcziLU+Jd
WjAQyd2uhu0+63EbcBGn3r/CBlXL/9uB47CRIHPVRm5HgSRIDFyL/ePCjgaVf3CzcGEA5CVOh8bw
5IQA27g36Q5B8m5Ic2j+MgOZzCZvq6JJYINDZYOiD3UGczBqDoubq9WoD1MSFAf0v64TZltRS8LN
UN6MHFJDUScAQmgaWjhI2S9+pj551qgbw1quoCgEmjShPJS5UC0awUNsDfMeLdwrazd/RFGZBFAe
GujHB3Dl2C0P7EuZJ5wvJde0nv4jR31AMqwb+EsGE1e+O18FUvW1iubRr8zDjUJg7qapz9Zbd3ve
4KUFVKjc29dKEtLrG08tjhE/GBjMq/x0WPAEblwlv6I1M2YaPazdSTHoXnE5KMuH59J/UtBluBqY
il3rHcOBZNn814HyqFxuUt2pfUrOpsaZFex50jLrAMrjrgorPhIUXsandCHOCQX2n+H2yVQhBvYO
KXNcpUXJLdYr/mcC4XHKlP5AfGjN8o9tDyoBaE3Ht/M9myatTFV1dB17B6D1fABapGqZOPTADtYh
T63XQcE0hTKFXffum/6TBfjh2780S4rNAoNFP7uW2pe/nastPZFlRtWgCnh0vnyKPe0dByyhRp5K
E5AWlNIGCSuWdNo8K707HTbInV5zh/6MZ3kg97/zTmxwf1jEv4xl45zjL+4cQfl4LWdh4qKL7qrt
VPYQJBhHL6i+ceqalLzA8PmpVGIvABSrPv12KMf624gLzFMEqiLiv3L7KL/FLnQr07hSqQZ81jN2
NyLl2EHeCU8FHuLCeoV1CIPBqn0bYuHHJYu7eg+TmAer2uUj7q9f1Zcbbx2LNoJRTQTtbRuDBZBT
8zuZcx71Ep6mslOPKFFKbTpoJwdRJVkxirlE6L1Gg9r9bJ2vxK4T729NCglhXz2llTZhFYpLztOs
NCgMB9WHmL+H5cfDg6w1drZzPpc06/yCtA7uEsbdLdba5wpTXO6ToX6kuigTG0kIqzi04er8K1aJ
L3G+vGftB6DRcbiwnOEehUcIuyTUETB0SbnaU/k3lqcoCd+qGIjp2kxuVvnt9/h9aN6kR6WRBiZn
AE2RA18YoTa+iy7kZxsTtpL4B5CAZqoR198NCuTVTyuzBfjNSYWBi64Zja36pciieWSblfluhsxQ
34piQ96+9SaNObwplfxT2fpQSRh80lKEL6/j/WolhBFEV9buDJGTfvFcLBOwb7a37Jpt/z6QPK/U
0FdpZLVvsibswdXZTioN6YvLBV43RSrWy86p14iNTr+PohpHQBrq/5sn6hOUADKELgeqHa2c1ZaS
+jALP42D+KlHkgn942Z3gIyM2EuV0N+Owq9JEkj+5NV197uDsGwaYE0k9XUpw7ajeyRROcBaKENc
q/Wn/MUPxQXOOrO8hEeq4aZm2sXj5yLY3DV+J/xz2hG/awBMIRMwILsDL5gK53Nvx+4eY3F9fakF
AHJHjFv41ziyYEAKtW3OpIyw+a9IcqnfdjUFKmM0gZXNW5YTddJ/06TPzKv2moyBf9k2xPr6JAdr
Zx+wK/HVSAHHvUySiIzfhaYqqLERc07P91dRcC12pWS/2LK5HsRN3LWB5Nwlm8D4CMO4mfxufsr/
/I1BSsD1ll98xDH6HaN4kaW4nPeQz+wBq9wV5N2TKy803ebbqmpwwhvncH4mGz0fnsLGDeOID2Rt
/1rxD/HRXNV5fNvN1RfCmAwGBFa55YjP8VblmEx1/0qRD8/wVOP8G7Ymy1GwsFVlyAwofbb4TJAr
sUzUIholsx7VGc1m032rIIr0weD7LkTL7l1FwuEcpvv/82ihxdhgvgSWm67uq+Tdb1FRgZ15JL36
qNn6+lm9XBW+U0oVATOJ694whoPawW3/GbZqPB4J+krBVoPLsoXVNGCYsMyxiAIhtDAQdNiVeL4D
WIJRn8WL2xDhg6NOHpSQjlaqCPEgfK9w24rfdE+R59faca1GNgyH1wMfHcZcWag8UeNBoecA3RhR
1ovV/GFUi3V3B9VE8Q1J7hA/KaWej83jfgiQZfdzbI+LguLuQjn5MdaNy7a0GEq8V0EAwVzkhG3v
IMRy6P4Ov3P8ws+gGH2Y49cKDn7/cYlw3PJUTzgoKuGmW8cKDGTzuM0ascDZfPrsbDJ1H04qOE6L
CbmqsEnoQvA6aYULkQsbqgQKmk4rO15sDTFlfilpD3cQOfjnq9nWCke8RcvtuJS5Zntw+Uxt9y0J
aWGE4o1ks5dKTGvVIyE2sUQ+6p1yUPreJ/1ZoQdPNvN3XrmOryrJYJ5wpzuDclSMqPMHBPo/FIgE
gPxGD9IlUKnuxKZnVjUc7BILVDPBJAlTdavV+LyGx8frFZRwPCmupUCCbtPmIF8yYAwtkuwKInX+
LALDDJWvJnhB6P/WAhIFLgV8jSt0ENt1U078qCFWgbA1wCYdFS/dGR6DFBlGfrsKAjK4k/rJuMUw
kj7I/USHTzYjVxP4ewsrICVXIYXNoCxZ9svgPuQjGN52cYWmavMKfZjVRakQbUH1kIcLtLRmusms
pHwdfscWGMlED+D8O8Q98fPR2RJnXd++zjHhV/VFIYV6+/xdIZdh2ukLsChLzLxAfoiIppuJ7X9W
Z2njmXjpgpaOu/1xxKvcuViwAFXsaWwVYJiHQYiO2kgu5FsR2gSJ/23TjOacftFKfCSWPRjT87w8
R9ldcQPMeC6GXE0lMG1eASvogbpKGwxzTs5rcXxEsfwqW1FJ6qigsThPWjnkTHjBIsNA2UgU0426
9OlcDzHH7bN6Mk0oV7IJy78jIt7VBxC7YwcwqDXFgjxh8TcX/eH/2jkgk0tzvb4Z8BEjPwzejsSz
j7I1q3NSEjY5e3wo1HyYNrVe19p2Pms8xKH9AidbSN5vbub1kNbdKGs3KWxwJjOJrVMRysBgX9jZ
GiIrkkjBEFrkhtKIptij/8YnkHmO8NNEOz8LKMmw/Za68iT4b2jThhBRpx1nuLbT9HeG2c2dQRXS
8TuSj5yeRSzoh8qcHSGElci5C7Smn3CkfQ1ZUlE7cqXsAc7kBlwLMi6/eC2s8/h1oNKOK5ps9AbF
PpLy0eAH96CLWblWnCrKN8qYXMIxxes2bKK9rJH1fC5pPLZgjo1syNi0WppjYLDnKCR6MlhwBJc+
kpPDj6f1YDnnn1tJJs3KZDnPKwN/H8KdZfvJ1k76H3BIsdMhO2cEo6GUaDn0gEClt8Vv93CKX8kN
nPF9bNXuK0ME5kfjPqM4AhP+wzJll0JUHL9JeY2Aex6RHiPIBMtDlpfrVDkJBfIRbjU52/YRgFLg
VM084MICb3xocdI5HfV5qLC9EaMI6hXNZZNyS7Tz/1YqCNANDjKGcZB5uFSNgnkbSj8Yiulyqdv4
EHkOYNR50V5G7PWfXUJwIlLKsJJXaxB3VdiWzeWaWl1zN0Qsx/wbNfG7DnTJ1B9DOzBKAd1mNdWp
I7Fk+AXxY4G3Mveb5BHrcJAMDZOa6ZlZx+9mcpQzjrQ9KdsF0MwnR0SDPBkLnHVb0qyQz0C9NYsz
Xi6NUo/sbCp7luDTPOCX4EL4ydJKcsBlIAGoNez+v1P1BAkY+IUiR17GR9A2koNmaLCiHhuHJPXA
hxYto/pJufes2uvja1NCAqXJpWegcHo6jFsZtHQULB+92buySQaoA3AF7m/2kPKyfIz4bxisUSL/
3JHAykVCALrzjfZNb6pKP2t+CaA9IT/x3yJCOAwECmjXqf3xxT5D7PPL+pFI+RAx1u/iwdnx8M7q
Dp0PILFDfHf5b165NVRiTu7siILQDIH258k6KrbHPjEgDlocFhexbUmUw9DVU4XPmmzirBW99La6
BFxXPiFmV+ZJiEbcav/fBLB3G8zW5fOtvDQtvTY2upwX5DwDr1K3WQhNaW5BKzHpLyoZXhto0lKb
xA8qCpl5Z2jk4788aMsxf4a3TqpT7ptJa6u4Bd5cx7RHUUC47WRCylPRAY51tyaWPzAUt4UyySGE
YRqQglyPlJU88c8=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
EDJqilXGzwuHvjjbhFI7Hq+V0S1mQq4X9qbk4xyahs8U3SVEghmolWZ1YtMOC8FVOiAkuRXQTOQs
VBjHNRZSqg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YGbDQ7jG2zmNtHrUFaTLeZgbJr8zN1Oa4fLDhjKJxni0A5/wVFrW867KK+1OIoaeqd96W5AKEcua
8dKrUrnt6DTVvLaoJtn+dWgvlqeCmTg/s+Zj6/FrL+8axTcV1VkaS29S8OU2xxkqSRCpMroHG8PP
5JHsBIz6NFoPXS4Xj9I=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
BpOJfkPcivI2IEscJCH2DC7Un0gjQyCdfVNNSh5UdQfxA71wTm3YnzIpZAGlJDcWRSsvZdbXr/AZ
+PU/qiEoQ3r+JOZRnTJ95rV8hApqiHjckW5kf/wZY/JQH2O0n1/o3/lDcopUD3kZ8zXwxFJROmbV
IuCrmDJ/thsM4k8yNMxCkrLc03VRvbix1qwNoVmPNW2ypkbpAP2MjFc9Cp8xyi6m+k/AD38iGAmA
wZYuJn9Mm38cOkAxqAA1CGtbjfS2jRTIszINjeu2r4KQUAuvPT7T/ofkpBJ7GMPVREVLuuPhxwza
6qjssMNAEatByXvgrqeiQsLtEXqrSO6xbD2c1g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
y2H86vw/FKVEusx9BMIVknnmEDeGZ+GiBah2imiQGrTnH0sT4IZXECW7TQTDjvRkb3KzLDZN5HF/
zRgpJ98B5scmDDELfh3BeYtCcIIw4XwFfxMA6hUcr1JlQSHyXRvPa/LxNb8pa0XiX4ZzlI+FcmC8
7XofafbYUpmx0fpQaIQ=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UmQd3JhVAe61t4QxHUCqexyNkZh0f+QIFmdq88PiUyFWnYNuGoXy9ElQAGek0WmOLIwsUnq2Lsy/
T2q6qX9izsGsSvjaVk4GwuMYzdVL1QUpltNT7ueiyVrvPy4rkqavGR3rsJMDfnTF6O9YDB54aFL5
N79+b8exrIZ5AaSQuoRkiF26Xa8JrqIU0bSrxdKbvAXwBwxs+qgBHehtTc+clz4ssqZuiqnewedv
0C79ORMxlMTVGIio7HsKObidIip5FOHtXdB2pM7xLi3y4CFMHacLGMHa0Jr59cBoUBI5BQque2sb
9TZH9zs2OssNg4p5XD6iHpuhxuEJdGnbt4pOzQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 53648)
`protect data_block
XdZWa1cDwvy6Xd5SH1M5RHZC+ze6Z5kR0j8OPxRy8UE2+Jaz7VbJJBZP6S/OY0MgerLCfHisjx+n
9HC5oWSalDTHdl7wWEVUwPq8rsoZD0CLPHtodASQ2xdkxiKfuOT2nAJqGe6Zy3ef8OZJUvD5N7CI
HAUts/rrerwoohH20/0qw/0Hh87Qio1yt6J9KiuDsHa1oyTtaRFHOxRBoVaPHzpT17xEDDjEAGzE
/Fg1GCNZDPWI/VwhmG0TdG+BQl8weiuapzOjQ4bPoYjRMNrnhfu88GRYgKKfnzbwXmBqqxlmfEkX
Zh0B5nihdxU1GALV/VAhaD+RH4oNRtVISPAi0Ian6q+dC8RavOnO0Kmf3FPrz7knnC1AIUeIXchj
bhsSLEVPNq8eNfcQfaohbWEV6UyDw5iREor5Z9jKACMAPgpZJsdCbaMcDLOeEUu86ckeM66XL6qe
EgCVJyrYcRQPgS9CQRh+wi9s1WUNdwFnQehMdsb4SIHttLu6EwKxs61q5LK0o6TVc2qH+C7uUscw
HquafRR0dYvCL83BheMHHEhPXkZAxC1NwxtwzbZ66cGz2oE/fErOLVy0bC1Sb3BhnhHCyYdGdYqr
NBgKgj6m0zFLVIB5jfqPteeXJTpaX/eye7AEl7Rbg/rFvtvsB93d2wM9I3VDTABNi/tdZrRyofAL
WTmOk7dUDz0QRHRuxeqsIHNgFIbNnforKdmosMXdxB2pTmxrHyiR6MkfksJC2mE2dyrlUjQjZ9CD
3HLCdiF6n55/aGmt8nkIpNbciQ1XcBCpLcqa6wpaXpFwvzCrv7fP0fJfvdE8bN3yRtaamefjkOrQ
AwJrNoknXkNAWm8m2xG9h4F0x65DgR9vQzg+xAmqRRsD+0Wzo74QbT+EN5FBXq6rmuE0z4UWKdqV
PA4oUk3279RqRfimwkmua8fLVJQs70JYMBvz4VExCC+rSxcx9kVQZ4XwJwgmPX+t7ND0YUtGpE6l
xhtdG5lVhlxsvusrRu2eoI5QmsIqMIEDi10V8DNKkyVc3eMWL34cqHM0jUXo6N1PyhGQWRQ6WOnq
X2pd43k3iWZKkHno6T8B+TfT/qX4fylME419yCet/pWaKmkdhCdbWRxXJGLRM1lXadLLFk+9UPZu
okjBwpsK9to8OIfXjlFEL6F9vPnGgQjOQqrEubJ4pJhS1MBGAoL23qorW9k3GPDkbqGbenUlJmFM
pprqKao2DCjie34+lYX0jJTnZCrdDVW6m5MKOwCh/LP3fMkcYPYW4aziywl948fG7zs39NHwpZdN
4cWtHU6B7aN4qxmBa1taNCaF2V6dnG/8Q3hvjLEoDE2j9YE7KuPbO8lfqrlaPwlcjVXMD0DYJVCE
ZXFAQSg42mD+YLZflRhsFJeyqpqX96/YdEyEGumCQ1AqOXSejtpXngq9WzL3uUr7eQqO2U0gCWtM
Y7c206DhEOzrEmPOxvJR3jbGZpMFN/2G4zOixAPlX436aU23iGtuUyPzeLJezJLvf6Fq907kf0Tw
v+Fkjiuc3CQ7Ty6F4e9JDVM6kzaIexhH5nEff1dx9d1u+qDN8VuJQqZQ6HCMyHli6RKXisjS7PwT
D26UQHACXwsvgiOiaOcFvKa2AUjNcc9O7UmU0X7ANSqMQT5cXTZp+UB5puunN/7nOMYy0+Xc9Xc3
8ZdesJHexGJ+RidljKUX8i7Qcyws5Ac6WwYM0o/DVBQI2aIkJsd3pucjnGC++nttmiarP3BTIVZG
hINBmuBnOmslfrGMUTdQuT7tq0fhHGNC9dzjrPvbSi4+IBwCUzrGFP6M8KLyOcl4yQAfmhQchvnm
KkDi1+mKSUREpy44aCC4MoFumRPWxWdrR3cRUZ42RO2xsOoN8dIr3qNhAH71XObu+mkRlzo22pVp
o7UmMkQHHWD6Yaf8JRcHEF+YKatsFKECUkQvS0Iva9TBGAQ/zLTO4aN8/c7ljuS+3J8kIEeLJ29U
rR9dOu134dBTr4n+X3TpYClkH5W/CkZWTjvcbH515GrUax4zmFRmwCkY7q/g6tDp1FPJWbNWmp0H
WbcGrMJ67wvhXlplJRQuRefZB6lz+j4wuYn9w+4ZrnyPf696yL0cLNLPPPO85yGDNhN/ZSyIbsf6
PR/K6is9SL9t9jadQ3+DV+IruXSNltZLhogRtWJ5foZSZ0v8IDBMvfBPYAYu06WNZdJRxbQ98vz8
pj59UkZyfQKzuVo0/1p1onjKWKAtbFQfTQVt3IDmeU4tHf38BZd53RSXmwcmvd5YTNeSdRPi5Qxu
4rq3tt8Aw1A/rsjfmthBRlg1AQuni8bBNID2X8MC8n4yZmLefSMCn2yprHlYpeAPbaFbQ7OCSt/1
nHW8T30lPMcsU/rfy03tjKiQ5PYnMMdUuEuoVMmgxIWb6RpjU6AQdGG4YZoRJBcKPmAhd30v/zan
GLYOtFl83bRyxpQn+4SlfgigdI7P6JwuRnLvnTDV9R0JFrJdZmzgiFvHhi1tZ/GbqNOxFYPwIuk6
P+NhDIvIq4OaY2DqlF5f3QiEvRIZxMs4xoplzuLWYsS9uRdWGzll7Ak5S6nVIZVG3TRk6Cm9Kzzl
oEYFn0DgqTkuy4Dge7NgDXRVWGQoUahyBytQfL5NWpODK/lD1LyR+9bAE+fgOVCfBfypeJYoMk+1
teTwREq0N4o2AE92YtmX6lPPc4l5GKWyPGedIn7MUija1Y47iNysowahpMqUjropaszow1I646aI
HlArTs5gN/Rkw30B76bpDOfl4kIzImc9UQUaIdQzNKM6Kg4l6JJ5rmlu2z50X4lJoe45fizDxq/M
B349y5LGcsT8BfK+S/nDe5PZ2fqwi5NDdAFZSEyDmwpxroAz8Z9CH54ppElwfqvdX9m6MTgcx0Rf
sI7CYJ06KdIvjKu8rrW9x8OE/5L7KY8+ApBn+zTgo/AaSN6UA4qb5vNXmjWU7wrpSmAmZS5nOuP/
YrLu9yezAolubBiejdgZBARvdNyWETh93kZNj+VELoSZDRsw/D3W123BavfyGcVTYuIssv9FWsfh
qhpjbgAyak7fjOlo7PHypoP/3/WRlsuBh9Xbvo1OABgrsHZ8YHrGCQhV8dL4yLhS1xxoMNk7tYIt
0yPk86CAoS/7ytbi9zG6NK7ZS+OPzgNipZlgjbXlLR8JDyrofzfRRjQnDRU8a0YxBJqBzomxA3vg
M4icUPHmFjRzu8Es3XFs88QfQGOr2hhrDCuLuxYjFTdIjzjXJBgUZPKLMITQJGFxwrt1pCfqZxc/
qv8tihKIda2b1EFit2oCweqe/oAVSsQ2KQeaRxarmrglCjyIn9gPl/X86BR8ltOtFgKYf/a1frqF
NKBOTjOWKHMqy3B2YEZVg6qlJW6ID0m+mZ31tu1C6xtbFPdhERrjj4Kwfmhp/dNv7ZDOxaI2cC3N
3VTWNicQuvjb/VB0oeQc9ZuO5AqlEFpqrXuioLu99LY0nMAqDdX+AC0X3BzFuyVSnLlNIvjc8+IM
ZgdlLLv4DHibpbh1f8ziZ2sWPBXiyR7BEYTH4acjL17WKjdHfq2EnUalSoCFz/R8fT6EPEDSdyxm
nfcjcn2RzbJQYaJB+tL+EBh/3qcBf+hR+k/1P7kzFkFPCXMxzadfG0cE78ZwKeWiTTIETfale2k7
+DqfMNBWbUpxEE8J6CUz8MlzKurDMx2hMr1Roqp6NOAQ63qzMjG82uvZ9N04ywDwFI7RbUC9Wn0V
JAJk+gp4AFYRanNMcZ+LYNb1d6f3mJ+2VxQ5M4N3G55UuVWYExINeDyUjnlxat8UGe2jRMJWzHI4
ftK0f0H1sM9Hj6VooPiyjXaajAhl3FaGbT1fDkFK+1MMLWF2/XGA4urTKnE5qwJVUB3iT3Ay81+S
+ki66O/ILufVDw3g5DA61K4aKJJ3VeGBdmWVenF/HUAccSDjaIyKHaQ0SLPEWvJplLFzLrRjT4Sw
YeNAVXxojXBsl/VeIC5A2tOzhDDdV0Tbftw7yDFoj1WEVwtw/HX4ICwFr0CmYp7f5xQLLZCulhl+
KP4omPQYu4DhL5cOXxk85NUfYZ4xCyoCS95E+CuJDeZiz9QA/1NkP982UQi9uPAAuCuHNdGs50V5
TGi7TqE+/2jdbX2LpSfoUKkj8nzGW0QT89ivMERNJV7pisgQs2lCPPVz65zuTyxtzaM04TQ2dEAl
Ob1c/1sB9ZffiUi+fmLB4PzRAFmAlGOG+nxfnXUkL41moao4EBj5XiILRl2EztddVxKOZ5aDI1sE
vt/XhSfvMNvSNSRb3/ccPCeCD2JAR8hzsv3VbtxGYalc1j/8rs2AhY/c+vcwDh/Tp4pvHNqNaqlf
aKK+vPP5ZutpSw7RHByzvSqTQhbNqoQAnW//PlqASfWb2LPxhNKEQOEeVwITFaAo7qkMM8/cUdLB
VfgM8Mgj5vAb97GSOu668Pwy9Fpq2cFvtLy2l2aagEcJ70deUNtcXbfXy69nfGXoLOlpOcyGH1TT
Ttb/lwUTJ1b0daDtUJ5/AsbtGvve5lMR2muYbNFQqnQlNY2IXWwXxFcm4VZWB2+dF8JlUKJp9VZo
kVKF8E5mzb9ouRn4CzNzQcqi6V1k4HfedbqPnabVaTA41b08vqQR7pY49DOlaA2UJlg17p6dLff4
OTZ0seB0+/dkUGDmMtpDtwc8A8/lPOoWkkR69emhl7dUc7am76Iym6+30uu2Lvgjp2R/jKfYYAs3
QNTXVL0t+hi5Sf104p3rwL+Yxnvyc4dJh1/Bwt4Ndi6XtZrcWwiWkz3bXDYUvbiDf6aXlcTy33GB
DhtK7Mx4rVP4N35gcglkkLTW2qUleC5g3nqxtIIek2ViWsiuKmHx2BXYrM48zFEqAKO+4XQ/5RKq
rOZGt6OwwcsT1BPnwB4DXxqCBVs6a8iVgwpDiFADUQrRLRuBWMrTjdZh3rHKghgWH0IqPY3hWaXX
G2vDSYDb207v8Ut/quUyihCNBReMhXFTe4ynUjKbkr7bu6dxFYSTwKX2jY0EkbH3uOAXuH3PjcJu
f0D/sRTpFmJdeyfgSihlgh9dLUiaRnlC/d0ym4O6bwKl+Aqe7LRD0oHCYZIChEVajouuLB4i0xek
2g+TQFzBoAZ6zswNe7o4LunHrMFrNuaVidVTSLuZ9+upbTczK9ZOSrrKoCTYFKaA8UvacPatTHCC
bw2/imPDLsANxgh50FuMldljCGQvQemGnxp/UJr0DdNNAkwrcuirQETIHfSv1guXHJW8BGJboVGB
+iniz+lirS3nPjeirgPvej8cFiLqv7Lk57y8pTv+HDRlPpJ8+dyhaQDJhm6ZTLlDoxW0G88uyq31
1p7SpLJtf9BJ+s4vgiN5BYX5BNkt8gxS/F47CX/o2313lXGBELHtep/UmwQnVJVSINMMpcPwsSJC
S6+jqB5O+a0ewObLcIRy+ZG0YzG9F35FV6C/S/ljFkhpsGKapzuKr1kOI6cqnFlBQziNnk4zLpaP
bxJwtt90DeG0EotykjU6wQj4ijeyS25FbIPmWa5eID3G9GHDft0FoP0/7uG6/85pVwTz6ccpXpes
L2Weia7VJ7+bthBAxtAOZzybPQb8RW71rKCJNVXn3W4nzElqEl3oc4bbl/lNVLYdCyiSME1ziTbW
XGfQqkgdT/2puYQLa/9H7UjkTYYazI/1Ia8dhYDY+2l57h5vydZ7FwaYtnTEvWV6GU8GOlE07fsF
aLlaYQ9vMR6XoX+/ps8SBlNJ9jA5psJJ5/bFcXaq5tcKr1Fixg0IwNmkIIfo9h0tsmgnDyb/KBMc
1V7UYmoC8mdJ21RCgubK1cL/a3B+5cKXuCM2e9w3ZnHP/IjmLC09tjU1F5snEBCCTzdTHW8CP2U7
EiDXyAHC5TadPm2iTOWzhi8ZmBo0MKEjCehZfj11MKocj7CqMQU2kt6Pinp3j7l06U1P1/unyHwg
g0KHghuHuOE4ZuTNalaIWA0yyE/f9PzpM5wp86MZnShUPc5+0ZHu+IrUIQhd6GXC7tRNYG96CA2P
btbxHUv1SbttGjBtVBKkhBwo5dRSeEQsA5B7JY0FRGOd2+7CuPhHoRFpK8468MKi2q66Mqs9Y7zR
f7nr9OJWOMuEcgEuF+mL5pm6ZSF1mcBKEvqH8oDqGhoAEMQoP1FEMDw8cWkGwt8/EUiByK94lmHD
QTXjR0aerbj9XqG5Egnz95qGaWujY+/H8JyxxCmMC4qI5vXSb0BQvsUeWZcCTCoYKGqcW/G2rh9y
LtIGU7QcAH4fKozXme6ZAnHbPEIxoGqkTMia8BNvtF65nrNlxw7LJ9XwGH/EjttMO3IyyuGZSIPo
XltxSCjKOmOsvxu/lryq1LZu3E8v7YrLyQGx3Qo/PrVt4njO03BPG5au/H/0ywBkRJJ0BMW1Bv2q
pF5D60r6T0hhVjm8fZ97sigkDdlk19TSCMoSKZxeHEqOM0MHwm5Z8+feg+4saTQUuAeh9UOctcZc
sphNW8Kxf8MNUneQHcfrB53bElV1FIbHIf9qq1UAtyXnJo8zy6mipQMctjYo3gq6KxG6lv9hHas2
DXTjmMd6egO/qZb81X58gL1d3UM+gwUZdgFdL2t165ZfrjVfVNL6nq8Y0T0sdr9u8wFTsTUWgU7a
Qjv0vyiro6hWv2So0ivFEh6VfTnrQmbBPVCsqUP67VcSN1nnt1LlhhbFrdxmiLaCSyyMhs1fzIqJ
zjxRBOqiC2V5YoOMFn35Ti0zq1sRlisYDrFuVwUxZJ8YEEKu/tNg4ZpTzE85zCQRzLrPCEg2qtYg
x9pgzxEeQptGLraCvIX5CELYqMjsQfPhuiDkiDKK4VTvPW1iInhhxdCO8kuwiiJPywm/8WgFvk2k
z6ev7zYlD6UAO6zN+NUoKNqT3zJWft76C6nOIZQwuZxkAQw6MhN8olTc/2xP4IOHmGM/UTlaHr37
CoNVqQsOJ+GQp5GbWJqU1693lLRnahTD3Jk2ZuUNko47wPaOcVM/JhCczVtaasi04aaJkezjnX3T
ma5C2segdhp+O+UL+jsRzYXk2LMvrkk/E7mzv0zzOVbEFePmEaBoZK+oe8ujYgtZ+R8usOMa/++d
YTU5drf1hUrbZ7qXz1vonC2ELBP5e1L4VOKiQKoUyhdFxDCHb//9ZSXWUSkCokSbRh5tWhE3bXMj
IibaiTBmtjAvW+KWw3QB8y04d6TBMiX14Np+I+NTvirYjCGNwEAj6BcIqOJxftoDsxO8+wCVBTwn
C+EiwQo/It14nz3Y+JU1iKUevLgU/kPXUNZoli5PNC9ko/YmNM9bPiDJhI6ZXN6JvuegyIWrbQWc
UQ+DGNvzgDgyuDyI1qu/s+FypSPZM1RSR5V1LKySmcqPedt4aZXQMEml4WKWPe5qbWDLa3vPH8mE
kssWiUxciVysxgaDDY/xylH/tXk0/gEfwxNnfn2LS0OJehcWcurEARPpdba/p8Q0iNpVQoBcbAnj
n9DW3TOMNMBqH6ET0Cder3qdYYqMeiFRVdJAdCmrSxjrdV61yHZ5uClrULaXdzmoKrL1Qr3EMWFp
A97eTM+sw1Av5vTIar52vn8pYeKKxehwxjDiVV1uJXbc6xZ1DgRKmDWVJD/ToTyBPKpZ93O6Njo5
MMulbPDm4Naavl0alou+ps7w2NFENe7xzT93aEMtC1kxyFdP9IHHgI6IS3i/ZBWXk0CtralEixVY
F8Adjg2Wz3+WVGiJ0FkwavsOO8y35lN30SmbS9w2wy1wxP9yuzJkz+q9b7b9kZmwVwa8T4oFQw7C
Dm7JptLTExYVS43uMGP5M84W6BfvMbBZU760LrWBEl7rMZRcU5+o8txQTWIItwqHSW1CuVTYDiPV
8X8+0tu8O+DozrMI0+0CRIMFtUBJRjoIMtRik0EUjbF2zxQKszdP9PetExM3D59jKyaHFLlMHE1+
RZv369uGmH/OVufF8OA1vR7qF/xeXNxHbTmJFAwGTI/Qsl0SeNlYvJqu7/KibdBTRwziM2WNRahc
ErU8OevF0ErHkyFd2gv3abAwKeKTl8Vckr+D3o2zbIwtnuv8Y2sY+73Czc4e5yTDzahyKZL+WeOA
s3FEMUYYBwt/GgfTidP7c82msxL1P+xTmAJt8HRh7VQNkbv0bEPR95RVMQ8coDWsHziUd7KfE/07
zzgfifU6M2x4dNrGybfHGAabkQbqej5DJ3QGs0LKov39FPRj19OfrZY0rkMYQsF/wlMM3HBYodah
kyKRhAwj6X9SjJkg4xVeaCKUDfjKU/vIRswCywolOuyzGHjX1MXkrkIV88jI2CcMHR/fzqxcNdkN
/cHrA2CuL+hikkHeTjMJdOhlWHIC+1t0MKm6TVePXjaEbgOOavB0Q7P3mU5G0cGnVvY4y5Lo//2G
Vd81KmmnuokofiupUbhm6awjZmPByWBx69F+vpGGlyAbQcYalCoNfBw+o5yZAbqPMqBuODNtjHIv
RKnrvWDm1OWDogGBvuV8MMHcHqwf4QXkxyk6LvZBsSaR+F4nlWcxVKI6kLHTXuf21bOYgJZoAbLa
xiiQw4ydI62+vmpBOgmjMKoahvFiqXF8WAF/iYfOOD3Fs4mHsL5CFQPbPQtKGcbRE+Cq4Y4Z1mcH
nYss79WmEG1EaEtieq+ZSX3mYqVBWDXgXEkKMZ9wKspDQ9q8WrCywpatVQXB2j6H1Sz5glxz+OZm
ZeFatnddrkDmozKRAIinEPkGctHEl3mNFSLFLPXU63Y74vc5vNfpDX4LptFJW/tuwNnrlVR6Sfxc
98+2tSlCTLmnORenFcYugobZEAj53PleGELocFyM8MSGKzbnSQ6aKNsGOrsxgmYRHKrnTRW19v9p
jjlu75aZYtl7sudCQhq1oTegc6mEF/WXsQJOjbLW+IwGAe98oF3mE2CNRMyvXgpwxcQ7XFj7ZopJ
4U12PgwQwJc36YnPEFQbcXNAmrP4c2e9lktiBIUmZJgqnKWEoJi4m5/SJa1T0vfKSWktu4q80JqV
jT+R3ulbAGDqH8wqtlnUSKQ1qIePvX4elMvvA8flQ8+W6hlF+6AG1K/iIZgtO/AJCQMILk2MEoEP
Uld3xclChjMYui2xaOQ06lluVgj5Q/0yU+AzlK576Ip8ceP1tJ7C+UzrpI9uiMfMJQJTyXSISlvR
cAiBz+Q08DZghFVmr5De2kxBqsHK9j8+iR08518iMGmk5QmToiDUbUyg02Z4mCPJcfMUza/GuTVM
TMVnt3vvdFZRtAwanUCUQf5Piw6PJWDUIwCPvO8KmhyJHQweHYV6GnDXELajmS+laCtJ+B1CR+S1
Siww2RhAS3+3GetKWqMRBC4r0Zk+ZQtyhFcdv50e5h6elKGktAc/tFeIVdqEi78ZxkOUyOpAT9iB
ILlgHNGwCR8dO3CO/eMFLSL6anEDq8ZgKE2BUfXx1DpPQhftvxV66vQNFWMDlIcPfmD07RBpyrvR
4sUd/Xh8XUnALD+mp5IFfr8Y2jXOW7YepqI7mXFFgKTriGmYB6iZ168cbIkWFyk0dqT1ZhsogjWQ
jzeSmlag2RmF3kPersIpLFmH8HiI2aAucoOnOLk0xDYT8LoNTH327ac1OOHe8H8bcLHTq0iU9/T8
loAW0KtXRU4X9c+j39Tjd5ny1OdHqJ2Z2YuhlFRgnktT2iQ68buJN65SappMGZBnsFQvtOBOJp2n
TiRiJrUH8iXyFQEBr1tNACmtDPM8TiuXOtCusvBDNzsv6i6mc/9nZDpBr58ed7Bjmyry9shUO6aD
yhQGuLusUfdTEQirqSDOG7UsdKt/Wjt2vDI1n223s/JfCswKtQBOVyW9k7Egsp+vrk4UsuWBEKQI
vg3UK6wnaKNuw8q2HpxDi6BlGjiCJULKnhWjwuS8eY0aARET43NGzkuOKpCVy4nmO7DleqL2mxoT
WwfWrDWo3Jac1rN32v1TJKWvSaQnxZBWxdPZsh8R6ZeMR2m3XS3FF7VuS+HLfJgfGrWghtT80Zaq
QXkyPHDCfD1luW8nJ8LSdvEo1eceqsl8huy8QRwfUhXc9ApnPwercl56gIoUNFrqEHCkrLidWAjq
l9pnxUkzwA1iLNm9Qj5L2c0B5ibuZD/jzIdzpxD8fGnSjIQ+jox1a1Ys3EeIKoeeIdKQeT8VGl6C
l9INrl0hijomRRaTF99AU3SoY7kOiKaVGdYw6fwp5Xz5c8itE1t7+eAy8Zuso/LMlOTcPqS3XlMx
LmOiMaG3P41sTZxWpBpnQu8JGLwE2THYaqAJctn9mLiSAawabE3wa6htHA4H2La3NKbqcoUlQRcQ
XmONnfDurKKdfJ49zjL4HzBjDcSOgGG990KunQH+QJ2keiuqeNU+oY9WrUdm5pyTLX8+0NBlG2IU
smx915E4LymUzkw9GH+XYoiZJ3U50JHXVUU1ReG/ljreNw52BeQB0lGYUPQ82E/gRf0F5adTLmtd
gqEcBn5N/bbirBDtvIp5aJGjznB42RAiS8HZZb2A7yLxWtgaIttCFbKvQdTjlb+UJHBgaDzfg4q7
oeam5zJhdUtJD9XkuEGOobcqm5lkHWX2CU0PI7RK0UJyypn/GrEvfVNhP8y+7A1vOT4W63x34bsj
x/PRj39cizyu7jcXkPRZkWFJbZEU9tE/WjqACWonSafiAJo5PwVRe6PK5vsO3jks249wDEpiB5GJ
TK3BlFbl5wMMyMLagwE+xdVArZa7+TSPkd7gBdneE7LtJ6qf1W/AWQR08y4KfK0oshpS0qbGljNK
Zz2Gy2U7lMwU8fPfPFkBbKZFcNnCn5Zn9JG6B2gbuwsHVFrCUCt9unsVJAIK8FBxJ+sfmHR+0tHs
+YU9kYwdMacgubEO1A/l7JVgitqqD+WKrQn2YUrDOdFJAOqAp4DF8P8DofPvfGm3Yn9uMYPUwl4S
s11nRkuP+Zc5u7SsC3w9KIQQnUUTFCTJz6TJntqntA6hwYAJNhTS2XXxsxBP8wmURt3oU+s6EnxL
tjFcJUN2ahM8fM5t67/B6a4QFd2O1M64moKHWdOo8/ODUAymLkbmEhp7uS0sZ6b9wxzgcHxfF/Hv
vRIIREO1qyQJJwAm2NjMTFqEm7Ell9B1Eh5e5bK2UFL3DiBAORj1tBjy6mSH4nRyj9fduuXfciuL
RsccufVaO+67jukVDkqMnVhUwcCdt1RAct/m0NG6/+NJHE7GcT6ei9J83AUhtsbH+B/Rgi5XUFyg
ajros30O1I47uZOZAUAKglGCCF+5clFgZEiDjsSYuV5TmVxPPxwcYZEJo3LCt9K6I1TG/yvNi/V6
5p3x1owEKwOsOFlJn3cCchMxBAvik5LjVxfovsJD1xTN63xIE0avrq5VydCdo4XUN79N/L8md09u
R7i0EymudAfpq+dr5aWGO97QLYrFY53cd15Ep9nxlt88l4AooxhQtN1+QNi6Z7BcnAV95+eZ9hMI
PzyB3sBdCf3BaPcahEc4yDvoQn2VKHzhTT6+UnMg3ZEPnWfkZqNiX+nYVutlHMEhlVvPDo9looB7
A1qoV0hG4QIJb3mKNwHvmUC8mL5JmSrLfrliz66WN4w2jaOgLQmKS6YgGAmV+hl0uABdrbX77aHH
5JfloeaUF2MvZMYXLZDgjTd9EiwcipnEBhSDJEnmuOaPqyxAPXpkSTtqbRCkHTrC/lzfA7Sur9Te
lDPwojxgb5hWcC2XwoZW5sSPw4VIb7ZLaH92aLykxaOLN36yXOFuP+5eqbAGDhUii+UeaI976UIT
14hKW4Rp6un4sshbZf5K8JNPRmPwtEsf8PFFabR91IEoGjYzIvq6nKjKi1xRHEuj2KfyCJLjmuyP
ij+TgObXnPKEY1cMu0O8nBpMJzUlXfyguVQoGURRb8I0X5MDZj7hxk9d9rKB/R4xGpLAU0UzlxRz
QoA3vBD54e615Vtf/ylApzr9ldS5a+HcjOOrw/1oSet2YE6Rs/UvQpYgeU2lzM4l3AijJriGyIvN
coJfdLqursHIgDB7Sb10cKATrcvLEwOAzLt64z6xURJ3+FZWUQA9G51yu8JmXoHeofb8Yr3VC152
WeQn3SjHh6+6D5WKnzAgpTyIN25w8VrVWyf9W8tHjQEdMX0MTtL0sda/VFIvaDbWmEkAXoRSPa90
NXLPXDTkXCMud24/fe5tEh8XRpe6AVBDaj2svsSiMXBhfihwUOjQAIe+DX3CgJ28uNUenX3pNSnm
icvbRAL7g60seXLH9ZhdXGBz4N0o207WmKOcjx0DfD4bMActvxanMlmJfOwwvCBdqD+GG1bVaLnW
/mhZ6u6JmnAbCTKOJz3ZkjSNvZeYFGK7P84pA5qUGumMIFwmNqi5wsv6zau/W/R1n0Nx7NpJtyIH
ESMsxApb+wXxJQwn/PxPctLX7/UZ31hULYvAagN9OJrjwyNa1fLqysBDq4XJeBOljo8bF+4KZ1OW
VUY/z9hweOav9Gcc3KUaWwVk02GWvBN0YpVB7zDkCKDwgzphVczXlxw1asPSlJYFB78IgF2o9L0l
k7G1/ZN2VnR7etKVbFdliP4KlTIXVueVq4Ara+XJmh48qHgdODHeAqmNNfYulfPC/UmqJhnsCelR
0nd8fMyIz/6z8YwlnHKaM72fV4cNDPhAV4biYzN7tAKByRVkgvknjtY6yxMBp3r2mt0bK3tcyRp1
9Rt7kZRFuC9JQEtsj4lr9ls9b4bknxlcRzczsPGBywjHb0/BkCCQsC3HgpWNSLR+0TYfrmPbghmM
5zCqedNiaRLxgKJnvryid0YIlji5QJwstAnC1Z60HEC8HOqWVwrhKqZTTlNUtAnihxn4IdY4GQhg
rLuwq47KzswJTMvuoDGmrusviG2zjNkRwxtHNsNyTDzhAA7Equuc8AOF4X+MyNfZ10yLWoxCVgmC
ASWEnLTU4Z7EkJCG80i962AEx0Y8S2sPoSWrOLZGt8cO90jPeDFr7tzNYF75I4dAc6Sv9S0/J53E
n+Lc4FUXhVTXcJsDI3cWkAagGY/gUmwXmvUYEjO9FIaU3Dmq2S3UJfg4/rd5/VctFkyGN5XK/cXY
oHX6B2HFoxpL6E8ks2I7j41FGu0T/AztY/xyjNs00WTlUw8drzmgLEe97AC4YKL21Li2C4V2Dz75
V+mygPvexDJ+2KyUmZ5dkYKDtNlPyx+unmA9VgT+LB5SA4E+rYKwfdDeJMmbYW5kRcn2GfkYex1p
IMxLppcJkHYYavkJa8C5pMxK6xOKjAWAG5eo96RkJyGGQWMQ7rsVJnouXC+rnG9AbmqXYkpj87il
1p3TCNXzotDGYklRNucOPNJDPTFnhc14QLo2YEfxdln7B1ctuedezEMD1VyE5LLEkhPqU7FAdYTA
IqQ3iaL3tZ+1ARTyt5r1XWNjhuGsSxXlIq+vazV+Cbv6WlGOirTc1JABbf5DUb8gh30hBRYWqU7C
Anek37JIK6CE1vZYjWFGTV3Xm5gxL3UxGfmOA+Cx7dsDuyXsTlDyeZUJyO98jTWoMkbhX4/lHBay
JOvWBh97kn+xyiSsmwL8EsL7ElsGQQQ+jViChfHTeuciZTW3UBc2Jwz2ssQBHp12cFu0vWOnWI4X
d0fD5Pd0tRx5NP3Ceuv9ervB15esp5q3Ei7YZpieYdDpVexxGl++YaI+rpHtRJy1sM3l5jWiKtPV
EThMnIl4jzsMOXGMOR1ozdbP81+3w1gZidWHdIH2nXEhKbcrv3JR6mbrID9MXKoX9TtDjbdylTfb
brwOe/IkXEmHFMEOQTMUTaBcRzqrDMDeHWY/6DhhowlEh2NZE3NJH5u5QI/Ufz/T+WZiyuFNIjNE
WtbThHOvRNZm4eASvddZYhbtAeQLs5rnw4fwquO6lPBTVRmSyPvozfJZiMtvpuqaWx4H9kUte1Bn
h4sJKXwZkPp2Ml8a5PoEtZeMPqCXDlpmG1rUYHLv/qK9ro/RsrBSHDS5c100+Df+5AaTseFkfvhW
5MX7yiO5ilgPhvZhui2ahZEqzxmV8XGmhjd1AaP7OvRFhy3JeXa9Rqtr1Y5ZZnVsyeqH3Jif+FIo
DfQyACUhBfJ/2p/qv0pIYrtd1qOHE9gEPRL2qW7tEn1j5+hD7gqqsmKPrAzbLUVHAsegGFkoPQZ0
FmYvJ68LoBcY33IdwNqXX+pGZ2HucncE/Jpz+cOWtVxceIfM9Ayy1vv1TBxtf5CFXDAcuRhfvVhU
pkij665knOOM0EXjhKuRWli8XUSFKl4BfLzqCTxuxb9P4aTOnzzmjqFF6AxDLVCTzwij9xZa99ey
EgZPBvfa70M84iCLajZmiMxzbqHKWyTqytRP8HJNmf4MC1ayEOL/d/AmAR6kGZXzXSyNYVnx7Oqz
ON9RQoDotU278PnPihUTS/X8XmdfNucfstUSDIxRWad8OIwU8xflXsJv0ADsBdlzNLulCdE7TGjd
JBeXuUkNhGwdwtxG/uXUeEITM3dRMzRB5wkRnUQE9OZKhTKAT7YIJnD1tl6rup7YCEnaSUggBOHA
N+nN6KvhVuK/ttpwnJKdltaUfA8ihgZmAAQOnIHYizluI232AtTaS+2KXgOreN1zAjvHIW+7HuON
zZrqwDn3CPvtqzFnpJ5j7AQ9YKdydu6oZEFbr8Qg28CsW2UoO3K+gF1JAyI7wmvI3KiUl80iFcjl
urtdre13z2CCdKg+f39ZXxMpXIr7WAcFNJekvhhAMXUBRy4Dw5RwAI8pzxuvlGTe9MG94J1Yz2eq
nTiA1nW3d4l5ZxX4fR9U+gYufPGJ0Udw0ZClmdBVWoQcZEctCbmbSgYGfvFcerTan+zwQ0vSiLIY
vOuwg9N09X+qh1vhGqIr+QLMptVIhKn5iFRijzUlff+PJGObbNbhNk+aH8Du16KB9Mp5T7Q6cuRR
BcAZxSWo2Ms6vBdY9maWCY871SaE368L5U6ghlRQSjrvGOFg6+AXiMJndbuxJKxSbEWfcLYFVPzO
knMTRFueKB1EN+uHPO+rUAvl/x3XJdu7j8svgT3NasYocmbxbUKyBpJc7D4Imy51G7t1L0prJvWi
+tWa2gOHYo7AOfbmtic6iTm8WCpAj0FDFwxf0CBDWa67K5xmH/g01v8yjUUWmsdcKrbQ4DgoIyLB
vDMHBUJdloJk7RpuGcLUtCgr2WlOsc+MYaYz+Y0FAAjDvIOlUQXCbg/Yvuwc58Kk5azH4CSfPoPt
/V/6HSbebi8p/W3H1LPLDZJS60UYYOY3nN58o2hXCrPit9ArXN7qx86I3Y0IOSvvkfAXFJRFnuOA
pQ+hR1WUyJYhs/DnA1Ze0EU0xli/Rm5uBgR9kwlAPvmAOjkJkKGGsQ8aigUJipuTagaqb6vqIfpo
zBPHo1Gl17ozzuFnhuxeUTNMQNY3C59dUrPKIvDJZlbksukUO9lNk0WwptA2KmblHQuPBWh9urRN
s7mGje8qq6DvRHMIhd1Ea9mrywIwZ+4Up7hTyZsMVm0vRnuzMMQKFWxsu4rstvKR4cQZolqLgCSy
1E+XAyxXruTIBx29tZFgzxgTKMpbfkIxD+eM6ZK1CCuRjT17gEGLQN9V+tqSrBs9WJrP0wt95NjR
jscKEsSFjmRY5TSXcG5NWVvODJ5Vy49FxnNfDKs01U9nbQ5barbfpSPOwqG31WRya4o+Hwqz81rK
afkT8Jsw26lbegZFLUD2avKx7tWZB+RtxiLYAmP+09eD5sKZzUIoNB/qWxWw10cSdHAKMG17p8If
cI+DMiAeH4SukjM0IvLee3T9rCJhXuye5GdwvPV2X14zcnmHZluj+tXTJoG27xPSrHXU9w8E8v9w
v9u4CPL1ANq2BP5xdk0jrQo5RAtPAwocSgTfrpMUfLsxuTNg1u1Hf1lc6Cv6o7mGg4Mx6JCGc80D
TSXu0qdRo0yN7xznXzSAK7FLdS8SxmSxR5Aosfm8Koz38/ZHPGo4ERs9DF+FVaKPl68AucQWFtBr
UZ1Gb6BJDKQ7rU7DumAm7IbHu1T0kjm6WMX1SpB1UFehuO9+f7uvXCfeAgf43kteNuV8v2qDr1+n
wfTsc5SDiWPwuPH9ZnJ7wL1X5QAQf9lGZ3biYTmmKQ/kT71I2+h8JilCa3kYk+ZYsXOCAFK168q7
Ohqd9yAbiC1HpTUmpXawEKl7G0KkfCCBOEEhKQH+CitAe/m6DxhcVK0db4XZ9qhkGQRBkyGPwGbR
ON8gnmi0bnN08jseq3twhvAklaugRv27xwfNS4iaTTQsNpjc+WaJjjL3LHNz9A+WOUaE2FOGguaK
KywbiESmQEt7lxgsfd38ZW1Uaqxp8qGJgFTwTLABaaPzxBFbktjW0gmT5pgSPDFdueJxmyMR1cde
CFCmxWptyyo1I+gfNr3UY2E2haht+fz5TJrnKQsokoKGGPKcp/N/Of3a5+HKbI+0P5DX6roQrok3
zLY6UWB7/3qKomMHUKjVr5jtJyW2DvbnJSsy9+sw+9XljKeOAAsRV7WrQOdG89fsHKAK3iHWEkft
X6+IUiFBTz8m2w6Vp8QjTJMv88CWfQ+pBgTK9IwP7ZemomUqEsnY6iQmkNunpc9xqRPEDHGGa8qH
TNchAjBPvfbEqCRT/P45aiilRnur47s/COuAQ+5ZzhrUyrEY4tutNSkGZZyPUy1YuYfezvbSfeEN
m76PauQVYlOtXDVohy+VFPV67FCg4HvHZPqxsS3NbH2+z8aYJ2EBuKcSMKZkhkP3pKt6LrUEFq2y
O788B/tPblMpVAKPGH1z8cQbwootB18C3AoNJKFIiHM22JQu9Vf0KDgbGqNU1ktp1Rd58kX9H4uE
yTQrNmxW4bsWBQs0JBuwejp4WL+odB+Dva81jxkQUYtqcjBEl8oI4QDGhnQuJqTZ+3UyjvgJqcx7
/A5HpxKBFwo5nuxd3/5oY7tCm64i+LScbLmZZ1JAocC8S2mzOCObqLlujhSs7eUjaNYw7A9Z3LTx
g41lLcdGGwjSFR06E8RT9x0dPxu5nvLFQUPgmc3h/1ZNv63HLLnILjrglSR4m5iRZ4qBgdCZrbK1
/QEFHmcKfdoegW9BWeEJl9YQ3T4QgIkzdQQR5MCvuwnsB4NtxEUWQQq0pLROSk5drI0PxsGZ0gJv
Drm0mAuGP9OsAZS1KSI7X+VNXN8+7YhDQpUqVh68n/4+okfDb7P1M1pIJft8Cuprwk9tSMzjS3zs
Rr9ei3ewBrp4haGQ0eKcrIKTLGpY41hmp0PmM1IPOz9+DzVVmDKhMDnSIRAoK+Gqn1pt9suyCFSS
NBFcBclNEyiR1dmpkb4nM+LZmgPTE7CCH29C64JRbdQXZ5PH9i0YOg09vR2Ym7qKEjhJzHkIWkWq
gfWKgwXcLJvOSyAahwyUy5Ct+vdMqXuUE+z4Aub0Uyhdlv9qau/NzseVRW1qaMPMjc47u+6Nd741
Wk6T1BKVpnAz3TZtchNk0tITdhAP0MHUtxF2VkPzVGbA8ORHlEIEWmSPV8Yx/vvPeZTexQgDkW0O
HfsxZblC6wq20Q5EfOPGLsvyxOv2tN4rIxBehhw7aVLzVgBJMC9SfNYgt4FFAXfLgYCzdgCIUdll
QFl6VMa5iySQy2TxGtGitWE1KAjLQBSamth4V1QoV/m5hAi/ti4AyED7p3TlTdM4tbG0q0RME8/n
/1FIWeByoq3JzW8sOdtGD9T85ye3lR53x8CHksq60XR7kItA5cEF+eyKOCdWuBmmS/4u/Ty3dkZi
amV797pTvs1qrsGyd8x9Qeg2rpNGead6sNxIwjY77LCzA+myTi2cworwk5U8wtMTb6AP6griOms7
wNfOBNzPwnl7ODo98Por7t2c1S4WRIsYi7lmPIgJQFj5ZQkWegJTNOq5fIZQC9CBDh5bA9uyk+Qr
7JBfHlkalwt2SOmeRuAe/jeGAtIOspZcMFUqLJBUSVG0hyoo85kHAZx6wlc6txherHZrKxWE0HTz
KzNYDy+dI1GRuT0+atJKbZyCpme/2jQyy7ocYUZ9PLyn0fEcAMQYVe7/q/0XH//JMQQ5ehbdQFjM
kDUN9ra9A8MIK+ti0EBdMp8tTygrA71sUgPVT/xrrWCRTbR51Q5E++/if/QiMgfpwZGyvOX1ZBWA
yuE0ITNMkp09Hgw+4jsaibUxRUdhvMqTjSY9tF+CsO4VfgLtrgQXXsgYIsSZtO6g04LQ04iLlggr
ZP34CcgPfxC2fAo8qgAhvM7VIuQ3ABaNpYwqr9I0I8rUPhDK9e/pyP8JBb3ZFMnFNXs2Cq9hO1+3
YBGoHU3rD9ywDbaV5aSLAZaALh5+zjH99xey4eWBQkKbJ0sVB9/aJcHgmx/Sz8MEjjV2GOgASILh
okQO7IhIcVgEm9XCTGmW7x4HioVv64VaVSbAEx9/P++J4uimCxM9arYKtCueXUrAYLKYCxMY1W4y
puM58uk0aU0OkYkCDoGvzJvGJK9STGx1UKB2Q00aYwiC2XabFVJ3144vbIK1thvyUsYUJWI+D0/I
92Ypz3xzMSnN1+mwL1Wn5AHeu+X97/kDLNgJrsoR24F3uyalezoMZaaMS21/vP1fGDnj619b4DO3
rMKvecYHNNpNY+7qb1+2XddSZOw8lVAvje3HH18s5R5nU0dEQg/YbGaFkEB33ntFArA85U0EnynE
H9NulOJPtNXhPuQtnxulNGA3YuSosCUnyIPhAoyKZboxsHSFPejbbYqt+q4Awn9npSda/9CUeMsj
wUcliW80urYa6O2oQotLcwi/3cZjT7EThdavkiTix5XcUdH5RphpCwdGb0ZQQWgctuiGTCGGc4lZ
ZEuchVx8uU6KZY7FOf7zef3fZ91CUeftr9e5zn8FZYnrx07QoMwvhPXtyFG6cz9WQZJubb/T+2V1
zotpUtwyNown0teQBdWpzzGBO+nF/GxO7EZr6a9YDmXc1u/Io2WqwCIRF6zNTMAS4E6rBqWEf6Ad
SvjMMHEUfjZ3P9TyBhiFVb6PzDvMEZJUUwQFAaizGQ0xOV7D3PRyA268T2B/07BgclCrTvGg5C+L
G98/5A70cwtF9oftoyNhNX+ki+1guwJ5eWJ1iJkXTKMQrr+l96Jed/dhIJlQBTT5L/xPIlPFPn4W
8X0G2oeqttPUDB+pCwt/8KQVZIjWrCk8DmPJKodriM69/boF0lRHOnORp8sD9GcaIK8k67MZ48UI
i9rb6RYK+FLq6bOJsPaHGfSsIvszg2rp8v4Hw4Hpd0jLBq+XMjnae78UEChzgvsDnczT5YdSDn9U
WMFAJI64BACmEy5v4VOJbLdZjCVULWA7yLmsYx+pmlvv7u89/C92MzJB98DO21wcVM3qGh0BpuWm
YS7+VJrN84tTqzkkJZ+I8lxfDLQskg3tgTFO2pkzEyElk6/OQvJbU9xWormzBbWhGuaIx3Tk10pA
9ZU5+nfISzIi9CePiCA7pshFOqPeNYQeUmsz45/NCsSq9DVQ9piPKRU2WjhnI4TQo4ELqFtx0QOh
WNFN4Ua9aXPtfZE/oLUSOnqDaMX2WtMgvczsWD9Ivu9rVfHIVwZydne7iKEieGI71wvWs8VqMWnH
bv4VWOpdDESacDbVHxrXBzfW0iapWB5f08E1R+GqPZrXpGewkmqUwUcKzutoacsrbnGMUBwYNzmi
YIBumjA1PtOHW++zWHqsQBkaV6bSlJXTncLjzo+uOe/mAcSz75N1Mju8kPRU2rbH2GKnyId9Owqb
dGs+Cy7AHLmCSK7IWXDvZQqgwUveSzUgqeqEvZC+Zrm2Mk9JYSpmx3LSSSrTmgW6YfCz8o//9QYZ
akTMLoRRoPQRzyoNWUrDbDgeBxyPWiX6+4KjFlsKtyqE8vT8BHQW49d9W1gp7Mo7JRQo9YoHKVUD
w9nX2ufZK3nOBIPnCEBx+8/LHYyqRA4Xx2fu6+QuYaMcSbKLQc+h04SuhZ1VILQn8dGkb/gjfeqz
bFYPDN62NCkpn6aVUZVlVjQtd47s1VNtohvohk9uJ1iS1hucfFFZLM7L73XPSEeb3iSJIAL+ItZK
9CJX4ykWkJodKwF1aigpz85uOYN+JxXJuqePZPddWEMDJiXiPFdiRxruH4Qi3TX4qEEzoGZYBa83
hUHHUlER49TT3R+G9Rh/mDfBUNPwEbZT/kDY6o6T8vmzDt+yimwuGZvKdv/eF2imcUOArNk/fzIq
0c66QCOdwSiiSN0GoIuqdbG/ylxSlUfVgs56Oatue3e7aYhLqtz83H9s/7j9NMBUdp7+QKyXG7Kf
Jtd74gJoSYJSWiL6ACNFsN5i6QmcCJLySSxchhzH9QCo/lXXCCIDcd01pqpQjfy/jxDOFwO7e6K0
gSADLJdo55Nqg8PVN8SZelUur2k5bgW+kPdmSP4PUknmjT7bH3zVJOZzG/lnF4waI9aqZJQ3E5Hb
2dTRPENEYfzap2nHVCHLJgm6l4g1g/nwwXqkAKAcSSLrZMOC5lxBU6NIsN2hbNOaFhMzW0IkQrAs
oKEVCbGvoNGRf1BsOJv+PvhjbbFNXxfI6zaWrYsphcI8WxOSg82ilj2ARFrr7rWMObyFws5YAqS/
c+o0mhnXMeGerC1Z4pRgO4jKufRX6nPEsxUY6cgiGTd/2h+t5p6xeEYUuqM0GYkPDu1nD2uTN0OM
bWyGEjzATTeYNB8/vi6bFw3MV1vjFBAv/Wu6YOohtXWoL+L7vvruhXKhl/6mGj+qhGnP8r8qDUKZ
v/lPRfiXo7yepojzPeDqEWIYnsRA88/8DcyqpOZX8V319ca/b3RVkZ5M9XLURT1ZGI8MOOMG2Upx
F8bQV8kY8BxELv+o7mBRWj7w5gjRs533S8/Z7l60ZZbYImRWHQYSOt8SBMQ1u0jERkIEmpBDA9yR
StYAgyGCH5ndk+2P1VhsOUL/ZqZDW0hKrjk1kHySoGklRzZnZjCX7LoS1lOTisGiyv5qlbYwkdiS
eV+p9D5yTmYO8F3KIwXg0f5T5AzVWTG/0Q/CB0+ccjiFH54u+zA11VCKDzV4V1cxNGTC0DQMNFaG
KtGsVQoJRzIlwOh80xXwviRczKC8/vewu8o0h7IBZ4tGrQnJOzTAc4n0f+gojOis+UI7fYqozsJH
mfPipp/Q4V7Lwpt5ikXJGdSUlu3gedrfKAjm8N1s/VlfvJGh0s+7MHjF+KbeW0lHl5T5uVpiofJm
ePL3J6CqZMOBIgGEZT/xSCCDANtu3rU+HZyI9DmcobEI+chumCxgx9UyzqFcZ9cUdugfFwHp2m4K
f8agGLIBwOOjrpiTctXR10qvISdCZ3Ahsy45NhFKTdIsyvcH5+GVQRalbvulgeuIasfRfqJHx2IN
418FfZtv27gY9c0N+Gym8I2T6J8bCPKUAx75yZN69zDKe/1GJ1jCvB1nhRVxPvzx0hwWRhKKLamB
In9jvM3Sw2EAUYA9M6A2HQ7s+k12YURh05hxhHNx3lnuNUbdzinzH7MST+lUcHpHgJmm//EiK/LB
3V7U8PXvW3nZlanU06oXT9dJCKZLFgMqBUnu7YIHjtdT3wS+fFRkLYoqRhi6p61Xyx8ji+c5U7Y4
VIKAgu1WZu/lxRb7R3u99laCPrsvQ04Hc4VwJkg5TmO/3ON2AWNdj87g7/vQUS62LDBm6U90x/XU
RCThs2ORiKwgeeAtIbWKpY9b+e2F8F0kYheGQug3qe97gwGCWnaJLaQnDLVIgTHraTUrv4oeAUjW
klVXDRwzXbHY6qFAr2JqwSUA1QAQncSAnyv7ylGUFA8dAbNOwHpRTwlodifAc6vo993sUOb4QKXL
YLHk34ptIjJ7oKrsnq44WBQ9M7bu+rBQG8Kgr3ITgu99AwPUe1oMmyIahKGGuLIz0E6MxG2IlHeU
zNfOKPNxvTRp2Qtb5pNvPsaGAJoosmbz8mztsdz0wQCMyzOi54M6qL0DIWr1/dkUQWO9FQmBmPNq
OOWT21RGeWEkCiFpNODPfo4Dd2Wk4Wd1An9Gvmj2twJQm828pmgxOAwQavUUyUj6pDHisXZ8OEyj
KO5fIWnVDJ8+w5L+4u4s6bZwYV/Jri3Ri70IAsi0aABYyaijdzHc5P8ASE4lk0qvtHlO5e5NZKXq
kJw2e/pE/oQ/u5VS1pHDkkC5K16+Ilibxieq5TLAGUNn+dZ2O4h7V21+S4yMA47A+hqIvxr2n2Wi
BGp04peKddProzKmFIpDCOTqDKstI0KQb3lXXyuQ09LJzxyTk/9mw628a4IcgbHsQks+duyrW0MZ
wkc2oq1Wr5lHmtv5DnL7oWc9omW5Mh2HmOcYxUFtOgCnLiSLL8oP12czVQ/TdI8vH5lbKuhBjYPz
a5spqDCyTxpnoOBHIN8vU0qyWADaNVIY+z7DG8BM2yCAG9UUzTqCZXeePUoayhs7lVAuUe5ShpiB
Gns7GO0hJmAzpP7pSmMTCOln3TM/z50Ido8bV7BbR02IlmYHjcWsoNQ6/Ekn8Tf8TrA5IQyXn4da
kP9WxuwXfa/zjvX+Pz36mLrN+giMGLn+bHnMe/+Z7dEvWheuILcoZoW9BWNh3i3F5UTomee3pAyM
6r4FZ/hD/hvSuAmi2tHoZ2Gry1LLFjRQDR8THnH+qxuD8qlAItnpsjWhWeFTeitzIxbogto7fEwM
zsJBr9u501E6YB1FU3Hbv1ka+M6ljsV6d9Lf00jDFdfDvtRmqU3Z6s9/7/vA3u+Q94FVrqkZp/OW
XpQkCv6/sLj4JBh0SIGRESxGxs8EmWFtoMyr8Ui46kXQ5C63bPG/H5R/EcKkUkrF3hBGXIT7/5YO
HA9oB6e7DpI+Tywa3ozrrihQ/415y4UsTcF6EP5tsuQvoDx2KMQ/NDeXZeAiI/47wHWLIVoJon19
jlmH0K32ajO8uKlqjA7Rbp+KsslWRO9Wl4NFi5HcJv3pkCY7vrSqX20b1HKMJOCC0gtMo5grZThk
6QovXLL0M2RHA2Jco2IpD2pfZ6oXcGFkKjH4LSGMxvTThd9c24DwEDcgr6YU9vWVHeUBddNRBH/1
Qjs2HpgFaAo/DhLHLTfIo5dn1i50C+DpHNkbqJSxTbgWEPhKeHPPWHaYysg5+A/WSVx3umLeH2ga
82bSL8BE49x7FAMrihG/+DnNaXb57LkjDh+6Vx6XLeCyqxns0on7Oa3YX6RdNv28nCfp3HtHtQ6k
C5fezVbP9KxPFSop6FyM40IVn3Vvahb/0s0jg//RykPurt9W4PBjaeb3BtCLmLhR99Mjtplh4Nwp
rk0MgN64OugOcPJsYT3S3MW5d+r0TzQs8dWFhqFwydNNYptmsKPVcxcerUvNuvr+M+Chu2I0lFan
rYZp142b09txzsW9ZxzHEKtkHnf2bxTjHuRqpxBdJx2IZVZzcAGzjyBa7C1AqWkueBNhaOToE7RC
lqLS3UTia/MHLQCF8OsSOPiEt4KbAsRJTiSL8iTQTpj4S6Ca72A/PAYhFYZqhAlUFWVxH7HMoI6o
cyEmtqbyHLBMkIvsHhWJg+hOqVgacc08CyJg3ChUaksq8B8OUj1N8IvgcEKQJJn4QT+3Ur0CGGKK
8+dsO1QjNtp13mQ9D7RgQ0wNarczP3tIoN7M8rIj6T90jVpktD3siYXB3ueEH6TwLcTqojIKZ1MH
Q3VehLzHf3Bp5KAhSMJpcdsb1hAWNwBfuWFfFcDBlj3dsRbfPVV8e1x+PxVF8g+Lz3FJZ6L/E+Q6
DPzRmAglDlbhwvuzg8yBulNv4mn3EUTIf/jztUttA3STG/dj6kZa5ddfKEYs6rE+SVaL3+rdd2Dm
JdH5RpuBJ2wVdc8Bk256VcY0hH06gu18LlwZ7ribYqGttGfXs8DUX1VDg+46o1+v/CUyXJ4wnrRZ
KTJs2bV3urwtLrqsEu1fOeJ4JU2iP3QESh8hqOsgnr3G2x3YNbN8mwNfCL0quK3Fm1TgviHSFSR+
KkQ8sV6Ka8CTWM7usJy4Unf00DTctDPu867Hg+ux43eJTfddzgS0GP56yZ6kd71XP/xi+BM19yhS
0/Q9+gfGav6vsvr1fRptYogVF1MqSJxtZrI6VasaR17KKRbHK1oY3lGIG3syfyc+dlSHSeSrPLvS
8IJKFA5I6QHbFdSUVNstgxzpBkbrIksqjYqxEQ5lv1YHdAKiIIUPDDVs0WVw/mUX3YRf1W0Kghmr
hMk5/qCv7WLipRG3IcyFKl9dm6YeKVgYGH5gZmCqFRcRLFbMKrchjAFikazauqSvhI65JyJBvY7B
I7v7Iid6WoSbel+5qpr7e2ol2kHwcVAiSUOUvdjYTWAX5Ah4KgNISsOHv4G6haRBA+oeLNJrK6B8
Uimo/u4y7VJ7SEegM7tHhmcJpQgKdMX/FPMPULu2FzM4LajeLCplKts1STEf1/F0d/CwcdYOtq0c
GALtMAjc0ymV2z0RrxkVB3xUsk+zjDq5oQDRhhmeUbnC8PhoFnzlePlbuAJIlDeu/ZQ5fceoTIV2
bYr9kJQrR9GpRmRtqFQsM8zKTMBJGaapDcHGjp24ltVJ1oc+8f9/qlYjssREqDGTMN4O9moAi2Ur
W9OaUiL3APQia0BZurzxYvf+aVlCoR/fQxGZHrorz/3WHnY4OqI3vx0/9bjjPxC2GsSzZRON0GSs
2g8Q7PwuulJgvXjtFNAhHkXuF02WPYkQC5zTUG5QAKVBNMTuALiVxelHpcE16V3fazoEi8G+QKG+
QL25nXeHWk17pVqInk/gXjQ7WMfm/+3VhN0MNMnLLr4o7QDqR/a/rtK0+KXnhx/ovCPYxRiQQ8yx
qkf4A6BKx8v0icj+k/fc0EuBLvBtJdnnB6cdXMmXH6kS32inTBnwu9egj44TcRS8qJ32dhF1lc0q
i2DtqfqCVSQ4VZfHY1MSm7AQ3qkyodlmT38v1fa3iNYi+XHvLiyuOzho6ILwqrYdYYCcPeM7rb4D
KBaCPTGfRp2cGWxqZZWjIknPp/2SurBOFyOmYieyGSKmTrW3U48ejhc+TltguEE7uou1wmSLUJWp
fQLnFStTjjLsM4k2lGSGD5El8y1pay1K/nQjuCQ90AzwScWYRbl/UA/8Dl5DDG6AGjt3pu/QiPay
2GUYo7NIxJKJfmvHfEWdvOcPGipIQkO2vythMRpZjqPiU8CgJCPfZC7FFeja1YVppx5mQKw/45bD
cLZ3YLFsEnc+hb5+2r7DCaS6sceUpvhD25YcTT7Y/N8LRTrKfZ0cGorN12Lwn0m1zBXRoi2fUgWC
13jHvjPfCuEhboh9O+M302mVxNpQLvGW77lthwveoLY+thBLZKl9l20ozyBEzxiq3NFiUGA0AeuG
kU1Jo64xU0gyow7ivQ3kh4NVy4j2APuRfA9I3EPCJCc9r+49IKjgyI6t1y2eNLdiaThz4/fl4bVc
Hg9khYMSUTW6H/gnRhEJwmjyxEj6ZA6RGLg605BhwZijy7fUpBbDH63csWgP0SyxMys2OLPiyXXg
v8a8js3hGcvNUaEWcqZhZfeRSj3UvriYkt/L7rWTr1BYrGNWqmm/fhwTDwwfx51fjyVQorqxR6cR
83iwykbAgkuG2MzlM4CD0lOF3Wu0/QzljNJSNhSsA7WYMO6uDp55j1gFSun/ZmrK6qdILcPC2N/F
RF9G3P60vfnfNyNjwi3yM3cdBnufHVMFphJZeTfiEJb3eCYIoxI14UpFKiFnagVXgg2WJ3acj96z
Pj681kk0nE/1NdorzY9HKMzoMfNnhpXiBNRDnX6DJr15FbUFbw4OC0+/Xy2CPgAQqp72M4/YYaLX
q1h29DW35cl9GhbH5u8/r0XVEWO5iHhQloRllNy+1DOvOaAHj9R2yYHRIxecp+u8TCEZ6AByzHl6
vQ0pIxXSQL8RY99twYxe/QH2rMzKUKUVcUIEU0AoMoIgICDMg6580icwD+/QVDrpj8UPVY6lSrmk
qLiBoaFF5Kge5sFL6tVYKz0Ir+KL8PiVzUn9NGT8iNEwCoA92GgviwaoMjRNxziy6Wi009uEFKRL
JXA4ShrDYsCY43wCVdWN03elBk+dEYEDHQxIywJHjsQHuzT6jTsA7roUg2/fktUJFYeIktGYHU92
eL0NOJyjneD7Cnfhuxw0reszKSjb1gY1RbIHnAyB9YPzfZSaRQ46AbO+GIfZ0ELpiJNjP+Hp9Gr3
c4wc5gevk4JOkY6xAdR7EDEFvEPRO9nb1KJQlfSbbdpUjrdH6JeM3Nu3J88scuzQ4TFImctsoL++
3p7fqQrvVonzdOYrGflg3JLDfJqqErYRuzVXpxE/YCIhUORGIUKahKJClMe3HHdOWppj86A2bR6o
dYl7yjLw5LIg2uqR+6ug4nrO4b7uF1fbIHRadHVnwf78C+bNqneoXgsWM/qLffQqlhCsIPcbVjEU
229CvHpfEZtqEgkVLsLA1guJqXwGC5ueUGRo6pxnV1HsOP6mHvecTyEAFlapJhph0yGw7PKJZAut
N2J0Oj4XseA59gPEZqNxfYRb9OBxLGpSOWetJcFuoixr6iXiFgUZkw2mUiwUYblkTnwUg8iYX9Vd
onb2rjIVTNCT9COGj3zIBhquc6bf9hLYsRBoi4HdpKx+zIzAQ7bE3b/tgdiazyKzlvFuE/jKepMW
VRsk7K5HfG0QgdS9U1Sma5ZEvhco0gaFe4Jn1snvxM5whmmCHUbCVG09t62y67bcqY2e3PZ/voEe
FILuwPyf1gNwKjJOdC+N76XEpQB0QIxo+u6RwiEzNWMInJz40Hv/muoyikZcVd1Q4E25pQC/cdLC
Q4/MAJ6Z3HiWV3eviZPpN9/P2ksKTnGwgmqOcC05FbAiYb1jFMzYjDw1tTlpupN+9KNzRjYJxKZB
B0M1PNVnYMQHSM/wkXCyUKUGJf3FwvYsvH5Sd7fu5L6yTGo7E86VfvpYj3oouGWcCTDF6f1jP+b6
GN6Bm1YblJaAogJ9zvU+DsxIoaEmrAcFZAmGw71opMyeibAUjsvkwHpJ8NhRxCbJQgKnzwP0YOKJ
cJctHXQRB8WQ2Q5MQt22pcd+3zZo6LY50GxlniJTSi47KApCEpgzxVAYA/nEkysingKaJYPQF4Ik
5SzSkOa+vvfoK4DocR/wz//9a979dkP296gF2ebmy/eT91ve9X2dVZoCVpkIVExT+G0xVUCuindk
hhg7XSO3dMtTeWSXVP3trCGbAdkpDzhhMei+N/DBIaorAACBvkA58glvn9ioJ2WxD0gA6dazhitY
ueOoXdwee7Wlj8aWnAycCa847mEVlJHKht5zJ7AdTvbuv/FnN4+hkuLb9OyL1MAQ6VWm30AVYX8l
16Mo48SZ5TwHhKeR3qaqRmift46mQ9EtIU9Fwmp+xaDYxdw+B3hCOTSv/32mL3R71DiNotPAQ4rL
YxGyy0anqI35Y+hl+LD2bhsARqn6g7Z1RtM+P5y4ptYrnHuznIuSudkCesCbqENMG0YDdaps/MQx
3pcnqA8ae5FfM52exlIGOHvum7NCDFmDECWkNVOojZ9nb/UclwDGpLUw28i/Os33uTV508/CrZqG
54wVg312ksbFUTK0yIlgg5yVLNX4bB/jGWoirKvYvgvg+4ALugi6Md73edlYsG1fy4V2t0DilbMY
5p3J6kta9kjWOzG4YgVeL7KJSK0TU+RMB3j3UmFFc2Qa44R/Sc7+RcwTfgIPp3zsr8o/CBcudjti
02LPYaPnFD4MkvkIelcYE2diZ3BMmARcO3NBusATICUHIU1ejHe5MWpfw7k/lSG9wYkSDhO+gVGp
Z9N6/SD/uJwSvAEpEtjdEq7216y++4qKalrxBcYl02umgJKqHG3mnCuPwY8JbID/UXEf65kD9hAi
X3HmVc35sk5BcacCFeOkMuoTRAPOhrlwJuDaW/z9s8VfbWuqGTcv7i3H4oZd5uMblth9qajwSV/2
jFOTI9w7O1WJT9WWq04WtEgPFSp9Gr1Fpsvhganf+l6LHJZWOxQZTY1CZwZlCNCRrIwHgK49aqNV
vM9qV3LprUviVhmpzaSaX+9mWO5x7Ok/y+xi4IuGBiBLmOH7nl6q6+l3w6PRMdk4nfv2HQYGzB3V
4yQmkRJWcfLcItluKnIPOuQnGzgSwxnDXpTlsLjdlv78QidkXrcEo87UXZrT9og7Rlqnjyxaa7+H
0am9tOUTSUCFg/w57WSYhwcNmBaF2jz0z9TbSBP75ajqlG6oSreveEFDhZDfwTqbODcnJF78MOhY
l/plujYC3STWpcxHq/x8KxHTONyNAveI1O2JJSbBEUMrG8sq0yxgWctMSAVO+JcU3NjEa70MB9lt
FrJfO6u2vkVoom3NzyE2MkcLaJftu/c8Uxa3gJL1GnGhNYgdKzq/IT1v65mjM09pVlIooOk7blI4
gT1DgHvKNwKdvEfrA77I6WMX0yREshviB4/xyqg6MzhVNBqj8zK9fXpQtb0V2Tv/KHtzVjoQKJKk
MdolI6540tB48iONqImN4o2cMFGdYyt8t8hxiFRFfjRfraDeMd4H90dfsBsHVHbOCICCnZYBFAaE
bSpI3TkOJD2ua6nXUK0SuOLrp6rBcdEJQF5gYFJKDRbWQbXACnkBZDP6Y/OHmKBBS9ygA82S3WHK
NrDfwP/wF0B4MgLgGb/SOFAuCKHm9iJtBNgciATgEZGPN1v79X1GM9f+7BkjQq0K5HkFSKZWI3Ii
tK6iLRybkDL4k+Z0jpf2YXxZIP4FIZEpHWd/OnfGcUbiZH58PKcx7+ulNbef+eZh14c2H/HEN2E9
G4JtUq7t2nn35Ldenwtt9I8BDWm8ic+rqQWhYNe4BK5RGpvZeEZeGyWbzqi32uDPYRw3BW03BsSl
m4StZwG6tvLcadOw/HseILClOIM6H2WDOW25ImyrpSPr7EEkwXRdKVoJnIIoAQrVfG03t9f+pLd+
T7jNlhTC2JTMt8xCsRcf9OeNwv4nQ/35W1yo0raA14yha1lYqAp2JOT6UGmgv9kxpz/t41LYlRSt
9kT3Ic8FouJZkZnSI/3ehllF55paZZdQie+P74BJMsDGcCtUBpQ02rBmV4HQXFdV/hzIPeWgJB74
VzQcKx9GxJwmIxyymAju8D9I4T1L4w8cXPLfcpkbpRx0Z/18WaAf9LhVHXhC6HEoxXweWvpwFsw5
rhYwmCURw2jWvmh0ogJun/tDDS/Yh6mu+F4AYf8CEk2ew04WUNLy7Yes9Z/KLRa/c4DIDSTdZd2h
POLeximCacU7dpNiwdwgnmt1pRpA4dMhl+bEd7GT2NNnSwaBfnKJRpthf9iNDjPGXiWw4DXzvz58
7Zz6UBXzfQ1ACQ8uhaChQlaxll2O5kqP4Kls9mpP4MFUO0YGtTbBR/+pfY812dWqqb/NyaeiYrcZ
i6NQ/S5FIM3SujkWEA4Rz73m+bO0M98zkRzIwcL2DDKOqc8zjZ2D+SlqOD9MchILwDf1dELkadFQ
UBEJeqSFC9UVqKKwGAnzyK0ot1csL9l/3rUWGVdaPND+eTWQgaUlJe8idJwqL/ZT6dqBunRXQedz
X3ZXi8DijNod2B6To5OEG5Okx2HtIzOb6cJNwoes18UJe1FikNhqY8VP5Ri1VUF8fmwqTsKCTIPp
Cqj4QgdESDJxAOkDxwYrQ4QSv63ImkucYtmncrnr9vcfbWznuVxtxKAVlETBaOmqVUGntRzFu0b/
xrTYrcZPUyY8pFJW1yKYar064r/JpYOj3LF0WNZ983aDJwrpyM/aJUQdjhM7osUlsfh+mrQSKdGm
sn9dq3XPKI1DVXHb+lbwZIvj6tgRiQ4FsT/TtL3rg1exCJVM3CNyPmwBf4RFuyXnrIF9pB9aVzX+
CFZCnNCSkf0xHz/OtYsHtgeNGAyxSxhoExYj0W/F0Z0rf4Oz5kOsF65uhXgI9hPdnKgVu5lGL84Y
VjvQRPsgE5GyeENaBsiqkiD9wgSDrWsScsbZCTSngQveRVzptSSIjs5g62WdenpfCQOuPkAti6VV
vbkvAIEEzFrxoI0uaGUo3VvPr9xm/G3F1vSVoIHXmFc4o5YcXpKcq4WIO0KlA0KedVMxoP/8GKZZ
ALtU+OyRk47IZ5TWgPjwXXlpAFiVyYTpNxQOMS7Bvak+xVi8bEo+KH48a5SCXJaenul/qJ6OYjwY
WFTDydwMgrs5I9Z3mRnMf01paJOB88pmJVRgTXYrvMpBc5uv4DzPX6oHNCuh5cndzf/sajp6DoqC
qPYzeALJXWeLKGmPF80m50OyaZTv+vahUg4tK49V8yFn2iyNmgTdW+cW7WoHMYkBE5kB+CPnU8Wk
hBiwSt/HoiCaC/hgUD4MSdapj2vxIh6IWg9zvY0/0J0+t30A2u5yk+phnkN9dpdoFE1kspaTzR04
WAh6YUoJ/rX9d1YGTjZSy571v1xUdoudI9C+3BAtHl2/JwaGS1fiTkCIq9yDlKnh+4L6ox0gInYn
v/YQhAxftFl80kSRnrb7kPqsSjcKRt679ZcK7X77lHjVb3ij3tKtlf6uGVTEiYPuqHPNtc7SAtO5
W6cAAbwjD3R9uBeUExGAH8VU/muEVgvPo8aKleAqENEFEb2E3KlfHW5iCFlYFXVqRN5zCkXBqZqt
oygRFhJAjlbzEPIF1OhYDmCy7OVF9vIC0HZrs0cc3XxwjsIQtJJvUIpIha5LoRWvbEXNlHAq/4Oo
RIGZWuHjyta2eYDl4uAANC4koT+7ZEDd51A7QuI/tptTWhlvyJdFlzBNtT6yHwpd/35xncMKJKg3
/z1T1wnPomywvN6gqeHYCkQoW7yNQICWRZoJxvfGSFh0ER3iVqfYgWosEhzhV2xU15WK0YSFqMxJ
ZXHXsJpi5knYvY0E/357OGaW5YtfebZ0tUKQP94IW7eVQVZ1d7f065gezg1mS8w/bgjZ1xYLToww
t8qjEp+SwoYB4MrK+RDlFeA7l0MxKXVtbo5hhJCLxBTfa6/F5Dwd5TkoykHAPqYjSk9em7jRTb/+
y1ZvMIQLZDkKbw45GkQ2KRPsawzFFBt3oDWd/RUHt96jLa4T77/29r8RmSLFCqUEGgsbhGcNZZMo
hoyilbiv/22Q66g4D/citk1/i5oW3Xkwgf8dNzj8wTW/F+aT8FEZy8RSWJYWPcOERtNfuM5ov8vt
99uZ5utcVwXjBV2tw8iKc7HfSdYrIE9mXnlkmmBDrMn8R3fCW3fp3gtUPpPcTvvbELX59FA80fWj
a1PN3Zrqq33QsSgGEhP+KjGQlYOHBMKlzSwl2cfuYUxpxxujh6ZGJ/PcSK/kzN1d9uP98SumD6+T
Hm2J+3HtczWMu3PMjJKwDbspYPMf9YaU85VwRpfuPPg6jxSUnCWo6MhQnh+ovl5cufWI0G9t7qGq
duKvaSwJ1+6jqmNvf6GfWzrfb/QCnpebakw1sX8GdYgc2aU76sJ4y7L9jEreJTnpoACVsjwYtEGw
Qa7fKKYHyz3bTSFIKIGISSI2hJz+rLWkKlM7nzIJMBom7mShZFXVkrbnG1hWALiNhg3Y79G7h7Y1
iaga8MPbVa1uEoIdsxMjv2TodP2dHgG4ZIGo002MpBjUVLHr/EP24NO/kidcN3mnxGmdNFZnm8Tx
NDdfLkqOiXVT1idOjP3u6U9b2DtBjG82CpY3fbntTKLcV476luPqicsEQDYclsaCyCUQ0/TDl78n
B85hJehVQwSeC5OcBfJNuMmM6/cHj96bKY8sU/iRJNVfKvF6u0PNegnitaIOySn8pxYoqsdyaSNX
2QmSnAIOjgssnbwLATeH701ye+33Km7jfdjops+MFUXYQDCixrfPiarY5oXQK350N/CEiuJX7lyG
sGPbtbluP1kP+D3BWG5EL4bAGAeCzdd5W9be1QI626SQc1YndLq7YXMB9g0Cs1M2ac0XaTgwdryz
Ge2k92bWkTI8PqsFBJyXC1Z7jzME5jAXPTSn3mhzzDCO+qdnSHcifZumzGfluHr1DqC1yRhc17mU
FbDVzsdcLctKS/Z8bha88YVve13/oW7OBxWX3YUygE8KQJ4l6d+U0E1ggr4zjCxDtjJONP0kO4It
JBQKQMOYRrOAwcxwjSVB1S7VP2bFdQcL6DHxCFm9rVWjTPS1cINQvAZ85A+PQBLr2NhUgA/h1Qgy
GPVLcsdhw/rckQ9jQ3mXr7PsSdnfR9gRGJNX1Geg+gaohFqDBoeTVBVIKh0yTLVYGdCWATH6fnVb
j8irRuKoms90lSKtlbkoaoLOXI9Oik+vaft1TJCIT7qkoiVm2bwOwOW4hCFr+dczF2O2ZEvwZr/Z
MxSOT2j8H/LRsk4tb9QAC1PEz9PGWj+5KuHRLezTFnpVib/Bb5f4kEj4lwoeSOc/JAt3j8Hp0b+C
Gvg80ch/V4lC7BnHGpMMUZwzqHmTRjTWfyFJlzI7p7lOKoVsR6oAfDgg1a4aieIEAGilqd8fhAuS
USAcIKBwioLJGHPeIdwPxjM3d9Z0HJyiv7ZUC+zDMnn/9MorKNZkctF5G6kZgPVurhlA0gmD/XvQ
1TpyCrgq757oLdRPJwyA8P2ADqmyBkXphaQxnGrnjyXQSSqBpi7J1rS4UeuQCRfDhEjhyhPvaJQA
Jt1uLrew3iZDtED7u+Q9h3TdeljiCIGtwa7ai7ypufhv4AZwziM1FdsAlMqB1itFj9vyW+/ge50p
mVJhU8bM/b7kYD4j8Aa56uH9fX2RFQb2R+/8fvOf1zQ4EXcRzygmzu0H1JET4D6pwi7As3LpgCzA
6rvbSBQEnmKj3/JFJxlxG4dhJ6//rdyNS1xHtqw4yiNocbWtAL4V7962qE5ib7YdIPFfhhVrAmso
VagNynlgZiuQJvJpAai4/6/iD1MNvb0cJ8uy+K4E7FWgM/kJbq/HIFINjL9QflbbK2+CpMVJImnD
SatJ6CNVt3D6JVY5131zc2J8CpdjcKlhIZ57d0TXRhDrzXxGmhEEUUXCqIQtotLynqRYIxwWUZrR
RROmGM/kHbgSHr31h378TdkyoHieKdeW4GrQPAHNHVvLQrz2mYsUyuk4u9acgQHaY/RUidjPpilY
WS0CKSq/XZCE5Ieq1qqD0Hymqub3/Z4Xqz/qVYO2de6iwpQc0ULB1OwTJrU5r8O68J/7+KXK+Uhv
/MPijgpmzenv5Ubc6ChNDYdpvhhp2+ubUN8SOcG+AtG18Y1uRkwQGuXpC7qSZoi1KfolzHxymJWU
vhvQ/x63RpB5pxFAuz0UTW/mPkpOnLxN6eQoZGw0CHctcwbSHYDOyhCnr+Q0SprnuZ2BrSm9GL3D
4VFenpB4VT/tmfEAP0FsPyE/TEFqU9lOcFWval4iytSGHPPUmvIlecRbG28qiDxmIC6/xUenF2/a
OrKzX+3iqZRw3DqpaQpaBYgDF2SE9m+3egXjMpNe/hilM74jHPingVnt0BqAy9no9ovHXF0qxKsY
YN6yh7EAAmONhfMJH6rPkvBn7I2xmwZppelDf6sxOsDkuIjVaNfBlq4W2LyEx3pDd57UcllcnfW1
TpBaK6jmX0MjihCsCGI1ODTVEiupOo83ToCXSFV5qG491i156R2TkS0Q3woMEOyOVkHJx0bcLpOF
CpYEM4o5E2LM+GewX+pQbLNMrD/4NZhMLiSHT4MEiU8pXJ0Xi7h3lMuRdILrTOHHSyWTpXVVd/WQ
CcSEalryTVCQPuYQ/ZudfIsQjAxFgmqZiut5THQhP9OuutqLLZHmBUcSwN/BMwbp7uIqbQa99TPH
Tmw1F72LKpq20e50QwlEqHX7efLczjQTy8a/qG94ZGNT8mQlBq+cIN0HCP5FbNqJJsoqwYPqy2Wo
F4H++daUNZAfZXW9G9zEK6XSUJ9o+h8ZpKq/b4TRGdsJySFiJ9fa1mT+XNyPqfd0T0k++L4/9nsm
HPYIeNv7bM7FPePUJdNoYNfiCaKnd/ML75KC/OTFndvSpOrpNlChnLTIzkHwdS4t9XWZUtzNVxsr
C+2syNwIn6eSyrUg0LgOJJWQf2FvYAcdgwhSNJsR+bkpEHbnf+gE1tyhM0eu+nCHH48sqoG5KLWi
LU3NFYoqM59oBWJ4w06ehVH4Hvz5rpMRVTzO5Xh1MSZviOZGsMeTuDNY3Z5OKV7CWjpKkX8fn9GC
Ww1z2d37Zjo1BUUcSkSMCL43iVH5HmdYe0ZP53cBAh/WWxxAMndV1T0Xv0Skut5wC8kwbvQOkYNd
a5O2pEfxCamn0ASu1k6Jo9OrEEnI1Psdu6q4IFT0sy1lOSYzMqEjvv4c5fT07vrJffy8keuTGkM2
gIL0fx0SWtORB8W5QdKA2YhitmXjZ9BONLDXFFy34cCx36mngZ2Y0m9aoOJvBRx7ODisK+9os3yg
HmOVaC4CBMhVPeGi2GBH7eZwb5Z8INrLG3g/OKLA+N51Ma7quZBRBjXDAOw0ITNxTg50NOq5sixd
N5KVbO6Uz6a/o/6KQrDKktX2lgviImvObPR6H4MfVqpzJwq9yNwBXGmJVoaalL5GA3VF9EHD7TY7
4zblZzc9H5SJqtly8VCPdOLPRmpVl1Uamy2nGJmKIVuo/3ZccNpKdSo/GosLnirm3CgiVydWvbMP
lgJRZocSXQmyI6N2/PqMSWm6BLIvvk530JMbOqxs/mXcDONjqECa+GoyxaVKWZqP9+B+QT/5qFWw
cTG+wzfaXAQ/32jstNvXRXOlv+DNeGVBwA0Olm//IY61cuquTVmruvdpr18ppw6X7D7QIKWm43xt
Ov3QkAL3q4bFIHXme147oQmD1Pbzj0I2gzOKT5Gnrzn4bTI0LDBGKEs27qgx3U4nKGE2l0f6le4X
p9lzc+xdWe6hI/YnNgmAIqAoq/6FCtaF4vnvlXGDS7z+1OGZzAakCo/kFcN68TW5924TfJ8fhPh5
7smLYtRsq7x+Tx+HDjR3HdW0i+Z/i0YydLCPInxaEAbRrNpUlu97mmvrRM/Ohs76W5Dqd4AoQee5
b8bXqlB4InsnEBTrhdGyNqMUp39cMAxPdyk+OgIaNi/sR5ahMgeIg5M939N9WEu4S0O6VpUlSBIa
6JriXU1ADEzFJkuq38/96v3bvcOdVxKP2eBsxwHk0Zb7/UO+Wzjpy7KjXoKHA79HjyVE4Nhxq+Gq
ZtZku/WA/c6hWVn+pM+SU/bmWByINhFjiT1Fxj3d660iK6kcTFUMR+mKUeTwzKB8U5/SldvceHeD
xFSxLuTYhoLo+T321OnM1QfM50AICfom4jAo//Du7uKKOyMcT9pPCq0tHAOvypnFOZH06QGCujSL
pFsEj7+5vKNEYnsb7B26o/ZzhP8Kl/Jfj8ZrdWUOduiL3/j0dwiulHqr4Gbpcte8kHYmi5kPjjjj
sEh0GSiZLqN39Tem2wDjvj5xYjlDP18paCxy9BAnei8M4r/H9YQfrup4WX3bjEtehKBeKRBuyxj8
fs2Y79VIRt/8TDHnRjAsJxnKzynpW96jxh6MH9APXebUk+tWyEPOEC0O4IZ6FpyiwnRLuiswiYE4
ohmafykzXcZSHqdQneTjRAR9HLGYrj9EYf97SHBZ8vXhRISUsjKP6jFGsDqqF7/yZljXZR/mtAxi
LeLCb+M8OntsUoYTZ4QwlpOClN6CaBc8y8CjatS9/nCjnCVBITLBAORxBufX5iUkbbEMrjl39Ow6
zoB/Gh6NsX6lrsSuV2i3L4LihpBcWZIrDFeMQRDEBUZBLnyMC1DtSqD+IvJmu6hLqliRxh+5DdkW
EeG0ZK5jUnPR2lHp079DTQxqORGmBw5fH9UMtODIyN+WyehpliFg/NcHShTgK2dD0Q+4yFqR+2T8
VEp3uOYRWLC/oJyzMRujjZ8K166cyokonZL+XR4rXzaA1gY2zkXYF8RGThHQE13SN5bsmWl+xx2q
Gn0oXbcM9r/P2YCHTNnVAmDVrn846ZZV36zzQ41s5EDxb5PKzM9sUhYnRkb5sXnOf9Cxm3LLcOiE
Ou2wEc3FeWGiThmgYIlIc4HrHNRXkrEDlw+wmQzFea+oTX/9ZEufujXht9g6yrIa3m87zhlI0w/3
SR2VW0jmmqRY11OHCT7BG7qBF0nMxlBkhkw2GmaIWVidPVAA+ECUlm1Ize8+TfurxZNWijxwmVHm
gH7YN5t2RWwmoUIJM1R7L15WLTliDeyF5EzV/AvMPxPe06iEt8FgNH0+M4vHSq6BK8a2NFAA19kS
xMMdJs8wejo1tbUYd9U3iscAhF6AzfGSUI1iXJHCUhDV/hhZn4+J7Hx43xwHcwAcDeoR0Mqq3+7l
wAskDyJaTBv2ogSsMUYALhIbPqR3WiD5bWYlTneb4qpTTIJhlIl6ehhV5wSpwwnna6gN7Y85rJOs
1f4kjf95se7vETHl8CFE0tLqE74T68snxoA0WCeMmZvszPaAqMIZgxryIkN2Na0TtUl703sjWn76
EFNiCRdCS/A/+hI+tx/MXKu87bzV4GT2DR+WFF1JJ3FhVRdfKY3XQvez5MuFyV+SNohspqPbuyD7
PTC3pMo2MEJbnljhmU56ts3RjDqzzSSiMPlSw8D4MVPlhkSShSzFQrt7LRr0AMgx/m3H/gjXunnH
rstMhUyGFOM5SuAH55qRnqNLyMcGwJBgiT7RS6bFvKexn1QfbMebXFdIz3WHOLJpeU4VVpUsC1zG
+Yc4XSTJPpGj19dsCR9MNc8+NWYO/Q50ETTziobJ2Lgb0CTMRKyicOy1q8vDXKyC209YbeapoUyl
6W4fMN2JbuxIOx/nqM38zXrej2BouuamE4/lgExNJKFjrQvM0u7DljSeSnHlHTrvPbuyVdKsoAsU
bJb9yvUyEDgAKdHF8bLykeKLcgvIcTSTwT+5+BLhKr5cXcmgkL+IzZwZpXaA5IzOHYQ+2LuniH8m
RAr4Zi7f29DbJyenDiB2oV9briU31lYSlJNFfoUXN7QfnKl61CcZMnGUs/UOiyOMSVkzhjk+Zxla
RAD4tR/yXS3LX0ph8q/KwzE4v36n9QnZELGOSdvI6xM3Zai9k3Tns44ImvaJddxKlETZwoEUUiVF
xFLksHRHD1mFHfRc0cvvCTqcEmIuOvJjV9MgfyieFr+3o8p58VWTGFW5mSIttvY80WxMzTz92M9v
sN2fCRUi7ZDIntyISTpohNBrP7G1AoBou3IaOI5tMyGBevZwWekPEESsM4pG9s8a8TDPdy99lgaV
fnUYUTrcu2AwyIz9vmEAe2Ci+XC3ihqNKJWOs7YKxgdEHdD1eySWOgNn1lKnCtej9NbpEX80lVX7
OhxM/e0zxyyUB3BKzskpwnwpXTeYyVRDLi5MAYpLboVqqY458RJQ2fiLBer4KanI2JrciqG5k0qn
HO2tIiop7BlhMZlXNbNsVoOlk4zF0lRK5TpGvliwseyEF1d5/uYKrhi5y+4/S6eVBrjt1x1nf8N5
pA13CSK2pbDGm6HsxL8Q9cVA3W+CaqECvNk2jNqoDnRP+tlkpr29XrPaa8ZrSUcWwvAucgCG9ZBX
kO+Wxw0Q7TfnC8EY2MXw78QUFGOJegoMQOwVT/zeavvE55qDft8GW81G61EZX3vMi9z1f4D04sOk
Lq/ic0c5k2iUSgz9NafY20kio9TDghHrU5m1BXOv3W3aQ59owZawsV6WKRNTwOa0cjci/3vaFWvl
QU3AIOxIObU8b767aMafYyc+KZK9oO5XBr/cNCo48NF2dR4sJKnzDDNf1zsw27Z152gwxhx9dsaF
IebhNqF1IftaYlb+FEbDZksbVv0JSfRMP42JWAD+wL3/RmGWxj7DfYAUsTLEG4rUau9C32DaKlNo
I2BrJNUF3UqCXLb92up+TAgi3BAvsnN8jn7WtEDtFB8a+qRcOVo8IAz30N1i8hbPTmAIe7bC70Ro
J7G+M8KpnqeQhhUHyjZq0ZifgRyMyqt3eKjLT7AwJgx+hNHDE7vt57ZAkR5wD3siYBOR7wid5Egj
vPDgHytU45cHoHuDINuw3HKildJZ5HDtYvbDgoXEO5G1x04BMP/n5uVqwww/xjD/rFSE37Wcz7OY
CCz6KzmwBRa/IA3vfHuC4uSNQ4p3Z15vSO6EteyE+H1f0ZSCvP3M1gArZ8CZXJdGx1rwQurzJGPk
4l/Iwfk4aBesGtwum9P5jDqakPNnLbp852YatMW4E6+R2Hb/05gStfAFEvoPw7pcCzGroyG9aPqH
5sqIZV/WWwLW/vI7tWPaOK4qeHUkODWA7Hsx6dtFqgFJUhQgc+SJU1vtC4+qUifD9byW1Zpl6STs
jLTIUjZBF4n1FOwMUxsVwXQPhQtk0ZFrPdaLzpdEkPJJNGer8e9Br2c55f4KHO6do6C4han10f9y
o5rWhfOgdTin1tbnBdclk/SBBXn7Meq7RVO9DcR75Ym4WAb3qJ+ye7u0y4RhagpvDaU+xJuZOYq0
88nFPnypq6vtWVsiuTK3OVM8tUDAKL1UffPLuba90zZutzNFW7+BTWQypv3vrB+5sLMJx9KFzO0A
xSxJVx+2NH4j+iYms7ru+NmpUfdrobdhNfmv7/QNGRaDg2l5rmzXvsAvx7xRxHhGpYBCtikholsZ
0sD10UeSCX2v5V9WsEKgySXXuc51ROomzoJnRGARXMkCSn0a7o/lHGlgXvSKaMkcFwAI3TJgW95R
ZM1V2MvSZpu3GQSDrh18op3T40yjLF7/ZroZa3XgdSkm3f76FjXqE2+gvkz6LjW7ZgPTMfa9Fozj
210XBh/dI8mKZuTtWFqMctMQZU+oLrAciUzSjozcSfR7EsTUHQlS3qTk1YbSSYoRzpI9yjNlOBUq
htfnWG69x02Uj/U/ojbI3j8Vmhlzc3FFOga6bFt7IVBPKwZM1u3U7pliHh3V6LN1A+t4xNbU6y81
5y8f5zgK9ytCReW/O1sc2Po2ikT2PdzgLltT+y1w959qt/Fn57zjjnTuuaJQY4qPnOnuyex/oSH0
6R6D7K22QAMs4z5OxJ/WD7mPAO4z7WQ/0Q93AmSDgRryCPDhO5m3ohBqJl+KvsewBc/Omy1eOEZU
UCClClVQ5beyN8lPCIao2kkt/b8ZO7mjkVolDXtCks3yaAeejPqk3iXs6lZxPpKWwE9RmWzMo5n/
LtRsKQpj7ZjPFmLzZIBjjIJL8b5kzH/ebjCu7l54EX/CgPdo3/9rMCe109KQ0o9UtNvObjVlHEtu
79qTu7I49fxodwN4+R8dP+Pt1+6BllV3C91LfgNDBgb62UHRQW082f99oQFRjr1sRUPZsa5OIJI3
VWif5g0KlY767FhGVJwTUaeBXoP+Xwr39KSF6wMF9AXIx5Cb7Lvd4Jic+qwGG0nyLUpYIJuShgRZ
xMQsGyexgBJBe9LbczZTeyP3QQAPc8Cx6xp6po/wmqsoRk2S2z9A6pNVT7+Fe7+2DAxsXN4FFVRX
Anj1h7v9lgNxueKVtdhLnRaGOySqe+Qgx8/KKo1ZqAHioOR3xayzcu13fjaOXBgWq2Ru7eccvwlV
rPcR3rIGRw4lzxEvqwGrY6qkNAas9hOxKYatqdhk1DEk+iagavShSDvbdHhF+7svjeId+jDHK/Va
F1bO+rCXKcLiemqHajqY/bsPyNW6uByseuGJwSZZ7qwRKHNVehte/M1cKIpvEX8N9niRYi1ky163
GCQphLI7BOuUvRA4bKBLqx1VA+Ydhl/jOUMo2P0EFIAx/bk/ePK3ez3+CnllNp++j5RekuzLWd5a
sTOTWeyydhkMB6okFL3YBExL/mVg6K82JTukpBY8rVqJ3akg4H7zgHB2Bc5wjx28BZebi/4iWED/
tPCSOXoYo1KHykIyvVISn2AxrGHn6jl2scD53VMqVHub0WPBSEj0qfGFME6RdtvxPsGmaWf27902
w0QIQuFjhGbdGNq0zTBICvAj6WnQuHH+c4+qRl3YedLI51EPHjlWTSYTZCswrECncqBBcUk0V/5m
0z8EjTZbaFop4ZdDQS+VSWwp5w2fDWAmoUtKplx0bIK/a2QiRYeYEwRHfwagn11DF6B1hwGme9xs
IV9U+tVeVFRRdXn8N7DXd8OwVe0l4NIpThRuuXp5dG/vjq9bM7wMyxSkdRNW1Bu0dqJih1CdtIbC
XPvaaHKJA/Xn+YegcKcSYT/8yAJAJ112P1qCx9DxfvRDiizyfYIdNfF9X0QL8w/+Nh2qI5XVRlmF
FJHQ3wzoVWYPxHWVs0VB5TBkUSnaNaex3HWKkuDx7MoXXeblQ+VAT8mDwJgxQWkz3+OV9Sy2Lb4c
fPol6yzIlbpiHoxvhRWDye84BKyiQI8bJJb3Cntk3H6ku7uHsRp/Vizc+4js6p9WrNXj5ToS76lu
EKUGce/YY1mhi6zZIwtiTVYDLwE8oeN5nPwJV00GeYHX/o+ZKBrf8pcuM/D5eMnMU74vUnYvm2DK
ClgePlK5PcG3wGMIdnIaIlCmhXA2a4q04v+h0Q9B9U9VnIT8DpERDJ7kjp5ieP7mKAOYh56gEfpi
SimDXfzHVBToiWkH5suQ/DwJaqBzhvyr1qewBQoHaK0oF9IdnX6kFCIdvv6tTlm6RqXzo5qerBHE
ln/yBLLrdtCZmEGQIAueAwmw7tVPbTYi9oLsLlxyOMZGkF2jH55Az5eN9cvFM8j5gwh+/UaW834i
FkNOFHatZTAWI/S7jCRnx5gtqsknzsaTNtjW06fvNJsU76Jk/iba37YVV+ulnanfKoYT2l3s5xCy
/KOUitDard1LSj84fiT+/T2A5UHu4X0qq20jeEnXs1AspFXpq2uVDt8ROPf99cvaNnycxtf+XIpO
cdsLA8bv7L4kYM2VPuAAk3bIbIF5Xh8k6Wz5K8HWuLk5vTMybJJu31ssSITBfMGKgKrceGdKO41I
aDoxfw9pPSemLBdYwC9/FHbigI+tppmavLO9jo2KZ2ciLIAeEjBWtJLZkXf88vd/qnpHFXBGr5zX
nzclWqskww9xWHxAjc9xEFXHAluFVhaJMDZqyFahld1sk0XFfoE+71wAx34sx4bOBx4R2Ek8f9D6
7amE8/8uJWYmvWKABC3lzB+qQSWRT5AXp4+b6O1B4lKiHVyKArimdQi7jMyCO8tUtdMXUwdXTyXY
jvfbZmpHbbXILUNrux3Bz7HtPJngVmjZt1BJAHNJN+zGRbQ+p0Jn9p5sGCHXj8wWvAABG2gausmc
fYLW5jObmsU2GyJijb3zUKK9aRpxTIInf5b6uukk8lOftG4rokCLY9CLOM4S8AI00Widx1k87D9O
1Dk2dXstY/ffNqjOtgFdIT491JewDqgFmmytP8SSjP5gco8uHHN/GfUsqUbo++BoR+4LbYrUCtye
vexkt4MYlCm/ua9QAfjPLkAXOFl4bCxyI7ABwwFh+cSGLVc2z/XqNk8vtthmIjq5joesRnzGKOAF
eel+7B3mFeQb+WCVWC/BWuXrIFw1xMxaE0eSSfwzwcbqXcFq4mBrEsvuDqbcvR2ykBO2et4lyadm
AEuEmUyKBeUeeTMAkRux+jDHUD0ydA9KaWjjJEV9tZVIQrpQYhWBQXzvSVTIH1kj9vwZjHsqyqO7
m+fDAbSt4j3WFTAHVI2e45XjMNEz7BLfBQLwljjusr1r2QPvwIP+lIdMPbvOcJoIgihYbS6oL4gD
gCselWemDI6HxYfS2FPIqW7Cc/6zzgI3Zr8v/TUMjVCOg17SWqw3Winb9C6xvJ4v34dAjOMNVI1f
dvJY3YfKwPxQIjB282iEUp4rVXzpRsn2TWJNTInqUvLmi43HftmPx9GG6UKDmC8lGe8HqKv/Ozig
YVphWHeBqzkiVzGLDlfyyDvIArQIdYsJc3ceUMI6aq4B7ekJvcesSBY3yhO4FhzG5gzweCuKvgGB
cnYlyZxKF3WaA/PdH/lp2WdOA/7KOJYYfjJ7hK1SNDxfM+j213Ls56fe7Xy2tdtq1H7rSmHWxvKH
g7iF7LGKBEYQ12yJG2YcUCUzBVWgV5evF1sbN1ugYSwBX+aEdvn1bY9s6JCezPSweeADXGfsrrzj
oA5sUYnnXEbRO7jcZM8exCtiX9dAZmlpj+a5P2W6SaIKeJ0hghs4WPo170Q5ojnWzSWppH2Kpzuy
/O0TooBGz/a94FRh2KoYQ3F8FaIqB5Pc5oOZRKt/Q3GxdsDbZbZZEZNBTY/4m/DC6agvRAhuJpY6
YKthm1A6geTZUmc+6NyHGUsW3XCAk4GRsDOwGL/oPuY8HrQeIzYNvE7K3DPbEMVBWmDxK9vLM+E2
IMlr6aKPV4ey6U9CfiA24OSG7WkuKD64K5a6SpWbB+Cr2iQyyMeJmAhx5AgtDimQCBALPAdyty0Z
YW0yHI1KOnrhGM74mVt9vVGPFxTZC/D3UpEPVPC5n6jo4ceb7r19PZ0sA+trIgjOellaOze3wQJ2
KOgUuFQ6EIUNmgc68jlQPrr+yqsZEUzqYPyIQogal7YzxDh213OaWXmq7XHWEIa85HuAKOHuftHZ
ymxQUDQV81Bd+uYj29bS8/9UTuMdw0dB75pCvJWLXukyFlRal33Z6hM7nSAELtmU9gsbcTXl1Sjo
Q8HZtCrGFn1dMup2jHXH70uL2r3O3o9tA8wfe9l/9O+/v0sGGZrSo98QAIIJQIUS40jCKkrKygbA
AHl8auXOG2Rsk9zNFushHIB9/BchFW+XMlGTP6cqgMbKhQ3adFvY+7ndevfxs6YO6U/viXN0s26n
JGbiqc7FZZc/MOiqUodKRWTsB3d6bzmOsLcsdmPEyLe1xLwQOb9bmLkzcncrXw23i53+pTJW7ST1
i/G2DOZVrlJmBCiOCLpRdPp6fxGHmLK1GgZG+RehznzcmZb4DIT4EjOuL7987pRsPilW2koI8r5e
Z/18W9bVFKrEStd2DhiMPMhwzipTPXnYzHMMs1Ee7Mczp19m+rVmYbDCb6bGiOnCSaXngMy9j/0y
ug7hC2dnMX+rDRlJPd3yDkCUSZdf0uqeXLDtLJx1Ou6dQg3pPrp4BgXyAL7vxEfsg4VoKymlzl3U
GRHTYO0Q+xXMZNRgNPPCF3VY5TgsynZvHBvTKchCl6R2QDVdwGJlDVLpkpH24nSUZcMMywZVmE0l
uopDp7dJbL14KWMLfYERJUGTRDwTE6fD3VWRJLanmjN1Bi4Cu+WnaG6ALmlBCzla1zfujmDtNX4i
+8Vrc+aTp/XZAxHnCz54IOn2xHofRR/oWSrwJ9jfSK+8RenGCW+rvLTBXeTCR8W+crq4IYLpVEe6
yZSPh7kYKB6Gy8z2l4cD3yv/BM4PlXRmohB+0Wk9nfMg2CrzSyF9RL9152bb0nIVT3N44IC3ZX3h
hwTg/bGCR8wDf8B38ucQMZBB6Sux63JWiCA3wddm7aA7XCxLlLVgxKy44gS2MPMDDjxPu6UZx1Zx
26brHtdRVF7uyhG/AuzXmIwLS4BMKkq7w+wm2kKcFK2AhXrbEbZOSqveVH2JLFsLdv3+31W7+OYO
J+sMxGJWGpSDwOAFngF+t/vDhqlfKMMP/ZDORbDU2XqrMQIEO40aOcUI7RelV133pJUNolusYXB5
dK8bBLdQfxYcvKBYf8hqABqIs6Kf/JtV2ZKq1hFb0p30WjTc6tEXQeMAHg+L/ltADDPMNcenupIe
W9Y2VvcdFWKPYM1BtZW0te35ylVwIhEFdwmXqEYUV5JXdkJUl+hSttss//xGixH4KPPxYBYB4yST
c/LtBobVslO0/sgEizu9sFk4i8FkwXk9bQ10ZmnCzUQn4qMwDiC/PqwTeKpRWKar6bGVa6kONSrh
ygtwluYh4sqdI18HSd9IGC8j3/0cDIugfz0JCMvDaGBQLdANcF3xuJF8OmcIYqZilIhT2VQsgx65
OxFrB880QI2pD9lC81P4WjsRQH1LR8vPxXBlWZ+5V/EjoyInAjBhqVzk1nGE8Ofj+f8uKmQpDLyv
Y1yo+WRn49rwR9SSeVZDVKztIuH6KBuHM/ZXWS/m+8OO53N3F0ehstyxLX04viwZMT+U1ifGTYJ1
paAQxMYw+qqfoxQin2UbzKgrZXnbBB0aQVty9tteLvjFQQmQw7SPWXLxJTfHvW+J6oDJfvQ9em9T
xhCBpguNzqRFWMMZLlh7y/nBTBTI33kIVaTS6xwXzEzSmgx6HfRro2zdda8579scDRe6BkqH3YbH
SED3lSrWmtMSBMlq/DZ/yGS7HNvjD/ZInjfKZpf3UEmv+lcEg4hMVT+qibVxQmBsCvekKj/be2SA
T4kJSkhcVe6k3DkIHBi+rHUa2JOuFApqN/rm1ABUcGSgJNiqCvVCv+gcadmPf6c1SfAKz+fnLe8p
G0sgME8tdBoXXnWcCDmhk9r7O+bwZ7/bx8GqNsCFuTkQ3bUf7AhkwUz0npzG8gVW7L9uGG+SRflw
YkGT5AWOL4eJx5yxudjs4sM78TVC2MvQD58Up4Hg8kv9hj6eUNviASRtnj/xuRcNb6FKdcP22sGg
4oatWYujfNdPgIeHK3Hof770MWH1VflCnv1F+y8hOYahJtab6Q4rwYUpshcBLTVb/2QWHZFBVP6+
pBnDlARSLZN/aUq8qxvEp2ToqrrmWaymBIliQoOV6ZtidXA3zCIc00jbbHL1HZ3QtjoLBr0QNRIV
/723G0KE5wjPNjUf1KeJN/gQAg0YfxGq8ztGhOdjiOR/rTk04loct8mANtyI7kSVWdyYNy+6zKiK
F45TmxwdbIhqMb4ixar0c8PNpHJRZlpKgMCD+X4nu4MAXwDQLJbgyUFrGOdCAbCpGAtAT/WSbo7F
VZINou0pQQdva7ndhQYH1GtHSncisJyn3iAV93lvKBjY0jVRDPyY3ZwPayul35GCcXqRTJEijKyL
Hh+cIkIX/031ES5JuVjJyc2GZvKQgBiJdwtZYLk6VxOYfmDkXaJJKoW+miY1P5TUwoD+1sseOooY
okavdQAg2RkMyPEUemSc+oEhjvlDlPw5SxcNIAvT9ekxet23zSaRQdzcYYXQ4RPggVsJgL48qOyH
P0MgfgQdRAs7sp10ZOZvuD8fagWb9/2P6J/wi/adzZovy9bU2aExL/Hpq6tGbF5U8/FHk/zDTEXg
ANutbFL1oZNrmEys1LcOB+BoOKydR97G6idiCXPKbRIgFDESnStKQt4Rl5cyzxi9P2RGLH70zSpi
MkI/I6veSRFiUYj0RKLc63Mvw9nKxiIsfUQP0onRKGEDIR+KpOKq0V8QiGlu4QGOyx1gfrTPBNLu
nY7HxrLtPNiR+NED7QoPviKt5S3oC0LbHgZXM4eVGYRVKxoqZ8H80h1+xua9rWa4KAm0JURsVCGz
9blKDIPslcSlwPJTJ8M/nbylMCcpC+T4NpQNWxMHcgbI4ODVeS46Yv0waBFJAfLviXnJhmhfyhNZ
FlH9DOEpKM9p4Q2pgM0cUs/dVGzE1jPV8BnTO4P8kTaf/7V/UoTzjgMSa58KYfFV1am6oSvzNIFV
deJCH/McrIITKbM7GXXs00w3wQw1uHw4CamUJFwcwkVdKr81VnpOsKIHNiwUgEXm3qgDFl0bUOve
a1N32XDaGi/beSfXDas9yNFXrGz2/P2ynOBVNa9roAM2vry8tUWJEvsqxzB3po738YzwuJ6hr4BP
HKe8LceTY1jHKZQoRTWr8fyce6yZ9H8DTpsIpz0VEoIQn0gbMec7l/dVtob9BZjynJnPXEkbtUYc
flSqRKU/oDEXBBhCggZdHy7vJEKPPQByrAn7I3qEbaHRJu3Oj3mEWYEMIEH/dyyqLV+0qmPwSWF0
gdwKtpQuPnSsohYBUnW4w1AZNBJSVPEzyPqlZ7FknMtINr7EB+4humPhWEg5/N6rXN+P2FqTOrWM
7lA863yNOtU8ZNZ3l0n5zjnmXtHkzLIUiBZft0jAN5w4/lu08DE+omFZ8dF7BLdmR7c6y2ks8gVb
bFIioFV4QURKN31VzYjgaqA86txeZuxROD3Y/3XtuhinlXY1xU0FvrdlYYChOkVJralzSKe0/Orw
vifvPC8Ty5B0FGw3b/o1U/KIN80FAkPCaAXeAlRfnvFpk4WlOSGUIM9wqM6aho53C7Mn312g9WX0
OY3StzS3W8hfVDrfm4XEsa5tTDHeE5Kf4fu83qQxhw/vcmCTQpTBvlEpduhg/FWiXmyXYCGu5/C1
1fspAO6S8ELOR/Htw+aQL/F5S6QR7c4z6xZjJNCrANe4KisgyRnYoiKa2RLT9gG8BNyb8WJs+00O
dPa0CNf9Az0j1Z2PdFsjOfEcfcsHYh28i7rSGSGdJZgCv4RP2Ie9G60AL9Ps5inLAwUJJuZsj143
6ubkeubgBy6SYZ0c4k4s3+wu3SFHCFcrIfaIFiVYroGOII/eSCAvfM3EeCeqHVUShOLek3gkUdkY
+CVN4B4rIyerFpY2RDD3vj4nYe3J1qTHl6mjizIW86TEB5hEBA6T2vlAcxPW/gteJLjOBp4gyU59
YBqN98GADcnwJrBu3VHtjv0BEm+Shs+TfcbTJr1NWeJVKxrz6eIt7pohWWq+baXRxCpJjHqHusga
YiOk8T3sdfh7mRjUrujtwlGj3fp5rJQQKvZAitIC+UfZQIRs2Mrh6T+riBzckeO1q5+l0+y7P0ip
Zp81uQCDJ7Sn+IiSS0LQxFB6NRSFXMWuXs5PC8FeORv5/CJ8sy/1d3SAWAZNgor5gnzUGRnwjrC+
53bUACxqrdknGJNhmmnV4yF2/o8n9jRgo7jfrcvIQlE7HL38GW3EuUwOBy5naod5cjxowQ9Tlv/u
pS5H8p0Lphz1qD9Z4txuDPrXUv3A3QzZMmb6FN566gCm5hoqix519qnNd7wnsMz5O+Qr5tzrdsYE
a4Ts0mytlvIVL+VCEPosnb+o6qtwz7IKXoxswXzJXzOWsthy5w8ERQyOdhlWJMDfIZGEWTQBBDSI
HDF3iuvpOQ+fRhvAdjTECd8HCb5zxKBY1lvSjDgCdy2mtacXBdUUR25Jug2tfhfDbPsnTexUzcDT
jmW+a0fIMz0beapa2A0x0sm0KOtDMe6O5t3ofDdUFW704ESFlJfe7mrC+YL/h3zWu+ZlXrUqzfc0
flbEQcJNEZxyyHPccE8W5MofZdAWNwQacwNrOremYwdCf4VPIyUhikkZtywS+OccCSqAdGmMxeNp
sX/frQ4uCty5ZCSaY8n2p1rHRMngGaOwvJRJ+ufinMKmEyu2gr1SeBK6T6uc7xl792vmO3K7Q1db
TF1JWkyhpL0cHODZMUlrdd/3f0LsKANk2Trh63ZBrhf5sYs2GutZkGhwpHSbuEx/N+j3WB3l0WGv
2F6FTuA+7J2Xi2gTG6D5WUVk0Wq2VsnMYj0LIHcg4y+OHw/rrvENN+MsY6pE72EGQWdU+ztaHr2h
pBWEV1m12+vp0h4IA+YnaKbGEe7Gzd8+UP76FqmPArEh/dJ/oZ2rIGlzcOHbUQNCcc6a0zgXux0C
/aUK3+aeSoCVNcLrFYrFSVni1QF80XQmbE7j7Ami+W1efhDAB5KnD2BkuM7JT7e55lS9QkmStHTn
E5L1FVC74MIH+e0aGochpxUzN3BSG+UsOeiDOYrb1cRyNhbJB7BmXvRvdrn3luxvdsPCGdqhLuCr
wjP/VuQTgV0BNrqlRdHuBAWqtkTYJC5SGbwgy9vK79zgXx/3gk08BgUPEf0ZeUQWK/DtvxokEEmf
afVJ7t9dZyxvZ2YxpDvUxEVMyVVCrQW6hAIZEe/eqlPnfdlsgAqEDLjcoyc6koNWR5JrVx4nZAgp
d9CuLuJcwUi1G3gqnjFXHYoR4G/ihhU6M81z006K7umyAdot8qPXeazSOu8L8L/YaUztubPcVHo1
Po+cfYs8Ujw84ln24n38DYzXqA4vWemnX6ztjjEa6LqoX1PiXT2pz7kd1/N/wIB1jVHW0PMuWYLn
b00V4tIzDFTdOCLNeuCU1P2SuuWllnrb10HAqAgjOEmDcmxdvryxCies2r9msvOz8UTGt3l/ZYvz
Is+QNEpdHggXAlDn5f4RFSyTMF1X3TFpzBH3529hhaly/obs+2c3aN7VQURisQEUNtzkvQwHl2ek
A7SKhBS8xFbiKYcxm5i3U2XUS3bvC3eT3rnrydnQaCv9V6nxWGRpg7pztXeC97FejzsoqYqHp+3h
jd3aLa9RNNCKTSx1CHf36LFPR3WJNiaG87NceoXrAt6YTZx4sYOF83uYmboOHyNppVNXSSOkUV/R
xzRsAR9IlEQT1n1HCHIHF2lABiHSR1/PzMEmuwiuOb/mUXLOWZBK7zKXN9Q+5RYNgUyTk2fn0RF2
4YOgjnML7Tw89btWNxIZbRj9HKGsq96kqVbaY/rrV42U7kAJysVHB/0CvG1H+0aec6oRJfumxqph
CESuaJP8OXzJjZGSspUUeSQRQk/u32yGpINygDXveIDsKhov1S7X/vKIKKKiX6zUcQ0pJIeXPA2h
LSJC0TmRb8ZNETko2i6s2hcfLyubmVpjAP153zD1lJydw1/u1SR+EooWs/+JTch/81kSlzPUSLmF
H7i4AOrZam5l0ihWT+c/i1lYOb+4jaFXm1q53FkrdioN3pL0JtPHfo0zmwqPhPuH/cms9Xqwih2f
XS83efDUk946IDCYFnrkupYFJCHnQ667wOi90+T9kucOez3MEYpsQRIgd0gKG3ioJKptmR+/K+eI
mfUxP+6K0XfbLOJdn2Wwq8xmN+mV6zdy1qGFuMsjT67MZZcvWuUuitR2nbqdbemKKlv9Oydn4v6a
UeOgOJkf4RS8j9qexPOPySC5FKiV5ut/d93OpSDaIAunbmHJI2Q2Ix/MjmLIXSooRl09PO4IWRGe
q8E7qRp6xCbbTk3Ph6wnmjvTOKEvtBNoz7b7/IOAEEd7rQCOhsEiSo7t/cxAiPdg9Hnr3Na6i1sO
92pTplfQ3my0PM1JOZ6cNGobxmu1vzShLfpcX51vRd6IxWiWicBzeK570YIidSTem56ee+QNlEsJ
/ZfKwGZmSR0cGOSeGxFDmrSl6XCG1JlJ1jtyaoKAoF5SFifPejQ48zpKvfWWu2qUyeOab4kRBr6Q
b1RYrLfiCwM8cfiQn9Pedyrl68iJ4PMv/ZZjaZ5UdL35pv91EnyYvi3aWcBb4p1+g/+IcBtisB7O
H/KZyun9yhwreVx6lBfIwfvyx2vSpZIH2XOgiWpJH7N3I+C1N5btGHfkh6gzJT8OQfnclGXG5ybI
2SCujKK8hKFXv+pwDeujj2ZuiJ8nsRlvXnG/9wZH3jsHcXzgDyGX36XV+iC9aREebpXxNL6VhPhx
UpGXyWMBSK7fZCoxco1VLMnsgeNbRlHK9ZD5HEKspcMerNVGORNy0ZtYXWlQqwH788D2MDic8TGW
HNhBFRPVg47+8NTcgkrX1ncjyRPc+iXeGYZAklErb3NmqBEh3/S9FLoi7EqlstNlj1BMLrSKk5Ot
3edLMGZIIfN2MUBu0B0FPSgLQ+74R3rR8Mbavr40v1XYHjQTtdiOnCG9Cga1zdUk17QuYGl/tzcO
8MeIrSYTQvZ1PrfOc/ubGWcyzQMBeOyz5ZhmM0xytdPsfRDArAoTsLgH5NpaT0M2wMrv6UfwAfq4
LwCkB1yD0NlI7ZNwwsvuUh7UZUOBeyoWRQPSjgOIHLlV6gCUavHaZqzkdeLMVaGosKhK48arc0Vk
7qNdFGlGw7/9xwn7G5SqmmqUYoXnt8K5nlRDeVIZzv33/AoVbyyjC7iw50YAVAT5GGpidZ3Eydwz
iCMtr/ey5Kdk/VIO8rC6yhkUo3tg3lIUI14uPyfJbtKpqy/QCPVdoIwNcccp+tQ5daZvcJ6JX6KL
luHZbbF4idgeFEhVboep8MV+GgQAuyNzIslylLFmBW0RrEUziRJyucePBAlop2D9NSpSLn7Fbz1A
imfeP4gnRouw1Z6BbsY8gIWOs8gGtEQND7u6hMBRn8cEjItRwGhs2yo8In0Zln6PkOW26B1FfsI4
wMUqCtJJUUbvi6RpE9pBYt6UzrJFZFSH8s6TlbFFFCsfwCUYBU9CWJb0yhZqJ6snJ96uOhFDUa0t
eg5Snj8D75zIR1q5sOJ5m+tWjxpHzPLgXCFZV9fXoW+g/HH2Ewcnbbv6P4axE+OGWE2Ufz1bLI9t
1bkZIJE9tFhG59rraeaAxapDniZutFK0jCGq2t2uYo95Y5/4yB3AmNZlD7JrGnJOCkGyd18e+SP+
pQZYMR5/zHwNTv7eCBotAgwlsGkTojCyQjHaxwHWWKu9xgYhIJbO6Iu/0VBmCs9BoJ+w+c7FEGMN
oYuymL4ZDyiCG1FY4blW+6sU/MSCC9OVR6TRlUeHVbIUPL8qfoMhTxLAvgo3n3VeJhdct95wRbJS
YUOqoW0SsvjLZnYBhhtlEq14L5m9K6gIxzcPePODhs296tbm6ehc6Jj9bZcg4L/M38MRsso3zWKu
adxDatfC+SAz7EtA07Cqzqhd0i7SNhb+ChG0p/S/uXgi8Z9Saorg5LBDMVcn+gPBzAoXBdX8qy0Q
AtQ63UDC5967bEopFQ1WfTGVpMHceQJq0qzxPJ7t7q1V8a8wIsGVHxZexhYyow4pw69qoTzH31av
Ng2LLGDDv4xmWZ+t3R/iOBbrzG8ulspG+slsr6EOsUDCxWc7S5zS+5BFVNz9AkLw+8xlY9FQOKqz
GunzTv3WzxmHB5wTA1PPNqXXTjdzIWfu7BzWoWVM2NScmmZ4H4u/w2DcH/B8i40BgBarnvTD8KOf
T6t8KUZbwzUGSywncdXGF+mhQ5fyWmF/Im3IvPaYAjkxA4/LZALywV2LQ9KPxWOAdA2d2WWJBw/4
BHHmBq75Qn1u4CruumV6LkZonAU0JRCKZYAbwqXF7j0/h3aYCOBVibQlgSG2IIYxl7D8SRZ7/t0s
0sdgQdJhvcCuOQ8ecldyLeK7i3Jv5Wot1yF3cx/sVbme3LgUCBuWVCI8jsWVCJpZHaSIh7gH57qP
6PZzSvfClUhwJXCb864YCXRnXLolM5rPdSFklIoKXjH+lagHn4/+oRxynVYxoDp7QKPtlv7cQxeB
Fvb6QznQ564RJMPy5nJRepi+rytPTDU5QT43Y0DKp7O6avxdr4XL+Z9y7RRtMbDLjC1yBOhD8CmI
nZvILtJ3WCEDdeUZH7l1VVrApi6sobTFLD7IXzXdeUFq7X6V086oZKltioOzPVdmoLrYxT8oxXHg
DOc3c4TOnybZ3OL2SMFhE3szu3C3duQSNziEHWBMm685Y5RxMNiRZt/XLeww2pJIlvxHcTU8BXsz
aVqdJ4zwXVz3UT31FU9+wM8+YNGrccXqXaOK92ndRew+1Ni7OixNHomy0u1lbC7pafSk2TrhrCad
4MYfhET7xt+yJyyuS9+AilohLTaf12eourQEfmO76l+u3uSYOo9ezIGCwLO1qpr5QTIQ/RUDGMHr
Dde4yZDKo4ZyeZHbCDAAj+JRVpGVh0rvtfXw3uKk3dZnLro7IcEVnm29mXaWQ8w4D5w+tuQFxrhl
d0M1NgtKi83aZDiyUrkk2P1oVZRB+lJQUxnc1vbRGkwMxzHuzOad2SPdYgbtm8MPmnWvGJvt86xK
voP5rHsHcTB15yPPRndckhMjc3Y9MyGsP/7O2guibjqtY4BvKOjTlwX1t67eBbmEhCQ5tBZU+P3s
sXEJ70aXKKS3zOxZDB9LnoAZlteSW2aigzP9vl2Fyzj8ZfhrUa2x9vJdElNjoe4STOUNjyS3nwjp
DBO/GTi0sFIwNHmPjeq/wswUzgDKBFWiOmXxQIit6vthw8gBoWWkF9l3tnZo7Dhd3FyQugTCgK7a
zJVcTJEmhv/tyr/JXoPiJrvxy4gzdgCwkChaQE95ogPI7nqpm9IOvWox16SszasNoA0c5HY5tNRk
ZGtCmDs0Cpoqj/E7M9dsmJ0eVyWij8FcVF8uTtbYwVECWMiGi9PtueHdAy5Uzcn6BnVki+GIOOgp
vWdhAfgjK+NQ5y8+QZTi0vI+Dmp2m/CwwtwnrriJKxbDxlq5mLc5dcuP3fzxmladyUQMCq2AQ7Rj
pRbibiXcOThFra7rUikkLEWSr5E5x/NmIkIr1Vj+VZDn0u3GpOA3S0hBEtKTimXw/2SBH7XKgyYZ
KkIlYojsxOpabsrr9P/NTShCOV+4kwGDKA6AGuRrC/sgsNlzYTA4F3UokRiDS7ZnnCsNNtVmQOGg
ZBj/rlgXJPG0ru/0tBg6H8V6aV3656G3959mB1SCArZqYzGeDP/GVMfph7UdOcAqsPbRH8Qajpzj
7U/1EZBgcbUv07UU/fDkM6r7kdopm96sdd5AumePPVkoAbUHPswGl/eWaeSWiD+67wM4rmYRDNC+
pT/uaHe418f/x7L0xkjLYh/BX9HkvwNtI3g1DR8QiFK2OdMLP+7zoLcEPqMXpla4LsAHIFpZp3gJ
Co6FOJHPy15pi1ogq/92dpmrU5T6E2EOSm902qfpxx3gzJTfU/YGaSVHpG9RbWIKnvXx1kGeBt1N
+IPhlqleD9GTyHcPirLIqxiDprHPZsq2bOhVbBFOW4oobeT2uoGeam/3heFy+w+TjpnpCj+3oKhc
4qWdteMsDuINZX/mfUFPPh9l7lf6uH4SuYXdngks4tMkBHqKxCTOI6SkUEgT1wN1enbKsUmLPPF3
IGkPmQF/M3MRJadhWWTZqJzIP8a5gHvYh1joaQucGFM3huE9msMMazq4SgK6hADs3bc7tI5gUQt/
PAaHb68yL39oWxiRjO8BVp0zeCXWHUP98FaQ31SMPGDMOdpOI1LLxAXZXo2TlU3RQIZu2smjqSB/
n0LcPviHkUxIPr+EPlLEYjOFNbqeHupzmA3qNcAfpjuvDxa4ZmmGoCP+Kok2w45bBkxjAl6U70mL
++aOvZWlSywK9NySypziXR4WCtAtVh97NzW458w3Wexj8C8JDrep/Pxhk1Oi1ncqmiGFNagquzTQ
/VNjs5i+ROYOGKzLbffyqwN3baDYpkYU6FxhqF/4ZSrAwcQKQgoHsTQ5ywN7YLJrOuZGunveKJgg
oheTgdTS1a/ZeXFMtO85811JJuJyJ+8a0d+6AFq3j9fKJlKydst3EuiZtcJZkaPJRGmu6c73gOno
8thQEXnbLy3YEpsOqjDFPZArOupTajkfpIik2KypQGT3J5tjo0Q8uoVLmqXzp96fmV2/qU1jvvVx
3iV4Y0zCt1B910uuuD0oPpIu4+Wtbu1r886Seu0zJY1Gsliyl8Aar07rq+N4ifRSzyc2rlhhlMCv
XZLyDm5c3N8O75u4aebQUIDZYnSftIs9MfiveEtcWk56uJyQ7O4GkTixl2ZBVnacdkeplbO8d18Y
uQ/lSNK4sGOExyKwWBw7f6mEuDDCToBajt/GaDUMIcJFnkeZpxwqr97RZ4uwWdCs+YVL94lxVFnr
75jX8SMwYb9nTlXvvETbLYGjN3UgyGe8bw8lQIvgXMbYV/tM2rtomlDymJly8YUkBEue7fy/0Tas
pAe/aF2pA8xaJ6IhOIRwPdUsKNIeQXGsbmx+nnyHTrOebIFfe0Z3i36oYOx7fn2Ejb8QRzSbEyQ3
BFalY1hK06ILlsKYikeU+a6IKZ21hORJskL54NXWTX/VLVds3zv+nTlvx7AjkLDIuNVUd9nSsAzJ
dBvS0EiZyyvSODwJHnyU/1dJapcoHvYfWWrWqnVyxT+OOkQG5IYscEVqVRSIoT4Vqt50VZIDUaOH
y8i6JuNxSfwmEp8EaNVea99zteYD7ruKcanjhazOuRJXR0ETvRNAVxqybA5Qu2CuXvAXAcNVVh+D
pZCYRHV7NVHmOG9xu+TUnjxslKGpSGZbtgEYoUR5RfR1z+qrPCWcMEqn5fJ29Fy35rw2urBvMLtz
99sc3RemSm23+WI+gu9tIXPRcDdLpQSmCdDc5vvhY+XrZEl7xEKcCMrWyMOnpvJL3Vfvh1LvOSuC
2LZH0X5bGWV7cRVZQk4Kh1wlLKbjDJY+NRBQSYSiVYSSAH+s4srbCVf8NxVCXWbzEoZf7O4QodZb
X6E8JpEY2HGA9KOnatDR6TkDoo9XS3m0pgPXQ1R+6zjxmkwwLG7JUuYaD0dY6zR52ckKhRG9Gc0N
glcDYFdNcCYekbrNNDvQLJQTviywtW61ESG6eUTMrrQDTCQLEg59UOtPGKof05AgyjHJNVcXm+e8
TecItUZIVn+yRuwGd1KMpiBtAdJhx0rZBHgRWxaiUwILpc63d2y/cwqhV9Bw/WdjlZExqdWLjqr7
XrIKfBNkx4jsmcjRWUMu4IIAAkI12dHRfQoYus9NDNBPm/l40eejYV0qtOa29vIuSqYGloZttsth
laERmJZX+B8PsSjek3GGw1kTJ7clNJ2pJ2pAV0a5AbTHP7i5VgB7oXDti5pEKxuH5Vq/6NAdZQIS
gP+YM6K8g/EpWdhJSvBWhRThqITBe8h6+98Ug1OtVbh07PYIL4kQ6Mj07MQedxL41AvKVC3DMD2i
9HYbEUtIE22JHzFOluHvzsLVM8P/Z3Dj28q/BZaiuKVuBJePtyVYqzNoEaZ38+m10yIYx4aLE4vi
oaEN4q9DJ/Ce1eEo2CR/n5T7DNTMVAhBZr4gIHiZDxCgkHUHuEMqs3JXF89lxyKDN2TIW00LVe4k
p3efcXXR3CvcG75XlPilzpIX9YF5qoZUgXkzSor2/v06JDhjFsyAh11enCXrDeERuQPx8id1c5H2
acS7aS+Z+i5B+tBKVcILwDHT5psYRqO0zcV3Fz7iKWjP2ar3RUUZrcoRVev/Z/EtZ11PHS+iV6yj
by0P0Z/3KZhQ8DP/B7E/ke2VuyHWbQUPFOiZCfa3EwYMDDuTWzlqvEuKLNLFhLwABqHjilxmb5mS
0h0zsf8FXdKViBcF3v91NZ1mY50uON5meZmEpih2xboXpQxuTUvX3YYsdyzLAy+d+7c0z1w3enCM
kxrWB/3UUYUhlPQGl0DG9CVcm8BWiPi8Q/UFexNkz+M+IDGahaY8NZi5LgGAxtccGGTBpK/fuvff
GqbuXvpcp4XByVaXEXbUoBcZf1sNpNJcpE1xwMuhvERUqYhst9BFrm88f458wsZGsvGmhyOVlXRq
u9nb67EqV5cce+Hp0diV0AbyFrsg4F0k/sth0ny09Lhgy4880XNaBfdGNrJmorv3oLIPGA0NEgtr
lDriaKbYOu2HiAm2bqPNpG1WTXKNKRljguzd/s/YdiOFJ9Yt35ZATeKmmM1RBP4r8pyqcNVr+Smk
DSwC3JuBZctfqHOKESww4qr9lILkBYEXkT8PVcPLARppZV8PzAm3ZEUlUe3oyPBVzeRZvwE2Nr6l
SWhITbLhdKC81CC3mJ3RedfMZL+39003jhD54RFqODGV/SG2uBbDs9ibQwvB1e4mPZ/rkLk2igd7
71YPWScRTrdYYUo/zR1ieCPyh3ZNnK1dlu/mn9fXuqBN+caWX7cihzbCbJNl2gqRF2Xqt8WTdX8+
+K09hjzVxKBnebDnDg8zQEjwwJqOOwZzxhZeA0DGNvOOU97v59QvVbXmZDtyo7rY5JOnHDApaqiI
nd8ZvV3yFVaeau6gnqivYAKCIJielz0VTG5CrJ6gHpc5SqFD+9R3uzMdrFCwhn+c7TFApy/dsa0Y
NEgxWYeCqMcjM0mhI3WKYlUlxcRBItaI1rAd/w6jpsb8As2Y0nUfauFpNRPB8XjJadVWpXhtK9+1
uvp3b19FHYMuqcHhLC2T9kdMY0/1SC+YLLmk4/iR1ncS8BTP1AWksPkKychCCwzHbSL2zCpjkj2Q
iqWsrf57OG5DCgMvjpkMooQDxJm9A7zV3PfwPIbxCdnwf0fwt0DMebago0Pj6ueJgMk3hFgzWYSw
nDwnvw3Ew99VlCt60Psrz4lGIByNdbo/ysgbqQzoBkasPZPGxN8gk06m1VbDGffKCIlPm5F7sNPw
LoYAIdptsjNBzTQnZ+yPU7/+qQAUrRtmzRTAtqY8yLZrGhcNfojvppLnEDjENffvIuYdiFt9GMSH
sotWEzhD5YP2XgpAlvHfRUdZ28iEL7F+yxdQC/yN/sWVLhJGCizFfOV+gz+eul9TPD/e1Wfnxiqm
fvp2TrSqdEOQrGr8RAkRTSfYpW5LWeLzRy+ErqRH2fNtcWH2Xlxu3a2Vb5D1OqXQxXJtWjDPNN/w
LNUFHoW8KsfPaJvdou8vc2eqRt7vmS+17BruzO5bWdJjigZukLEx/lyj6BAbAKVLnyFhHYeOJXoM
OC0sT+mS5hpRNSAtJRVjWDBOgEilGzalduZd2bicfWtPC6wPq/04zQozAT9VnX3Ho8mt1WapG3fj
Fb0fsEIXmORkCTdGnmPDzAa+cVaeE+YY5jggy8F+Wbt/0zt7h4tdZgyclTnRsfysX8rGqSF4dmAX
QXQo9dJvEDhXWTmK4xj87CVBBCACH/uT+jCUut9th/o2RMYHkVrDNunNL3Ha5GtCmUHZazYy661X
XWjFbxC26mPD7PjgYWJcAYipDcpLyEWSy2M9kMw86vpDevY+KmS/c5N81Xvhi9CkJJP38XWf4vea
EBN29F1w5Wo3v/YhMYp012n5P+iE8mldSdgs4jlTa+ayCenijr/+1kW1qxn5xtWOttL+ZGtnfQ+I
HaiOAucqs1+haa0PKHsCWijRwM+KWFdhFGKw7aOHbIU9vaf6SqkAmGaNGT+bd1oUILqaJIUbPhOD
tIfwaRMMM9yKqjJvT/XUVoby4qsqj90ppkNDj5YHrxoYn/nxaG0V96ofsIlFX7xKx9zxUGYcVd88
OeQSIt3QfIAyJCNykfkRqP+WIeHQ6zhCHYq7wSK6EZkvP0i6PFSAw1q00sX3eCsPAha+txg6HKKM
OuFmh8wCRbKPBlPBmmrJLCfy2WCtx1u10V6AWy4pPr5YgDtEiHfphDNvjsUxz/r5pMoOjIr+zBb+
SyHVV3Ur2lUYfc3rV6jGaS9ELm5x2R78EE4Es52e5V79OGRutCMdCkxfmn6PuAPvXnLGSkjV9Ixx
VauljeySHXZulVK7dLBlg64U90mLbel0tm5SyEdmgdqE9HoOQOH4mC+Kqzi1VHYwK7cxxdfts7l5
4M5G09/nDy9jQDnGsLBQiPjGvzKkEFKtfu5coRJYG+abSu0fHZ966+QFnJtYtuMPjVKoQ+EM9URb
7XjWA4vqPbTev3snyi+yaFQeUt0CyMc8bMa6tYzix6griGL+3p2fYGSk+ZY1Zd/WXUXF/JQNHXuU
HdpBWbDQbfGJgqJli5dvmPP44O18mg4E7j3JrhzAI97C11Nxuci2aGMpxkj+OMTch1YAot5JNYVP
F1gE3y9yFHCwiX0j8mRNjORWDUaeAsQiozSDhC2ljqyHh5JwoF5F44Tlpgzb5r+4G73XQC8mpUya
HtY+gLSJt3fgf7PLLyZWUA8d9d22Slep30vFo9obO0NVjQtgN8Yapa4DgujWufn7BVDDGPdhFdls
eB8G83dO0MhxTo547OYeHsPwfQ9qdtjJ33R8xVm7ny6aoxMrtXgLvYDsCjmocG+7v4ptsXxQHLMo
x3k6CetVAOD2xD4XWrfKk3sZJLn0Qxmzz0AiH9BnEew4An6DNouVzHyhrYTplatqLHCuGgzfn7oc
SJHcMeEfnaOjtAZhISDLkSdxVq+QkBAo/srh9I3Q/J3RxQX1J2IY+YVR5WlnFzyovTuBCvXtsoc1
usn49ZNH51935yvEGZlWZB4nPRCo3Gi942nFm13YwkB/1YD0iN2Xv+DNyKPX9yI5NQpZoNgTU/Op
pWXv+67S86bdrrrppqr3QAF7Of0DYGBZJdGQJJcctl+U7DvzNwu0uYG+ysyBdLV0oibbFgfQqCD8
SqEdmXMvDsdO2z66MctHeDLirN5Zm0cQDdq9sAG6ZZuT9yODOJ7dn3hsed0QPIeKhNea5r2xVG4u
hatI1aemT+MpzZxLVVQ5jJfxsXArrjRSVdwjM4vv7VsRwXYKANKG8lBBUln3riFf/JgeGxVo7qdo
6H56mp6UbS27ac06/HgHABtXOTG0fF1ZYkoMl8/dQQ+C/3cVoa/EKXVByoBiMCtkjvD7QDVYxyPX
BW+OUwGNR38lmDidIpH5w6UaCzjG9Md9JMOUQTGABQ194zsZ0QTEWzX6YKgKWg8aNz8cvtYH/l6Y
9VtSNfTmDvOqWFc3cY98C6hagQjBgrtV81onaxqaYCVb6SBF6RoWZ/k0eUhF+SqsUWeCqTu7wLhc
LFw/PKJyFsvagdSDEQJHzztz9Ds5Eh/yAKhGD1XcW47uzCQHsbVED2Bh9R7FxksDtLDk1OdWkAYK
anxRHX8puXQvvhuFEcOb9MajrV5rCrjP4UsIiVZi6ZIK2XNzZCeUv2NR6/SYjb9536aKzI8s42hg
I2GgWp01Z6hHV0jJj6Jsk5Z5x4IizA+BbFy1timPBkQh69UyfH+H2HfS0k18rcu4/igilbj2/mbI
+lhNhGvaZ1o6DD7PDfHOGI6IXl++N35hocoMiuS48f8qgiSm3CmNh/etUebh5WWqgcCu/e7qmBRD
RvWN7amiKy9FMR4eEv3QqHvfLibf0V+dNgzzGeYv6Vs4rLi5Jpu/idBesyTfE0le8pvnnAggqdCf
Ef6z/pB0/0KkVdyMgezC+u/ceUZEja2BO98+FYWkFwZrRASfNQ7FpaSEJtUJC4Qz/TfcPK2MWyI3
NOpscQxIOCHQrfr3wZ8ZKVSS/JiwGiJWx62osVY068Yg7JWcMdN5rAVXVbSgnHFAh6VhkHRyMvsE
fp4Lqg0ZuwM2JRn5PvQ1uzl0S04EstmnI7cZiQOVt9rYbhwkIIs1/fH3KDDZ+c+EFq7Keg3UoH1a
AOhXFiOnum4WUHqnm/r90qsVAQ+m8Yt1E+RYzcDIlgsmuAp1xkiFF+yKtyh8aAw0usxYzVWGo8Q6
hnW06uXdzoIfpaV6yzDNJGGOXaIlcUcpgdV10M4qrTLhwz+UOkTWQ6YZtmRwpy9ttg3WZjsNu94c
52y3nrlQK2g58UvDNqn59HwNnntO1IDusB+SwAPLRAUaCwkeu2/fhkXZX5i1x+2dyvkAsHjQfo+o
QnCNCNZIsT47bwD64qYnCMqU/LOKtYHDeSVhWb5t8CL3W2HvX8EECijJ4nlbsPqSZ351NQSSkMD3
N+VUSmNLuI+Aa5yx5eD4rqTM/z2z5RTeXN2X71dw2CoEUAuA40+O6QzGcCHpK1zyecEpQtfdgiVc
gKNQBrfoX86GnPhtBA/HXgtXI+fXN7BsswV2pwRvDP732bnkwBf6jgaVkl8DPBMprnLiTBBy0PX9
yPXUTwCtnOpjNrs+HCeObDeGpuJxz2wNXADOy1RrfVY1dhq6zd/yzIp+QYAY4FUERLd+Ia8Y4TuJ
98JQgJxsHpM9bSmq/GT7qXupR7KNenM78NiuR9HQlGVqMy/JwFnYxiHHEEycz6fOE+LehlP9fPDm
/vDc9a+GGBSpd/ygIlfU3YVWFnGtiDksuERvgqJfidGJl/afEMxviSHnWpFqXz3vNTvHiUD009c/
50l2AS72v6FNIVGqs4v6MgUcFRgkMbNQPxH8spgf+TDJrXrBnn3guroJHYsQiUcpoo1n8oHagU8O
fmLa+fbAfeqzwJc8RhDtktmyHmkQ5ebUeti96z0SW+rA010G7QoNnBvrBaD1oTg6NkjP8Ya7JKPI
QO8YnXjbFNMO2O/wgnMwjbcX0AayHZDYaTLnUmMuiCgfOWXQq8JNHRbKjsevmvXUhi5DNZvtmlGF
Z9DIIq+6JzF0Zw1qchIGg7jiH6g/FIRyVDmyXpvBOpBFN5hjxwMruJyillknPEEHI+fvk8ynXGXJ
qBRA1IaAKzvMwFC8W8lpB+cXQhHXe+5i6Bxoft86L+BDM8scpApk0org1M7PaO54KTbJ4oqdu0p+
+z9MTBdi5CP5kQxisU4MH+FnDa8t2M+rWm5NvtaBDHpBGMrpiuwAl5dc6MsS2aNCQMUsJ5XF2tlw
VXSRYaNKYHS11mmnDo56Mjz8HLnPYUghDtvEx2gL1kRklWjCqdnEoMXEW+GWqz6j6CoYLEC+eCdn
/LeV5/AcsJ+2cjqAjj97nE4Ltzpx2GuVNUeZY/BnjI10aw9cyv/KqvoAIlCuvj/k7NnJioai4WoC
AaITUQK9I1sb7fsIiE/7BKsxfoJhCCitDath0yp4IclNE9yiyhNk6lqfh0Ci167eNAoNS2EynD9t
25JX4W3o1pzjLKiDhfkMwdSq/W7PFOw8u6FnEnOLNIOkmdQt5D3PZJ6GRMXWYBF4JagKjcyDGjf6
cc/6eck0KvHxd4xMdvEqvqJD/JUI1/U+oXxzG/1dMK24JcwUlaf3cuBf4H5KhOhtyq6lxeAX5dck
mcxQjSQgyrbghHnTlG8RAt85P+8A817ePALvOfFT6rItaCxzucbVqdvrR+i73jJ3pTPGaPdsWbDl
9jNwDPW+/WW8XOSTFAFPQ4cXoozvlNHszs5X661bxHvBbg5Gv0FKg/Lrw9hBXDTF+ybn53xRsvlH
+XYZFmpwEP5eCz4hn+ah2tK60+A+5vVhR5x6p6Zf6qvDxd7HCSgfaeV7CuxTUl6h7jlZ26SEwEqn
mdqvCQ14RtSMdcFSUsYQbTTODZ+9uTNg2R9fPN7vAlijAL2l9YqbVpUP/H+RjR/m0W2pT5cYXGBh
cfxo9XG5HEqurQRL/4363jUfVkVEGoxbkResTXQGkBfqpLtzt0mpiKBZeTtjCEnoLda6qoRjEQIC
y6OTacIorrF2xDBeaSsuihgdt+S5MWtsVAWkLUTqY4U6r0+ytslu+B0nv2vlDxTp25rIxNmLMDmY
UI3LH9QWwl70F/X+qD12O5O2+fmJ8QMaNgl3MXORszVnnlfDzT3i6MrAHCBSXgCGsdM9Y7l5hgtk
vfPiUYzTmPhsFn5qXHG86/pOgQD4sRjAzcy1xjM6Yp95CzoWsOaT9u+afnJQqzZTb0LjKOTVdIp/
edCPhfV+P8grN14avyJBv5NZRPeftb8o4kYlufOQGxpv71/fmFs4SU60PDs7QZR7Zxztzi6xFDQR
YhOYRJcW3SbFIKf2xCTiOJjBEEFnjwXt80xPDKe2jnU+PTGZls4okS07ngxQigyim1hIi58Nmj97
RXD9Khyd+7gCs5RYjxN6TUyHAsrJ6r5d1qxGJDpFR1o42kuKbQMKKnc52mB7hZlmgktLVi2vOwxF
chTy87zn3xcXviQi56NCzlDlnUF4mjdKL43d1551264I7hZcC7gPz+uekyYW5oxeofbIP7oefLrr
/30Uwm+D9kNLCjQp1NUhR7/+auEtrijUXglek4J4BBd+AYtXQsEK9tvSBNgEPtvzUT+P5sTwy/QS
baGFL81jgXRxseiXIWvprO5TstzMRmBLaPtj5AOzHnJDzkUsoOuHvR5F+stJbfFy06LZCAAhtUYm
ISnV6XCLnwQR2VRKOnYT+Ir/ZZOt/TIUvD8z1lk+zXHBNbmEGEMppyFsvosXC+MicKJFoS1/3xHt
ErQMo5+FYVXG570XKVOx+x+p7PmaYupARnTJosX6BTU22d/0epg1Xn5HBoJVWbeBOETK6YNAzTdy
68pTI24adN4xSY1XzViqPXFtyR4aiwIXJykIaOUqIBzMUEKQI9z10owU7WwQmzeNCtFVWni7UNLe
4hfoVnsTPWEXSt78W0qcJlzGgcn+ZBWPFABW99JBIcxCH7NhmaQl1Q2jVhClu08wmOOIanFO2wkV
E+rgev2FkfDdTVzCSKdmPFdTNWfO6hMkav2QorNYEBarRPfD/5Lc2DQhVtSPAC7gFTTtXO+s5wZx
6OJP4RdXHmJwpgP1KVcuvx5/nykgbbVLSG9ECCVsWdLQxLgHWIKRDVAwmbbainP0Fun0R+3ARxuT
+69FgI7GnMGnpt8QTaeuCZFvD0cBuc+TQijyj7+aj/Ki1DyeM75s4oCNtWQvVKoqjYIDU69ZFpo/
p+2p+GKi5zCKIgNqdIqG/xOE1DzIrcogJPXS/89WDyUmsSGmsMFzxF0WBdvDP3dZZSHYJn2+GVFL
H0JZx0q6jZa16NMMgXzSrZpeozobvZgM1RAK2Ul3FBUyGnlP4mrpSoSjG5HVkXJCemDrqFki5bZM
lI5QrlOGSGkxghtzFTeoJCrkenP6FaGm2pCjrTkjtY1/WSwgkxEj0Di699JdJvQ3jjRept5eNxuc
y2+B6HUMSwx5JPdNHO1WenS9fEPO8CNjSNXAUrfapNZlj4XSdLCFFiuiwCTzI1QWUmE/wRv+Oi0W
IOx84LDxbKaQHBdAhWxi3uE+pb4H2UT5Emk189aVArSMfQZtgkBnbMBWy8945eQaMaz0QSWHz+WL
Im3vQtoLLJctpFNxQR4/TSI5ifr8dxQynxVLj6DDo7CadcMA+hyy2XviY7t9bVy73Tvw/YH186V3
Y2YZdqBgttbGhiETMonUxMG2Qq8PktmfH3LrnumSTeqPIUkMWGr9O/3vpkoxdR/LOjQ8FtFIyMzX
kI6aVwYeFrG15IhpFzrgXxuaoJNrU6zYxjIvTGCbGMl69GBk/xGX5eJ49t4bXjhKJ/ccy0GvxOIX
1DPlmuMymBWUqjUN8i15utB01ShYI0vDSacmHxQJ8KxHoVQpwxSdSu/3k+PK/ZfbzjAnHX1kpyEI
fPJdmicLvCPGKupvAqqbaHzWqRwC51ekwzaCMSGnpznsY7BZ9ys0JciBQBen8Afcaee3XOBQrX9G
5aCsuQ8YxZqxSJVJDg7Ot/OAk5QiRC9///uYCYwdULDpp8KWduPFD+eNdqI46GjkU/8Xzyokv3uc
jjeoSBqPEKFadkvQcqdB8nADbAirzduQbL3MwxvPUK9vSJ/LUiD/3nZ4gsHNgrs2Kt8I1uzeLNF1
l1l24BEX6QywpoTPzvDGvslYoH2StceWA9WiBHRCTIvytrpuSOhz5stv6Aijm/AzHT5CfjdSr547
NnQ9ykOEPZp6hh6QKBheEPcOaL5/nEd3bYKtfDpm8yjf6pYzVe+ZgUNag2Sby8F05tvrTjTP4++F
RuiORABl9kB07120uFt5f+TR0ZTRKTcJT6Bdpx6p8DSvuajcE2l5lfwrMjH99LEB0lPT628hwGYN
gl3bbxKwslsKWJVF1tjlW/rpzunmQA98n3uUZ/NduJdjbNvXWmyH4i/p8abH8PE4CcUt0KmlLzGp
ieKT0ji7jpeOmZhg+o6g5/lFbsHrwdju7lXmhOe90DQDB2rFyaYn1kKilf2nr3lNuLNU1gSK9sYT
3Xnh0dHYZhCX2IKuv8iieGIcRC5OYwR1eJrb3VWpqfTc2M0vHQPrQNz1CyiQYlv0l0woM76THMv/
/xrCYcIqJ4kojpg3WJsgvYy65a2Z9MWW3Y5bj6vEVIXqMhy9F8S10UmUQk9yoLxF0cdcD4mns5TB
ogXPdw3dFjuJz40zOqOmy0PtoTiTuxZ+hIH1GP8U3Fu1WMPoawOzghMSKT6mFrFN9WI+Qf5/4Lh7
3MvkWsej+V3CkSgKqY9AkDWOXfiAJjCJTYNPpFii7oPQgECq0olsxz/n5R+MwERpHM9ksPg0UcSp
LjpB6JgmHlw1oADhwT9eAnvWCmvi/8RDT6DNyOl6tGK9qEgjahhKRdkSNrg5k5H0ySMbbwHygitb
f/0z/3QD89aD3gv7Vh8lJq58J761vmjH+h5qjiEXPp5JBre5o7wNFnOhrR7GQD4QrjZ9BRHj0VxF
oOtXVeTH2A7fskaSou4He+8JEbCw75SyqkX9yokhSqosUPbdp8xWIOxkt1+5kXCSOkK/MMg+6Yh8
SAjvimQC1wim0NRQB0A1xSYkdDgEtFm3NyLLv0NDlsoHhgRYihRGYaotbRj73Zph9n30Zv+Lkqqo
FOu/o3P+SJ1Y8lXf8AVyiDgKmRaKEBIOkkwjU1cMud3s3Qo34DSc9N6L5rZ3rQ+VIGaZGSHgpjeX
LrP/+zRYN7xGuHhXIggucrLj9G50d8Jqd5P0SWQgB0wtYb7Zg8gemPOxbDqbdqtobvllfWY2oTT/
bqsABR6e6OGE+95JRnglJ+CH3DgM3rwrZgLOVM8r9bFBfbQZJxqznVTPy7kdcCfd9gln7rn2AabV
Nj3j5yoFjtXTkCASkXekkCA5ijwzbe8AuLBQ/p9gfJgIkuG207Ya2SjBLwbShQsRCdJBg0PrXuFu
p8nbAhjXszYhfiGRJWjOWr9TpNN+h/Hfg2HULSzsD/ZPAMa2lvArIgQpsIdao7/0A7rr/4Y9Nrjz
PoJ2eRh1e6PjUWiIecyu9dfjyEqx/SXWxwp8mq26VOz8eU7tEsjJfBmK3fgsPdn5u5Y+UbQd9uQ1
/mBwtPt3fiA8G3OkoxzqmjtkQH5PjcxAw4XucEWfEelMWi2aFnF2xhEyoVV7fTMiNh19pxklrwkw
5On1+dPVmp9CcRkklvIbMbiSQK1URfd9VLK5d9JVo14ZSRLytK8WEjb02WZd548/WXCOgkF9bFGv
jSVV2sVoOnn0+qiaC59ZVybN3O6jOZDS9BTfPqB6hjeOYptzp/8tekOtUddel9yEfiDXOPyXMoix
1djiJ//Lj37W5X9s+GXMkdKrsRaeuh3JQwpO5UsyukSDB7uG5layJJEFeE1ZzBGuDJsZZlop4e1M
DJaTLUqJTD48QkybnUQW8iRgOJy1tnJXrJIZ9xBHbGjvI10DnAKyRI7to11gZYQp/vhnAB2eS16K
AfiUbvpCZ4IAYbjOqNORkOlAkxDn4on3yaR+XOhNb6FLDPq3cEtQwhbQ4OPw7zhqaYJNutceqnb2
51QAMPO1Xv3eDnNGtPqvvYQQAfY+O1KGOo/kH/n5wiXPrWZbjqp/amqPYlzHPBbTtJtiYA/4Qjlq
WLH526N3geINP/qVOQ7lxY2kutOOqCj5ubmGOdbvoy+txQWxiStmmj/QQ8EqmFsomVxjSYRpGnes
GZUqBr/VrbuqkjBY32JPtaYQIgFCm6AYnPThFKa1dDDUuEPWB9Wed06u+zoqK2/Mu4ZObvKNxOhU
eZzk8+9poipsbqup0U2hBntonhgmROZfb92hAv5mV3E22fA1UbRjzWfGAZVt8OOtrPVtbTIIXRwY
Pplc8woILYD23J5pv2dbnt6Vb1maMvu3FsjC5FQCUO3Pjp3sRLxjuUQcCi6GXjv9OMCj1OAJIux2
UnAWU9rTnnV6tJ7IFvBFD29s+c8O8sl382FOH8e1YWQtNLQN1Jvj9s7pS3GlrVoefwaW2lwQDUYf
8+2Mzbgy7RURfW6Vh4n9pHzr2+XWMad8/fNqa8ErFGv0NIKbdB+CbB7YweEUlV42EFbtCYbNr+3o
b73KhL6Y2fbl4n548BHTupF2PUFy5tPUPjDjwbFnVV+M6XQNgKhqqQEfz5NNZz9U11zbVrAwJStz
Mk4PWR4w8hmL9s4X8ywY2N2BrIyQifanjBhu58g2N5KFkC46FLhYXhftqOsXXAaN8q6iBNA5p/FF
uHBgnzGlH+e+8FpdAwuj3Vmo3Kx3uuzLSTTYHv6bIaON+jw+7j78QscKdHlZY4ZgRd9EAeWL5sF1
SBS3JjfhnwbdDN8ifZ+cRPmgsYKGt3PIrtTYKYBvYSFQcHx4ARAI2NuqtAe+EMb8sTE7K5bdPKVY
137zEuJX/xN7gHjsQbAX//YjamXS1XT3zPLvSyPqjCvzVXkvZ6KCESEiSJ66exPew2CviM8dFPoo
XoIYsIybWPugV3WD/iAGJgLG6GolGL81Thr73XZzQ1u8CXXr1Ca2B4C5FHqf+Ha+/vMmmRAzFl08
viN2fiCNGVkJ5qeu+YhirKa6X63jj3JdcajKRPEuW+9Zr8WYlYeuwtjKSnwgK55V61h5BbNEzTnO
KmqN0MFzeQ/DHX9SCMCERr6OZunF1zoi7U+YFfctomU2lgxTHg1j9UqEIlha0bc63welkHvgQinf
jLuQYn0xNmGdxDmiGdXW+/XR6jdG0pGqQh7YxYThB6IWXPdmj3DezRxpftBp3CHFBENVS17n23m8
7DDfeJ2LuuDK/dZLrfa3RTgavhcuhAjgt6Zmo3CEaJI8pe/rreVvvQpZ9fwyNA+5DnDcgiRtJgij
0fQjzDNV0k7z0xgObAHA5xyadoXaXbV8w/HgvvcKJlQB6QRPzFxjTbcRHHsgsdA2eBHJ7/Ue/awr
daVZMWclRLMGgZ1Y1s60yM+BJhyKU+shZypGQ1DwfUGrGxvuJqrDFDk5MQrxu4BWbjM6M4KvK7Jj
Zk9yvPn+ZVblP14JgDRWdJ7O5Xk2AmhGEfwbwIq9ALNxbQuktwvqwarUbs73W7WNwWI+CuTD5eWw
mpEJHU8NfHoyUQONAKkllf0k/CRDoWua+3EXTlZtmYHwkIkmjwBJTlzK+3v7vx+iF4IXfQbEeOM/
HMB3Wfeqyvmpo6mLs7j0pcjmk0n/RQtq52X/aJj/pxc5Um4iDQdQ2Y6KKJckzR69YrbgdKiJThoz
V/ty00EZRvPNHAIwb3Q2Sar8ZjU8IhPD1we7uuKfLF0pSYsJ8qYJzQAirF+TWPwV8AvZR2+8WTPH
FiZ3vQVa9xGZcpTLKrY3UgaOCfYiiLz5xkjyjpvu09Xv9vRN4DsJlhNuOAHhHEXU9Wud6oXKMket
jqwLEvZQXArpI1xXlHt2d4EIDdkuq1jY59/hX4r9w648vpm7yaWtuhec48RRa20VWyiQk7EMDEqp
fRVLOkA070mvR9J8psLtZFotozC5kiJggTgJEjxQFyAagpGCp76x7t825EdpFUdrtX0gv9VoQGep
PH5Ch6f7/9jo2mB0R5X3Mk9xynID7lUCknRYT/H+MinLnzb8Eydb5b+0U8nOQj1tjhhbQ2WMx4SW
KJzwhfPCvhwiUh0gwOitLGONEaogQuJZ7eIxgRW7su+3Dn8IMxRPMQlv4eDpDqeiCo7nkfsB5kjP
+ZikHEPI1zM+DxyvpDT5B/TK21YInjLYN2DQuFbAfIbFLSoO37GZ+Lpjg/wiUX9ya3yDfUt9S2e2
IaTuF627hALfr0+LbAeKMaOFvCo66ksUn07N3P2Yv1j9GM448BjJ4rItcdmkAZfk50MGS9j3Embq
5qgKD4cr+aTb2EK6/0uAr0aHPqnPM2PNPoO9t7CrC0ZHYTSCoHt3tjAyYacmfiYhZ7xaozKG9Te9
T35i4/KkfMKnwVMbXpAFMOd/qFRI9jTIazIqO+B8ZOI/ht0VcBOY1Cc4O5aT2OvXaAnGWbOIJuJ6
E9fnSLH+TbjVRVVbly9HZ84JAAH1xGLy0zCLUqOlrhwhciTDy2t91fif3IxERzdVqzOrQ4uAKSc4
GHNuYzAkb+Eg94jocCw2TvNmAy3gSMhKNY5M1v/LHGH1pdnklSMZ1v6+MzmmzI+pViUOBH33MjMc
zL3YiZSDExenLesbQ8i+ZHFJfeYA96ZEBxHoTgT/8vqqj+HZuc+NO4RuRq2YUebFPrSYUoYVbbUF
cUPPuPhzmxvq2dG39kVRaM7GabwZowlttAObqYtT0iT3aotwjgRwaAzh5tEenINtdFY2Yz9LAsfZ
a9TQxBLUf4d/oMrYIsJhsXu8rIILP6JXpcvOrUMNzu2PC0jBgLr2bDrVtSonEiB7BSQMLyT3q2WR
Bh5mLtXrGvKFZRm4B/exe/2jF4EC2AZslruRSrjdmsknqKggRVd5qVRtxXug5BksY+7bEhfCHbvq
pK3tA8amKxYvxhuMAN9A/wcNshYTJz+2ptz9qYnJEP271TVQ/m5xxQlrpmanKVrAs1jfMSE5pu6j
KHODdOW3PX5mh4/oGmGqFPL/vrRShARYr95Lt7SwLj4A/aJc/VwrSNH86n40wSw2eUamJHjWZMEw
cDpR7KgSntMm/7XqUJP7SjFNC8RymFxxruCpuCHFfidE1P6rj2dySWFA4hmXVrPQXnb5y/QfOxoQ
MRxA9IwbKbv2LyqGf2UZjhJLng4kQazG6J+YLHyMtrmAi7AHIaRICKlD8n+75Tx2brkLcziLU+Jd
WjAQyd2uhu0+63EbcBGn3r/CBlXL/9uB47CRIHPVRm5HgSRIDFyL/ePCjgaVf3CzcGEA5CVOh8bw
5IQA27g36Q5B8m5Ic2j+MgOZzCZvq6JJYINDZYOiD3UGczBqDoubq9WoD1MSFAf0v64TZltRS8LN
UN6MHFJDUScAQmgaWjhI2S9+pj551qgbw1quoCgEmjShPJS5UC0awUNsDfMeLdwrazd/RFGZBFAe
GujHB3Dl2C0P7EuZJ5wvJde0nv4jR31AMqwb+EsGE1e+O18FUvW1iubRr8zDjUJg7qapz9Zbd3ve
4KUFVKjc29dKEtLrG08tjhE/GBjMq/x0WPAEblwlv6I1M2YaPazdSTHoXnE5KMuH59J/UtBluBqY
il3rHcOBZNn814HyqFxuUt2pfUrOpsaZFex50jLrAMrjrgorPhIUXsandCHOCQX2n+H2yVQhBvYO
KXNcpUXJLdYr/mcC4XHKlP5AfGjN8o9tDyoBaE3Ht/M9myatTFV1dB17B6D1fABapGqZOPTADtYh
T63XQcE0hTKFXffum/6TBfjh2780S4rNAoNFP7uW2pe/nastPZFlRtWgCnh0vnyKPe0dByyhRp5K
E5AWlNIGCSuWdNo8K707HTbInV5zh/6MZ3kg97/zTmxwf1jEv4xl45zjL+4cQfl4LWdh4qKL7qrt
VPYQJBhHL6i+ceqalLzA8PmpVGIvABSrPv12KMf624gLzFMEqiLiv3L7KL/FLnQr07hSqQZ81jN2
NyLl2EHeCU8FHuLCeoV1CIPBqn0bYuHHJYu7eg+TmAer2uUj7q9f1Zcbbx2LNoJRTQTtbRuDBZBT
8zuZcx71Ep6mslOPKFFKbTpoJwdRJVkxirlE6L1Gg9r9bJ2vxK4T729NCglhXz2llTZhFYpLztOs
NCgMB9WHmL+H5cfDg6w1drZzPpc06/yCtA7uEsbdLdba5wpTXO6ToX6kuigTG0kIqzi04er8K1aJ
L3G+vGftB6DRcbiwnOEehUcIuyTUETB0SbnaU/k3lqcoCd+qGIjp2kxuVvnt9/h9aN6kR6WRBiZn
AE2RA18YoTa+iy7kZxsTtpL4B5CAZqoR198NCuTVTyuzBfjNSYWBi64Zja36pciieWSblfluhsxQ
34piQ96+9SaNObwplfxT2fpQSRh80lKEL6/j/WolhBFEV9buDJGTfvFcLBOwb7a37Jpt/z6QPK/U
0FdpZLVvsibswdXZTioN6YvLBV43RSrWy86p14iNTr+PohpHQBrq/5sn6hOUADKELgeqHa2c1ZaS
+jALP42D+KlHkgn942Z3gIyM2EuV0N+Owq9JEkj+5NV197uDsGwaYE0k9XUpw7ajeyRROcBaKENc
q/Wn/MUPxQXOOrO8hEeq4aZm2sXj5yLY3DV+J/xz2hG/awBMIRMwILsDL5gK53Nvx+4eY3F9fakF
AHJHjFv41ziyYEAKtW3OpIyw+a9IcqnfdjUFKmM0gZXNW5YTddJ/06TPzKv2moyBf9k2xPr6JAdr
Zx+wK/HVSAHHvUySiIzfhaYqqLERc07P91dRcC12pWS/2LK5HsRN3LWB5Nwlm8D4CMO4mfxufsr/
/I1BSsD1ll98xDH6HaN4kaW4nPeQz+wBq9wV5N2TKy803ebbqmpwwhvncH4mGz0fnsLGDeOID2Rt
/1rxD/HRXNV5fNvN1RfCmAwGBFa55YjP8VblmEx1/0qRD8/wVOP8G7Ymy1GwsFVlyAwofbb4TJAr
sUzUIholsx7VGc1m032rIIr0weD7LkTL7l1FwuEcpvv/82ihxdhgvgSWm67uq+Tdb1FRgZ15JL36
qNn6+lm9XBW+U0oVATOJ694whoPawW3/GbZqPB4J+krBVoPLsoXVNGCYsMyxiAIhtDAQdNiVeL4D
WIJRn8WL2xDhg6NOHpSQjlaqCPEgfK9w24rfdE+R59faca1GNgyH1wMfHcZcWag8UeNBoecA3RhR
1ovV/GFUi3V3B9VE8Q1J7hA/KaWej83jfgiQZfdzbI+LguLuQjn5MdaNy7a0GEq8V0EAwVzkhG3v
IMRy6P4Ov3P8ws+gGH2Y49cKDn7/cYlw3PJUTzgoKuGmW8cKDGTzuM0ascDZfPrsbDJ1H04qOE6L
CbmqsEnoQvA6aYULkQsbqgQKmk4rO15sDTFlfilpD3cQOfjnq9nWCke8RcvtuJS5Zntw+Uxt9y0J
aWGE4o1ks5dKTGvVIyE2sUQ+6p1yUPreJ/1ZoQdPNvN3XrmOryrJYJ5wpzuDclSMqPMHBPo/FIgE
gPxGD9IlUKnuxKZnVjUc7BILVDPBJAlTdavV+LyGx8frFZRwPCmupUCCbtPmIF8yYAwtkuwKInX+
LALDDJWvJnhB6P/WAhIFLgV8jSt0ENt1U078qCFWgbA1wCYdFS/dGR6DFBlGfrsKAjK4k/rJuMUw
kj7I/USHTzYjVxP4ewsrICVXIYXNoCxZ9svgPuQjGN52cYWmavMKfZjVRakQbUH1kIcLtLRmusms
pHwdfscWGMlED+D8O8Q98fPR2RJnXd++zjHhV/VFIYV6+/xdIZdh2ukLsChLzLxAfoiIppuJ7X9W
Z2njmXjpgpaOu/1xxKvcuViwAFXsaWwVYJiHQYiO2kgu5FsR2gSJ/23TjOacftFKfCSWPRjT87w8
R9ldcQPMeC6GXE0lMG1eASvogbpKGwxzTs5rcXxEsfwqW1FJ6qigsThPWjnkTHjBIsNA2UgU0426
9OlcDzHH7bN6Mk0oV7IJy78jIt7VBxC7YwcwqDXFgjxh8TcX/eH/2jkgk0tzvb4Z8BEjPwzejsSz
j7I1q3NSEjY5e3wo1HyYNrVe19p2Pms8xKH9AidbSN5vbub1kNbdKGs3KWxwJjOJrVMRysBgX9jZ
GiIrkkjBEFrkhtKIptij/8YnkHmO8NNEOz8LKMmw/Za68iT4b2jThhBRpx1nuLbT9HeG2c2dQRXS
8TuSj5yeRSzoh8qcHSGElci5C7Smn3CkfQ1ZUlE7cqXsAc7kBlwLMi6/eC2s8/h1oNKOK5ps9AbF
PpLy0eAH96CLWblWnCrKN8qYXMIxxes2bKK9rJH1fC5pPLZgjo1syNi0WppjYLDnKCR6MlhwBJc+
kpPDj6f1YDnnn1tJJs3KZDnPKwN/H8KdZfvJ1k76H3BIsdMhO2cEo6GUaDn0gEClt8Vv93CKX8kN
nPF9bNXuK0ME5kfjPqM4AhP+wzJll0JUHL9JeY2Aex6RHiPIBMtDlpfrVDkJBfIRbjU52/YRgFLg
VM084MICb3xocdI5HfV5qLC9EaMI6hXNZZNyS7Tz/1YqCNANDjKGcZB5uFSNgnkbSj8Yiulyqdv4
EHkOYNR50V5G7PWfXUJwIlLKsJJXaxB3VdiWzeWaWl1zN0Qsx/wbNfG7DnTJ1B9DOzBKAd1mNdWp
I7Fk+AXxY4G3Mveb5BHrcJAMDZOa6ZlZx+9mcpQzjrQ9KdsF0MwnR0SDPBkLnHVb0qyQz0C9NYsz
Xi6NUo/sbCp7luDTPOCX4EL4ydJKcsBlIAGoNez+v1P1BAkY+IUiR17GR9A2koNmaLCiHhuHJPXA
hxYto/pJufes2uvja1NCAqXJpWegcHo6jFsZtHQULB+92buySQaoA3AF7m/2kPKyfIz4bxisUSL/
3JHAykVCALrzjfZNb6pKP2t+CaA9IT/x3yJCOAwECmjXqf3xxT5D7PPL+pFI+RAx1u/iwdnx8M7q
Dp0PILFDfHf5b165NVRiTu7siILQDIH258k6KrbHPjEgDlocFhexbUmUw9DVU4XPmmzirBW99La6
BFxXPiFmV+ZJiEbcav/fBLB3G8zW5fOtvDQtvTY2upwX5DwDr1K3WQhNaW5BKzHpLyoZXhto0lKb
xA8qCpl5Z2jk4788aMsxf4a3TqpT7ptJa6u4Bd5cx7RHUUC47WRCylPRAY51tyaWPzAUt4UyySGE
YRqQglyPlJU88c8=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
EDJqilXGzwuHvjjbhFI7Hq+V0S1mQq4X9qbk4xyahs8U3SVEghmolWZ1YtMOC8FVOiAkuRXQTOQs
VBjHNRZSqg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YGbDQ7jG2zmNtHrUFaTLeZgbJr8zN1Oa4fLDhjKJxni0A5/wVFrW867KK+1OIoaeqd96W5AKEcua
8dKrUrnt6DTVvLaoJtn+dWgvlqeCmTg/s+Zj6/FrL+8axTcV1VkaS29S8OU2xxkqSRCpMroHG8PP
5JHsBIz6NFoPXS4Xj9I=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
BpOJfkPcivI2IEscJCH2DC7Un0gjQyCdfVNNSh5UdQfxA71wTm3YnzIpZAGlJDcWRSsvZdbXr/AZ
+PU/qiEoQ3r+JOZRnTJ95rV8hApqiHjckW5kf/wZY/JQH2O0n1/o3/lDcopUD3kZ8zXwxFJROmbV
IuCrmDJ/thsM4k8yNMxCkrLc03VRvbix1qwNoVmPNW2ypkbpAP2MjFc9Cp8xyi6m+k/AD38iGAmA
wZYuJn9Mm38cOkAxqAA1CGtbjfS2jRTIszINjeu2r4KQUAuvPT7T/ofkpBJ7GMPVREVLuuPhxwza
6qjssMNAEatByXvgrqeiQsLtEXqrSO6xbD2c1g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
y2H86vw/FKVEusx9BMIVknnmEDeGZ+GiBah2imiQGrTnH0sT4IZXECW7TQTDjvRkb3KzLDZN5HF/
zRgpJ98B5scmDDELfh3BeYtCcIIw4XwFfxMA6hUcr1JlQSHyXRvPa/LxNb8pa0XiX4ZzlI+FcmC8
7XofafbYUpmx0fpQaIQ=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UmQd3JhVAe61t4QxHUCqexyNkZh0f+QIFmdq88PiUyFWnYNuGoXy9ElQAGek0WmOLIwsUnq2Lsy/
T2q6qX9izsGsSvjaVk4GwuMYzdVL1QUpltNT7ueiyVrvPy4rkqavGR3rsJMDfnTF6O9YDB54aFL5
N79+b8exrIZ5AaSQuoRkiF26Xa8JrqIU0bSrxdKbvAXwBwxs+qgBHehtTc+clz4ssqZuiqnewedv
0C79ORMxlMTVGIio7HsKObidIip5FOHtXdB2pM7xLi3y4CFMHacLGMHa0Jr59cBoUBI5BQque2sb
9TZH9zs2OssNg4p5XD6iHpuhxuEJdGnbt4pOzQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 53648)
`protect data_block
XdZWa1cDwvy6Xd5SH1M5RHZC+ze6Z5kR0j8OPxRy8UE2+Jaz7VbJJBZP6S/OY0MgerLCfHisjx+n
9HC5oWSalDTHdl7wWEVUwPq8rsoZD0CLPHtodASQ2xdkxiKfuOT2nAJqGe6Zy3ef8OZJUvD5N7CI
HAUts/rrerwoohH20/0qw/0Hh87Qio1yt6J9KiuDsHa1oyTtaRFHOxRBoVaPHzpT17xEDDjEAGzE
/Fg1GCNZDPWI/VwhmG0TdG+BQl8weiuapzOjQ4bPoYjRMNrnhfu88GRYgKKfnzbwXmBqqxlmfEkX
Zh0B5nihdxU1GALV/VAhaD+RH4oNRtVISPAi0Ian6q+dC8RavOnO0Kmf3FPrz7knnC1AIUeIXchj
bhsSLEVPNq8eNfcQfaohbWEV6UyDw5iREor5Z9jKACMAPgpZJsdCbaMcDLOeEUu86ckeM66XL6qe
EgCVJyrYcRQPgS9CQRh+wi9s1WUNdwFnQehMdsb4SIHttLu6EwKxs61q5LK0o6TVc2qH+C7uUscw
HquafRR0dYvCL83BheMHHEhPXkZAxC1NwxtwzbZ66cGz2oE/fErOLVy0bC1Sb3BhnhHCyYdGdYqr
NBgKgj6m0zFLVIB5jfqPteeXJTpaX/eye7AEl7Rbg/rFvtvsB93d2wM9I3VDTABNi/tdZrRyofAL
WTmOk7dUDz0QRHRuxeqsIHNgFIbNnforKdmosMXdxB2pTmxrHyiR6MkfksJC2mE2dyrlUjQjZ9CD
3HLCdiF6n55/aGmt8nkIpNbciQ1XcBCpLcqa6wpaXpFwvzCrv7fP0fJfvdE8bN3yRtaamefjkOrQ
AwJrNoknXkNAWm8m2xG9h4F0x65DgR9vQzg+xAmqRRsD+0Wzo74QbT+EN5FBXq6rmuE0z4UWKdqV
PA4oUk3279RqRfimwkmua8fLVJQs70JYMBvz4VExCC+rSxcx9kVQZ4XwJwgmPX+t7ND0YUtGpE6l
xhtdG5lVhlxsvusrRu2eoI5QmsIqMIEDi10V8DNKkyVc3eMWL34cqHM0jUXo6N1PyhGQWRQ6WOnq
X2pd43k3iWZKkHno6T8B+TfT/qX4fylME419yCet/pWaKmkdhCdbWRxXJGLRM1lXadLLFk+9UPZu
okjBwpsK9to8OIfXjlFEL6F9vPnGgQjOQqrEubJ4pJhS1MBGAoL23qorW9k3GPDkbqGbenUlJmFM
pprqKao2DCjie34+lYX0jJTnZCrdDVW6m5MKOwCh/LP3fMkcYPYW4aziywl948fG7zs39NHwpZdN
4cWtHU6B7aN4qxmBa1taNCaF2V6dnG/8Q3hvjLEoDE2j9YE7KuPbO8lfqrlaPwlcjVXMD0DYJVCE
ZXFAQSg42mD+YLZflRhsFJeyqpqX96/YdEyEGumCQ1AqOXSejtpXngq9WzL3uUr7eQqO2U0gCWtM
Y7c206DhEOzrEmPOxvJR3jbGZpMFN/2G4zOixAPlX436aU23iGtuUyPzeLJezJLvf6Fq907kf0Tw
v+Fkjiuc3CQ7Ty6F4e9JDVM6kzaIexhH5nEff1dx9d1u+qDN8VuJQqZQ6HCMyHli6RKXisjS7PwT
D26UQHACXwsvgiOiaOcFvKa2AUjNcc9O7UmU0X7ANSqMQT5cXTZp+UB5puunN/7nOMYy0+Xc9Xc3
8ZdesJHexGJ+RidljKUX8i7Qcyws5Ac6WwYM0o/DVBQI2aIkJsd3pucjnGC++nttmiarP3BTIVZG
hINBmuBnOmslfrGMUTdQuT7tq0fhHGNC9dzjrPvbSi4+IBwCUzrGFP6M8KLyOcl4yQAfmhQchvnm
KkDi1+mKSUREpy44aCC4MoFumRPWxWdrR3cRUZ42RO2xsOoN8dIr3qNhAH71XObu+mkRlzo22pVp
o7UmMkQHHWD6Yaf8JRcHEF+YKatsFKECUkQvS0Iva9TBGAQ/zLTO4aN8/c7ljuS+3J8kIEeLJ29U
rR9dOu134dBTr4n+X3TpYClkH5W/CkZWTjvcbH515GrUax4zmFRmwCkY7q/g6tDp1FPJWbNWmp0H
WbcGrMJ67wvhXlplJRQuRefZB6lz+j4wuYn9w+4ZrnyPf696yL0cLNLPPPO85yGDNhN/ZSyIbsf6
PR/K6is9SL9t9jadQ3+DV+IruXSNltZLhogRtWJ5foZSZ0v8IDBMvfBPYAYu06WNZdJRxbQ98vz8
pj59UkZyfQKzuVo0/1p1onjKWKAtbFQfTQVt3IDmeU4tHf38BZd53RSXmwcmvd5YTNeSdRPi5Qxu
4rq3tt8Aw1A/rsjfmthBRlg1AQuni8bBNID2X8MC8n4yZmLefSMCn2yprHlYpeAPbaFbQ7OCSt/1
nHW8T30lPMcsU/rfy03tjKiQ5PYnMMdUuEuoVMmgxIWb6RpjU6AQdGG4YZoRJBcKPmAhd30v/zan
GLYOtFl83bRyxpQn+4SlfgigdI7P6JwuRnLvnTDV9R0JFrJdZmzgiFvHhi1tZ/GbqNOxFYPwIuk6
P+NhDIvIq4OaY2DqlF5f3QiEvRIZxMs4xoplzuLWYsS9uRdWGzll7Ak5S6nVIZVG3TRk6Cm9Kzzl
oEYFn0DgqTkuy4Dge7NgDXRVWGQoUahyBytQfL5NWpODK/lD1LyR+9bAE+fgOVCfBfypeJYoMk+1
teTwREq0N4o2AE92YtmX6lPPc4l5GKWyPGedIn7MUija1Y47iNysowahpMqUjropaszow1I646aI
HlArTs5gN/Rkw30B76bpDOfl4kIzImc9UQUaIdQzNKM6Kg4l6JJ5rmlu2z50X4lJoe45fizDxq/M
B349y5LGcsT8BfK+S/nDe5PZ2fqwi5NDdAFZSEyDmwpxroAz8Z9CH54ppElwfqvdX9m6MTgcx0Rf
sI7CYJ06KdIvjKu8rrW9x8OE/5L7KY8+ApBn+zTgo/AaSN6UA4qb5vNXmjWU7wrpSmAmZS5nOuP/
YrLu9yezAolubBiejdgZBARvdNyWETh93kZNj+VELoSZDRsw/D3W123BavfyGcVTYuIssv9FWsfh
qhpjbgAyak7fjOlo7PHypoP/3/WRlsuBh9Xbvo1OABgrsHZ8YHrGCQhV8dL4yLhS1xxoMNk7tYIt
0yPk86CAoS/7ytbi9zG6NK7ZS+OPzgNipZlgjbXlLR8JDyrofzfRRjQnDRU8a0YxBJqBzomxA3vg
M4icUPHmFjRzu8Es3XFs88QfQGOr2hhrDCuLuxYjFTdIjzjXJBgUZPKLMITQJGFxwrt1pCfqZxc/
qv8tihKIda2b1EFit2oCweqe/oAVSsQ2KQeaRxarmrglCjyIn9gPl/X86BR8ltOtFgKYf/a1frqF
NKBOTjOWKHMqy3B2YEZVg6qlJW6ID0m+mZ31tu1C6xtbFPdhERrjj4Kwfmhp/dNv7ZDOxaI2cC3N
3VTWNicQuvjb/VB0oeQc9ZuO5AqlEFpqrXuioLu99LY0nMAqDdX+AC0X3BzFuyVSnLlNIvjc8+IM
ZgdlLLv4DHibpbh1f8ziZ2sWPBXiyR7BEYTH4acjL17WKjdHfq2EnUalSoCFz/R8fT6EPEDSdyxm
nfcjcn2RzbJQYaJB+tL+EBh/3qcBf+hR+k/1P7kzFkFPCXMxzadfG0cE78ZwKeWiTTIETfale2k7
+DqfMNBWbUpxEE8J6CUz8MlzKurDMx2hMr1Roqp6NOAQ63qzMjG82uvZ9N04ywDwFI7RbUC9Wn0V
JAJk+gp4AFYRanNMcZ+LYNb1d6f3mJ+2VxQ5M4N3G55UuVWYExINeDyUjnlxat8UGe2jRMJWzHI4
ftK0f0H1sM9Hj6VooPiyjXaajAhl3FaGbT1fDkFK+1MMLWF2/XGA4urTKnE5qwJVUB3iT3Ay81+S
+ki66O/ILufVDw3g5DA61K4aKJJ3VeGBdmWVenF/HUAccSDjaIyKHaQ0SLPEWvJplLFzLrRjT4Sw
YeNAVXxojXBsl/VeIC5A2tOzhDDdV0Tbftw7yDFoj1WEVwtw/HX4ICwFr0CmYp7f5xQLLZCulhl+
KP4omPQYu4DhL5cOXxk85NUfYZ4xCyoCS95E+CuJDeZiz9QA/1NkP982UQi9uPAAuCuHNdGs50V5
TGi7TqE+/2jdbX2LpSfoUKkj8nzGW0QT89ivMERNJV7pisgQs2lCPPVz65zuTyxtzaM04TQ2dEAl
Ob1c/1sB9ZffiUi+fmLB4PzRAFmAlGOG+nxfnXUkL41moao4EBj5XiILRl2EztddVxKOZ5aDI1sE
vt/XhSfvMNvSNSRb3/ccPCeCD2JAR8hzsv3VbtxGYalc1j/8rs2AhY/c+vcwDh/Tp4pvHNqNaqlf
aKK+vPP5ZutpSw7RHByzvSqTQhbNqoQAnW//PlqASfWb2LPxhNKEQOEeVwITFaAo7qkMM8/cUdLB
VfgM8Mgj5vAb97GSOu668Pwy9Fpq2cFvtLy2l2aagEcJ70deUNtcXbfXy69nfGXoLOlpOcyGH1TT
Ttb/lwUTJ1b0daDtUJ5/AsbtGvve5lMR2muYbNFQqnQlNY2IXWwXxFcm4VZWB2+dF8JlUKJp9VZo
kVKF8E5mzb9ouRn4CzNzQcqi6V1k4HfedbqPnabVaTA41b08vqQR7pY49DOlaA2UJlg17p6dLff4
OTZ0seB0+/dkUGDmMtpDtwc8A8/lPOoWkkR69emhl7dUc7am76Iym6+30uu2Lvgjp2R/jKfYYAs3
QNTXVL0t+hi5Sf104p3rwL+Yxnvyc4dJh1/Bwt4Ndi6XtZrcWwiWkz3bXDYUvbiDf6aXlcTy33GB
DhtK7Mx4rVP4N35gcglkkLTW2qUleC5g3nqxtIIek2ViWsiuKmHx2BXYrM48zFEqAKO+4XQ/5RKq
rOZGt6OwwcsT1BPnwB4DXxqCBVs6a8iVgwpDiFADUQrRLRuBWMrTjdZh3rHKghgWH0IqPY3hWaXX
G2vDSYDb207v8Ut/quUyihCNBReMhXFTe4ynUjKbkr7bu6dxFYSTwKX2jY0EkbH3uOAXuH3PjcJu
f0D/sRTpFmJdeyfgSihlgh9dLUiaRnlC/d0ym4O6bwKl+Aqe7LRD0oHCYZIChEVajouuLB4i0xek
2g+TQFzBoAZ6zswNe7o4LunHrMFrNuaVidVTSLuZ9+upbTczK9ZOSrrKoCTYFKaA8UvacPatTHCC
bw2/imPDLsANxgh50FuMldljCGQvQemGnxp/UJr0DdNNAkwrcuirQETIHfSv1guXHJW8BGJboVGB
+iniz+lirS3nPjeirgPvej8cFiLqv7Lk57y8pTv+HDRlPpJ8+dyhaQDJhm6ZTLlDoxW0G88uyq31
1p7SpLJtf9BJ+s4vgiN5BYX5BNkt8gxS/F47CX/o2313lXGBELHtep/UmwQnVJVSINMMpcPwsSJC
S6+jqB5O+a0ewObLcIRy+ZG0YzG9F35FV6C/S/ljFkhpsGKapzuKr1kOI6cqnFlBQziNnk4zLpaP
bxJwtt90DeG0EotykjU6wQj4ijeyS25FbIPmWa5eID3G9GHDft0FoP0/7uG6/85pVwTz6ccpXpes
L2Weia7VJ7+bthBAxtAOZzybPQb8RW71rKCJNVXn3W4nzElqEl3oc4bbl/lNVLYdCyiSME1ziTbW
XGfQqkgdT/2puYQLa/9H7UjkTYYazI/1Ia8dhYDY+2l57h5vydZ7FwaYtnTEvWV6GU8GOlE07fsF
aLlaYQ9vMR6XoX+/ps8SBlNJ9jA5psJJ5/bFcXaq5tcKr1Fixg0IwNmkIIfo9h0tsmgnDyb/KBMc
1V7UYmoC8mdJ21RCgubK1cL/a3B+5cKXuCM2e9w3ZnHP/IjmLC09tjU1F5snEBCCTzdTHW8CP2U7
EiDXyAHC5TadPm2iTOWzhi8ZmBo0MKEjCehZfj11MKocj7CqMQU2kt6Pinp3j7l06U1P1/unyHwg
g0KHghuHuOE4ZuTNalaIWA0yyE/f9PzpM5wp86MZnShUPc5+0ZHu+IrUIQhd6GXC7tRNYG96CA2P
btbxHUv1SbttGjBtVBKkhBwo5dRSeEQsA5B7JY0FRGOd2+7CuPhHoRFpK8468MKi2q66Mqs9Y7zR
f7nr9OJWOMuEcgEuF+mL5pm6ZSF1mcBKEvqH8oDqGhoAEMQoP1FEMDw8cWkGwt8/EUiByK94lmHD
QTXjR0aerbj9XqG5Egnz95qGaWujY+/H8JyxxCmMC4qI5vXSb0BQvsUeWZcCTCoYKGqcW/G2rh9y
LtIGU7QcAH4fKozXme6ZAnHbPEIxoGqkTMia8BNvtF65nrNlxw7LJ9XwGH/EjttMO3IyyuGZSIPo
XltxSCjKOmOsvxu/lryq1LZu3E8v7YrLyQGx3Qo/PrVt4njO03BPG5au/H/0ywBkRJJ0BMW1Bv2q
pF5D60r6T0hhVjm8fZ97sigkDdlk19TSCMoSKZxeHEqOM0MHwm5Z8+feg+4saTQUuAeh9UOctcZc
sphNW8Kxf8MNUneQHcfrB53bElV1FIbHIf9qq1UAtyXnJo8zy6mipQMctjYo3gq6KxG6lv9hHas2
DXTjmMd6egO/qZb81X58gL1d3UM+gwUZdgFdL2t165ZfrjVfVNL6nq8Y0T0sdr9u8wFTsTUWgU7a
Qjv0vyiro6hWv2So0ivFEh6VfTnrQmbBPVCsqUP67VcSN1nnt1LlhhbFrdxmiLaCSyyMhs1fzIqJ
zjxRBOqiC2V5YoOMFn35Ti0zq1sRlisYDrFuVwUxZJ8YEEKu/tNg4ZpTzE85zCQRzLrPCEg2qtYg
x9pgzxEeQptGLraCvIX5CELYqMjsQfPhuiDkiDKK4VTvPW1iInhhxdCO8kuwiiJPywm/8WgFvk2k
z6ev7zYlD6UAO6zN+NUoKNqT3zJWft76C6nOIZQwuZxkAQw6MhN8olTc/2xP4IOHmGM/UTlaHr37
CoNVqQsOJ+GQp5GbWJqU1693lLRnahTD3Jk2ZuUNko47wPaOcVM/JhCczVtaasi04aaJkezjnX3T
ma5C2segdhp+O+UL+jsRzYXk2LMvrkk/E7mzv0zzOVbEFePmEaBoZK+oe8ujYgtZ+R8usOMa/++d
YTU5drf1hUrbZ7qXz1vonC2ELBP5e1L4VOKiQKoUyhdFxDCHb//9ZSXWUSkCokSbRh5tWhE3bXMj
IibaiTBmtjAvW+KWw3QB8y04d6TBMiX14Np+I+NTvirYjCGNwEAj6BcIqOJxftoDsxO8+wCVBTwn
C+EiwQo/It14nz3Y+JU1iKUevLgU/kPXUNZoli5PNC9ko/YmNM9bPiDJhI6ZXN6JvuegyIWrbQWc
UQ+DGNvzgDgyuDyI1qu/s+FypSPZM1RSR5V1LKySmcqPedt4aZXQMEml4WKWPe5qbWDLa3vPH8mE
kssWiUxciVysxgaDDY/xylH/tXk0/gEfwxNnfn2LS0OJehcWcurEARPpdba/p8Q0iNpVQoBcbAnj
n9DW3TOMNMBqH6ET0Cder3qdYYqMeiFRVdJAdCmrSxjrdV61yHZ5uClrULaXdzmoKrL1Qr3EMWFp
A97eTM+sw1Av5vTIar52vn8pYeKKxehwxjDiVV1uJXbc6xZ1DgRKmDWVJD/ToTyBPKpZ93O6Njo5
MMulbPDm4Naavl0alou+ps7w2NFENe7xzT93aEMtC1kxyFdP9IHHgI6IS3i/ZBWXk0CtralEixVY
F8Adjg2Wz3+WVGiJ0FkwavsOO8y35lN30SmbS9w2wy1wxP9yuzJkz+q9b7b9kZmwVwa8T4oFQw7C
Dm7JptLTExYVS43uMGP5M84W6BfvMbBZU760LrWBEl7rMZRcU5+o8txQTWIItwqHSW1CuVTYDiPV
8X8+0tu8O+DozrMI0+0CRIMFtUBJRjoIMtRik0EUjbF2zxQKszdP9PetExM3D59jKyaHFLlMHE1+
RZv369uGmH/OVufF8OA1vR7qF/xeXNxHbTmJFAwGTI/Qsl0SeNlYvJqu7/KibdBTRwziM2WNRahc
ErU8OevF0ErHkyFd2gv3abAwKeKTl8Vckr+D3o2zbIwtnuv8Y2sY+73Czc4e5yTDzahyKZL+WeOA
s3FEMUYYBwt/GgfTidP7c82msxL1P+xTmAJt8HRh7VQNkbv0bEPR95RVMQ8coDWsHziUd7KfE/07
zzgfifU6M2x4dNrGybfHGAabkQbqej5DJ3QGs0LKov39FPRj19OfrZY0rkMYQsF/wlMM3HBYodah
kyKRhAwj6X9SjJkg4xVeaCKUDfjKU/vIRswCywolOuyzGHjX1MXkrkIV88jI2CcMHR/fzqxcNdkN
/cHrA2CuL+hikkHeTjMJdOhlWHIC+1t0MKm6TVePXjaEbgOOavB0Q7P3mU5G0cGnVvY4y5Lo//2G
Vd81KmmnuokofiupUbhm6awjZmPByWBx69F+vpGGlyAbQcYalCoNfBw+o5yZAbqPMqBuODNtjHIv
RKnrvWDm1OWDogGBvuV8MMHcHqwf4QXkxyk6LvZBsSaR+F4nlWcxVKI6kLHTXuf21bOYgJZoAbLa
xiiQw4ydI62+vmpBOgmjMKoahvFiqXF8WAF/iYfOOD3Fs4mHsL5CFQPbPQtKGcbRE+Cq4Y4Z1mcH
nYss79WmEG1EaEtieq+ZSX3mYqVBWDXgXEkKMZ9wKspDQ9q8WrCywpatVQXB2j6H1Sz5glxz+OZm
ZeFatnddrkDmozKRAIinEPkGctHEl3mNFSLFLPXU63Y74vc5vNfpDX4LptFJW/tuwNnrlVR6Sfxc
98+2tSlCTLmnORenFcYugobZEAj53PleGELocFyM8MSGKzbnSQ6aKNsGOrsxgmYRHKrnTRW19v9p
jjlu75aZYtl7sudCQhq1oTegc6mEF/WXsQJOjbLW+IwGAe98oF3mE2CNRMyvXgpwxcQ7XFj7ZopJ
4U12PgwQwJc36YnPEFQbcXNAmrP4c2e9lktiBIUmZJgqnKWEoJi4m5/SJa1T0vfKSWktu4q80JqV
jT+R3ulbAGDqH8wqtlnUSKQ1qIePvX4elMvvA8flQ8+W6hlF+6AG1K/iIZgtO/AJCQMILk2MEoEP
Uld3xclChjMYui2xaOQ06lluVgj5Q/0yU+AzlK576Ip8ceP1tJ7C+UzrpI9uiMfMJQJTyXSISlvR
cAiBz+Q08DZghFVmr5De2kxBqsHK9j8+iR08518iMGmk5QmToiDUbUyg02Z4mCPJcfMUza/GuTVM
TMVnt3vvdFZRtAwanUCUQf5Piw6PJWDUIwCPvO8KmhyJHQweHYV6GnDXELajmS+laCtJ+B1CR+S1
Siww2RhAS3+3GetKWqMRBC4r0Zk+ZQtyhFcdv50e5h6elKGktAc/tFeIVdqEi78ZxkOUyOpAT9iB
ILlgHNGwCR8dO3CO/eMFLSL6anEDq8ZgKE2BUfXx1DpPQhftvxV66vQNFWMDlIcPfmD07RBpyrvR
4sUd/Xh8XUnALD+mp5IFfr8Y2jXOW7YepqI7mXFFgKTriGmYB6iZ168cbIkWFyk0dqT1ZhsogjWQ
jzeSmlag2RmF3kPersIpLFmH8HiI2aAucoOnOLk0xDYT8LoNTH327ac1OOHe8H8bcLHTq0iU9/T8
loAW0KtXRU4X9c+j39Tjd5ny1OdHqJ2Z2YuhlFRgnktT2iQ68buJN65SappMGZBnsFQvtOBOJp2n
TiRiJrUH8iXyFQEBr1tNACmtDPM8TiuXOtCusvBDNzsv6i6mc/9nZDpBr58ed7Bjmyry9shUO6aD
yhQGuLusUfdTEQirqSDOG7UsdKt/Wjt2vDI1n223s/JfCswKtQBOVyW9k7Egsp+vrk4UsuWBEKQI
vg3UK6wnaKNuw8q2HpxDi6BlGjiCJULKnhWjwuS8eY0aARET43NGzkuOKpCVy4nmO7DleqL2mxoT
WwfWrDWo3Jac1rN32v1TJKWvSaQnxZBWxdPZsh8R6ZeMR2m3XS3FF7VuS+HLfJgfGrWghtT80Zaq
QXkyPHDCfD1luW8nJ8LSdvEo1eceqsl8huy8QRwfUhXc9ApnPwercl56gIoUNFrqEHCkrLidWAjq
l9pnxUkzwA1iLNm9Qj5L2c0B5ibuZD/jzIdzpxD8fGnSjIQ+jox1a1Ys3EeIKoeeIdKQeT8VGl6C
l9INrl0hijomRRaTF99AU3SoY7kOiKaVGdYw6fwp5Xz5c8itE1t7+eAy8Zuso/LMlOTcPqS3XlMx
LmOiMaG3P41sTZxWpBpnQu8JGLwE2THYaqAJctn9mLiSAawabE3wa6htHA4H2La3NKbqcoUlQRcQ
XmONnfDurKKdfJ49zjL4HzBjDcSOgGG990KunQH+QJ2keiuqeNU+oY9WrUdm5pyTLX8+0NBlG2IU
smx915E4LymUzkw9GH+XYoiZJ3U50JHXVUU1ReG/ljreNw52BeQB0lGYUPQ82E/gRf0F5adTLmtd
gqEcBn5N/bbirBDtvIp5aJGjznB42RAiS8HZZb2A7yLxWtgaIttCFbKvQdTjlb+UJHBgaDzfg4q7
oeam5zJhdUtJD9XkuEGOobcqm5lkHWX2CU0PI7RK0UJyypn/GrEvfVNhP8y+7A1vOT4W63x34bsj
x/PRj39cizyu7jcXkPRZkWFJbZEU9tE/WjqACWonSafiAJo5PwVRe6PK5vsO3jks249wDEpiB5GJ
TK3BlFbl5wMMyMLagwE+xdVArZa7+TSPkd7gBdneE7LtJ6qf1W/AWQR08y4KfK0oshpS0qbGljNK
Zz2Gy2U7lMwU8fPfPFkBbKZFcNnCn5Zn9JG6B2gbuwsHVFrCUCt9unsVJAIK8FBxJ+sfmHR+0tHs
+YU9kYwdMacgubEO1A/l7JVgitqqD+WKrQn2YUrDOdFJAOqAp4DF8P8DofPvfGm3Yn9uMYPUwl4S
s11nRkuP+Zc5u7SsC3w9KIQQnUUTFCTJz6TJntqntA6hwYAJNhTS2XXxsxBP8wmURt3oU+s6EnxL
tjFcJUN2ahM8fM5t67/B6a4QFd2O1M64moKHWdOo8/ODUAymLkbmEhp7uS0sZ6b9wxzgcHxfF/Hv
vRIIREO1qyQJJwAm2NjMTFqEm7Ell9B1Eh5e5bK2UFL3DiBAORj1tBjy6mSH4nRyj9fduuXfciuL
RsccufVaO+67jukVDkqMnVhUwcCdt1RAct/m0NG6/+NJHE7GcT6ei9J83AUhtsbH+B/Rgi5XUFyg
ajros30O1I47uZOZAUAKglGCCF+5clFgZEiDjsSYuV5TmVxPPxwcYZEJo3LCt9K6I1TG/yvNi/V6
5p3x1owEKwOsOFlJn3cCchMxBAvik5LjVxfovsJD1xTN63xIE0avrq5VydCdo4XUN79N/L8md09u
R7i0EymudAfpq+dr5aWGO97QLYrFY53cd15Ep9nxlt88l4AooxhQtN1+QNi6Z7BcnAV95+eZ9hMI
PzyB3sBdCf3BaPcahEc4yDvoQn2VKHzhTT6+UnMg3ZEPnWfkZqNiX+nYVutlHMEhlVvPDo9looB7
A1qoV0hG4QIJb3mKNwHvmUC8mL5JmSrLfrliz66WN4w2jaOgLQmKS6YgGAmV+hl0uABdrbX77aHH
5JfloeaUF2MvZMYXLZDgjTd9EiwcipnEBhSDJEnmuOaPqyxAPXpkSTtqbRCkHTrC/lzfA7Sur9Te
lDPwojxgb5hWcC2XwoZW5sSPw4VIb7ZLaH92aLykxaOLN36yXOFuP+5eqbAGDhUii+UeaI976UIT
14hKW4Rp6un4sshbZf5K8JNPRmPwtEsf8PFFabR91IEoGjYzIvq6nKjKi1xRHEuj2KfyCJLjmuyP
ij+TgObXnPKEY1cMu0O8nBpMJzUlXfyguVQoGURRb8I0X5MDZj7hxk9d9rKB/R4xGpLAU0UzlxRz
QoA3vBD54e615Vtf/ylApzr9ldS5a+HcjOOrw/1oSet2YE6Rs/UvQpYgeU2lzM4l3AijJriGyIvN
coJfdLqursHIgDB7Sb10cKATrcvLEwOAzLt64z6xURJ3+FZWUQA9G51yu8JmXoHeofb8Yr3VC152
WeQn3SjHh6+6D5WKnzAgpTyIN25w8VrVWyf9W8tHjQEdMX0MTtL0sda/VFIvaDbWmEkAXoRSPa90
NXLPXDTkXCMud24/fe5tEh8XRpe6AVBDaj2svsSiMXBhfihwUOjQAIe+DX3CgJ28uNUenX3pNSnm
icvbRAL7g60seXLH9ZhdXGBz4N0o207WmKOcjx0DfD4bMActvxanMlmJfOwwvCBdqD+GG1bVaLnW
/mhZ6u6JmnAbCTKOJz3ZkjSNvZeYFGK7P84pA5qUGumMIFwmNqi5wsv6zau/W/R1n0Nx7NpJtyIH
ESMsxApb+wXxJQwn/PxPctLX7/UZ31hULYvAagN9OJrjwyNa1fLqysBDq4XJeBOljo8bF+4KZ1OW
VUY/z9hweOav9Gcc3KUaWwVk02GWvBN0YpVB7zDkCKDwgzphVczXlxw1asPSlJYFB78IgF2o9L0l
k7G1/ZN2VnR7etKVbFdliP4KlTIXVueVq4Ara+XJmh48qHgdODHeAqmNNfYulfPC/UmqJhnsCelR
0nd8fMyIz/6z8YwlnHKaM72fV4cNDPhAV4biYzN7tAKByRVkgvknjtY6yxMBp3r2mt0bK3tcyRp1
9Rt7kZRFuC9JQEtsj4lr9ls9b4bknxlcRzczsPGBywjHb0/BkCCQsC3HgpWNSLR+0TYfrmPbghmM
5zCqedNiaRLxgKJnvryid0YIlji5QJwstAnC1Z60HEC8HOqWVwrhKqZTTlNUtAnihxn4IdY4GQhg
rLuwq47KzswJTMvuoDGmrusviG2zjNkRwxtHNsNyTDzhAA7Equuc8AOF4X+MyNfZ10yLWoxCVgmC
ASWEnLTU4Z7EkJCG80i962AEx0Y8S2sPoSWrOLZGt8cO90jPeDFr7tzNYF75I4dAc6Sv9S0/J53E
n+Lc4FUXhVTXcJsDI3cWkAagGY/gUmwXmvUYEjO9FIaU3Dmq2S3UJfg4/rd5/VctFkyGN5XK/cXY
oHX6B2HFoxpL6E8ks2I7j41FGu0T/AztY/xyjNs00WTlUw8drzmgLEe97AC4YKL21Li2C4V2Dz75
V+mygPvexDJ+2KyUmZ5dkYKDtNlPyx+unmA9VgT+LB5SA4E+rYKwfdDeJMmbYW5kRcn2GfkYex1p
IMxLppcJkHYYavkJa8C5pMxK6xOKjAWAG5eo96RkJyGGQWMQ7rsVJnouXC+rnG9AbmqXYkpj87il
1p3TCNXzotDGYklRNucOPNJDPTFnhc14QLo2YEfxdln7B1ctuedezEMD1VyE5LLEkhPqU7FAdYTA
IqQ3iaL3tZ+1ARTyt5r1XWNjhuGsSxXlIq+vazV+Cbv6WlGOirTc1JABbf5DUb8gh30hBRYWqU7C
Anek37JIK6CE1vZYjWFGTV3Xm5gxL3UxGfmOA+Cx7dsDuyXsTlDyeZUJyO98jTWoMkbhX4/lHBay
JOvWBh97kn+xyiSsmwL8EsL7ElsGQQQ+jViChfHTeuciZTW3UBc2Jwz2ssQBHp12cFu0vWOnWI4X
d0fD5Pd0tRx5NP3Ceuv9ervB15esp5q3Ei7YZpieYdDpVexxGl++YaI+rpHtRJy1sM3l5jWiKtPV
EThMnIl4jzsMOXGMOR1ozdbP81+3w1gZidWHdIH2nXEhKbcrv3JR6mbrID9MXKoX9TtDjbdylTfb
brwOe/IkXEmHFMEOQTMUTaBcRzqrDMDeHWY/6DhhowlEh2NZE3NJH5u5QI/Ufz/T+WZiyuFNIjNE
WtbThHOvRNZm4eASvddZYhbtAeQLs5rnw4fwquO6lPBTVRmSyPvozfJZiMtvpuqaWx4H9kUte1Bn
h4sJKXwZkPp2Ml8a5PoEtZeMPqCXDlpmG1rUYHLv/qK9ro/RsrBSHDS5c100+Df+5AaTseFkfvhW
5MX7yiO5ilgPhvZhui2ahZEqzxmV8XGmhjd1AaP7OvRFhy3JeXa9Rqtr1Y5ZZnVsyeqH3Jif+FIo
DfQyACUhBfJ/2p/qv0pIYrtd1qOHE9gEPRL2qW7tEn1j5+hD7gqqsmKPrAzbLUVHAsegGFkoPQZ0
FmYvJ68LoBcY33IdwNqXX+pGZ2HucncE/Jpz+cOWtVxceIfM9Ayy1vv1TBxtf5CFXDAcuRhfvVhU
pkij665knOOM0EXjhKuRWli8XUSFKl4BfLzqCTxuxb9P4aTOnzzmjqFF6AxDLVCTzwij9xZa99ey
EgZPBvfa70M84iCLajZmiMxzbqHKWyTqytRP8HJNmf4MC1ayEOL/d/AmAR6kGZXzXSyNYVnx7Oqz
ON9RQoDotU278PnPihUTS/X8XmdfNucfstUSDIxRWad8OIwU8xflXsJv0ADsBdlzNLulCdE7TGjd
JBeXuUkNhGwdwtxG/uXUeEITM3dRMzRB5wkRnUQE9OZKhTKAT7YIJnD1tl6rup7YCEnaSUggBOHA
N+nN6KvhVuK/ttpwnJKdltaUfA8ihgZmAAQOnIHYizluI232AtTaS+2KXgOreN1zAjvHIW+7HuON
zZrqwDn3CPvtqzFnpJ5j7AQ9YKdydu6oZEFbr8Qg28CsW2UoO3K+gF1JAyI7wmvI3KiUl80iFcjl
urtdre13z2CCdKg+f39ZXxMpXIr7WAcFNJekvhhAMXUBRy4Dw5RwAI8pzxuvlGTe9MG94J1Yz2eq
nTiA1nW3d4l5ZxX4fR9U+gYufPGJ0Udw0ZClmdBVWoQcZEctCbmbSgYGfvFcerTan+zwQ0vSiLIY
vOuwg9N09X+qh1vhGqIr+QLMptVIhKn5iFRijzUlff+PJGObbNbhNk+aH8Du16KB9Mp5T7Q6cuRR
BcAZxSWo2Ms6vBdY9maWCY871SaE368L5U6ghlRQSjrvGOFg6+AXiMJndbuxJKxSbEWfcLYFVPzO
knMTRFueKB1EN+uHPO+rUAvl/x3XJdu7j8svgT3NasYocmbxbUKyBpJc7D4Imy51G7t1L0prJvWi
+tWa2gOHYo7AOfbmtic6iTm8WCpAj0FDFwxf0CBDWa67K5xmH/g01v8yjUUWmsdcKrbQ4DgoIyLB
vDMHBUJdloJk7RpuGcLUtCgr2WlOsc+MYaYz+Y0FAAjDvIOlUQXCbg/Yvuwc58Kk5azH4CSfPoPt
/V/6HSbebi8p/W3H1LPLDZJS60UYYOY3nN58o2hXCrPit9ArXN7qx86I3Y0IOSvvkfAXFJRFnuOA
pQ+hR1WUyJYhs/DnA1Ze0EU0xli/Rm5uBgR9kwlAPvmAOjkJkKGGsQ8aigUJipuTagaqb6vqIfpo
zBPHo1Gl17ozzuFnhuxeUTNMQNY3C59dUrPKIvDJZlbksukUO9lNk0WwptA2KmblHQuPBWh9urRN
s7mGje8qq6DvRHMIhd1Ea9mrywIwZ+4Up7hTyZsMVm0vRnuzMMQKFWxsu4rstvKR4cQZolqLgCSy
1E+XAyxXruTIBx29tZFgzxgTKMpbfkIxD+eM6ZK1CCuRjT17gEGLQN9V+tqSrBs9WJrP0wt95NjR
jscKEsSFjmRY5TSXcG5NWVvODJ5Vy49FxnNfDKs01U9nbQ5barbfpSPOwqG31WRya4o+Hwqz81rK
afkT8Jsw26lbegZFLUD2avKx7tWZB+RtxiLYAmP+09eD5sKZzUIoNB/qWxWw10cSdHAKMG17p8If
cI+DMiAeH4SukjM0IvLee3T9rCJhXuye5GdwvPV2X14zcnmHZluj+tXTJoG27xPSrHXU9w8E8v9w
v9u4CPL1ANq2BP5xdk0jrQo5RAtPAwocSgTfrpMUfLsxuTNg1u1Hf1lc6Cv6o7mGg4Mx6JCGc80D
TSXu0qdRo0yN7xznXzSAK7FLdS8SxmSxR5Aosfm8Koz38/ZHPGo4ERs9DF+FVaKPl68AucQWFtBr
UZ1Gb6BJDKQ7rU7DumAm7IbHu1T0kjm6WMX1SpB1UFehuO9+f7uvXCfeAgf43kteNuV8v2qDr1+n
wfTsc5SDiWPwuPH9ZnJ7wL1X5QAQf9lGZ3biYTmmKQ/kT71I2+h8JilCa3kYk+ZYsXOCAFK168q7
Ohqd9yAbiC1HpTUmpXawEKl7G0KkfCCBOEEhKQH+CitAe/m6DxhcVK0db4XZ9qhkGQRBkyGPwGbR
ON8gnmi0bnN08jseq3twhvAklaugRv27xwfNS4iaTTQsNpjc+WaJjjL3LHNz9A+WOUaE2FOGguaK
KywbiESmQEt7lxgsfd38ZW1Uaqxp8qGJgFTwTLABaaPzxBFbktjW0gmT5pgSPDFdueJxmyMR1cde
CFCmxWptyyo1I+gfNr3UY2E2haht+fz5TJrnKQsokoKGGPKcp/N/Of3a5+HKbI+0P5DX6roQrok3
zLY6UWB7/3qKomMHUKjVr5jtJyW2DvbnJSsy9+sw+9XljKeOAAsRV7WrQOdG89fsHKAK3iHWEkft
X6+IUiFBTz8m2w6Vp8QjTJMv88CWfQ+pBgTK9IwP7ZemomUqEsnY6iQmkNunpc9xqRPEDHGGa8qH
TNchAjBPvfbEqCRT/P45aiilRnur47s/COuAQ+5ZzhrUyrEY4tutNSkGZZyPUy1YuYfezvbSfeEN
m76PauQVYlOtXDVohy+VFPV67FCg4HvHZPqxsS3NbH2+z8aYJ2EBuKcSMKZkhkP3pKt6LrUEFq2y
O788B/tPblMpVAKPGH1z8cQbwootB18C3AoNJKFIiHM22JQu9Vf0KDgbGqNU1ktp1Rd58kX9H4uE
yTQrNmxW4bsWBQs0JBuwejp4WL+odB+Dva81jxkQUYtqcjBEl8oI4QDGhnQuJqTZ+3UyjvgJqcx7
/A5HpxKBFwo5nuxd3/5oY7tCm64i+LScbLmZZ1JAocC8S2mzOCObqLlujhSs7eUjaNYw7A9Z3LTx
g41lLcdGGwjSFR06E8RT9x0dPxu5nvLFQUPgmc3h/1ZNv63HLLnILjrglSR4m5iRZ4qBgdCZrbK1
/QEFHmcKfdoegW9BWeEJl9YQ3T4QgIkzdQQR5MCvuwnsB4NtxEUWQQq0pLROSk5drI0PxsGZ0gJv
Drm0mAuGP9OsAZS1KSI7X+VNXN8+7YhDQpUqVh68n/4+okfDb7P1M1pIJft8Cuprwk9tSMzjS3zs
Rr9ei3ewBrp4haGQ0eKcrIKTLGpY41hmp0PmM1IPOz9+DzVVmDKhMDnSIRAoK+Gqn1pt9suyCFSS
NBFcBclNEyiR1dmpkb4nM+LZmgPTE7CCH29C64JRbdQXZ5PH9i0YOg09vR2Ym7qKEjhJzHkIWkWq
gfWKgwXcLJvOSyAahwyUy5Ct+vdMqXuUE+z4Aub0Uyhdlv9qau/NzseVRW1qaMPMjc47u+6Nd741
Wk6T1BKVpnAz3TZtchNk0tITdhAP0MHUtxF2VkPzVGbA8ORHlEIEWmSPV8Yx/vvPeZTexQgDkW0O
HfsxZblC6wq20Q5EfOPGLsvyxOv2tN4rIxBehhw7aVLzVgBJMC9SfNYgt4FFAXfLgYCzdgCIUdll
QFl6VMa5iySQy2TxGtGitWE1KAjLQBSamth4V1QoV/m5hAi/ti4AyED7p3TlTdM4tbG0q0RME8/n
/1FIWeByoq3JzW8sOdtGD9T85ye3lR53x8CHksq60XR7kItA5cEF+eyKOCdWuBmmS/4u/Ty3dkZi
amV797pTvs1qrsGyd8x9Qeg2rpNGead6sNxIwjY77LCzA+myTi2cworwk5U8wtMTb6AP6griOms7
wNfOBNzPwnl7ODo98Por7t2c1S4WRIsYi7lmPIgJQFj5ZQkWegJTNOq5fIZQC9CBDh5bA9uyk+Qr
7JBfHlkalwt2SOmeRuAe/jeGAtIOspZcMFUqLJBUSVG0hyoo85kHAZx6wlc6txherHZrKxWE0HTz
KzNYDy+dI1GRuT0+atJKbZyCpme/2jQyy7ocYUZ9PLyn0fEcAMQYVe7/q/0XH//JMQQ5ehbdQFjM
kDUN9ra9A8MIK+ti0EBdMp8tTygrA71sUgPVT/xrrWCRTbR51Q5E++/if/QiMgfpwZGyvOX1ZBWA
yuE0ITNMkp09Hgw+4jsaibUxRUdhvMqTjSY9tF+CsO4VfgLtrgQXXsgYIsSZtO6g04LQ04iLlggr
ZP34CcgPfxC2fAo8qgAhvM7VIuQ3ABaNpYwqr9I0I8rUPhDK9e/pyP8JBb3ZFMnFNXs2Cq9hO1+3
YBGoHU3rD9ywDbaV5aSLAZaALh5+zjH99xey4eWBQkKbJ0sVB9/aJcHgmx/Sz8MEjjV2GOgASILh
okQO7IhIcVgEm9XCTGmW7x4HioVv64VaVSbAEx9/P++J4uimCxM9arYKtCueXUrAYLKYCxMY1W4y
puM58uk0aU0OkYkCDoGvzJvGJK9STGx1UKB2Q00aYwiC2XabFVJ3144vbIK1thvyUsYUJWI+D0/I
92Ypz3xzMSnN1+mwL1Wn5AHeu+X97/kDLNgJrsoR24F3uyalezoMZaaMS21/vP1fGDnj619b4DO3
rMKvecYHNNpNY+7qb1+2XddSZOw8lVAvje3HH18s5R5nU0dEQg/YbGaFkEB33ntFArA85U0EnynE
H9NulOJPtNXhPuQtnxulNGA3YuSosCUnyIPhAoyKZboxsHSFPejbbYqt+q4Awn9npSda/9CUeMsj
wUcliW80urYa6O2oQotLcwi/3cZjT7EThdavkiTix5XcUdH5RphpCwdGb0ZQQWgctuiGTCGGc4lZ
ZEuchVx8uU6KZY7FOf7zef3fZ91CUeftr9e5zn8FZYnrx07QoMwvhPXtyFG6cz9WQZJubb/T+2V1
zotpUtwyNown0teQBdWpzzGBO+nF/GxO7EZr6a9YDmXc1u/Io2WqwCIRF6zNTMAS4E6rBqWEf6Ad
SvjMMHEUfjZ3P9TyBhiFVb6PzDvMEZJUUwQFAaizGQ0xOV7D3PRyA268T2B/07BgclCrTvGg5C+L
G98/5A70cwtF9oftoyNhNX+ki+1guwJ5eWJ1iJkXTKMQrr+l96Jed/dhIJlQBTT5L/xPIlPFPn4W
8X0G2oeqttPUDB+pCwt/8KQVZIjWrCk8DmPJKodriM69/boF0lRHOnORp8sD9GcaIK8k67MZ48UI
i9rb6RYK+FLq6bOJsPaHGfSsIvszg2rp8v4Hw4Hpd0jLBq+XMjnae78UEChzgvsDnczT5YdSDn9U
WMFAJI64BACmEy5v4VOJbLdZjCVULWA7yLmsYx+pmlvv7u89/C92MzJB98DO21wcVM3qGh0BpuWm
YS7+VJrN84tTqzkkJZ+I8lxfDLQskg3tgTFO2pkzEyElk6/OQvJbU9xWormzBbWhGuaIx3Tk10pA
9ZU5+nfISzIi9CePiCA7pshFOqPeNYQeUmsz45/NCsSq9DVQ9piPKRU2WjhnI4TQo4ELqFtx0QOh
WNFN4Ua9aXPtfZE/oLUSOnqDaMX2WtMgvczsWD9Ivu9rVfHIVwZydne7iKEieGI71wvWs8VqMWnH
bv4VWOpdDESacDbVHxrXBzfW0iapWB5f08E1R+GqPZrXpGewkmqUwUcKzutoacsrbnGMUBwYNzmi
YIBumjA1PtOHW++zWHqsQBkaV6bSlJXTncLjzo+uOe/mAcSz75N1Mju8kPRU2rbH2GKnyId9Owqb
dGs+Cy7AHLmCSK7IWXDvZQqgwUveSzUgqeqEvZC+Zrm2Mk9JYSpmx3LSSSrTmgW6YfCz8o//9QYZ
akTMLoRRoPQRzyoNWUrDbDgeBxyPWiX6+4KjFlsKtyqE8vT8BHQW49d9W1gp7Mo7JRQo9YoHKVUD
w9nX2ufZK3nOBIPnCEBx+8/LHYyqRA4Xx2fu6+QuYaMcSbKLQc+h04SuhZ1VILQn8dGkb/gjfeqz
bFYPDN62NCkpn6aVUZVlVjQtd47s1VNtohvohk9uJ1iS1hucfFFZLM7L73XPSEeb3iSJIAL+ItZK
9CJX4ykWkJodKwF1aigpz85uOYN+JxXJuqePZPddWEMDJiXiPFdiRxruH4Qi3TX4qEEzoGZYBa83
hUHHUlER49TT3R+G9Rh/mDfBUNPwEbZT/kDY6o6T8vmzDt+yimwuGZvKdv/eF2imcUOArNk/fzIq
0c66QCOdwSiiSN0GoIuqdbG/ylxSlUfVgs56Oatue3e7aYhLqtz83H9s/7j9NMBUdp7+QKyXG7Kf
Jtd74gJoSYJSWiL6ACNFsN5i6QmcCJLySSxchhzH9QCo/lXXCCIDcd01pqpQjfy/jxDOFwO7e6K0
gSADLJdo55Nqg8PVN8SZelUur2k5bgW+kPdmSP4PUknmjT7bH3zVJOZzG/lnF4waI9aqZJQ3E5Hb
2dTRPENEYfzap2nHVCHLJgm6l4g1g/nwwXqkAKAcSSLrZMOC5lxBU6NIsN2hbNOaFhMzW0IkQrAs
oKEVCbGvoNGRf1BsOJv+PvhjbbFNXxfI6zaWrYsphcI8WxOSg82ilj2ARFrr7rWMObyFws5YAqS/
c+o0mhnXMeGerC1Z4pRgO4jKufRX6nPEsxUY6cgiGTd/2h+t5p6xeEYUuqM0GYkPDu1nD2uTN0OM
bWyGEjzATTeYNB8/vi6bFw3MV1vjFBAv/Wu6YOohtXWoL+L7vvruhXKhl/6mGj+qhGnP8r8qDUKZ
v/lPRfiXo7yepojzPeDqEWIYnsRA88/8DcyqpOZX8V319ca/b3RVkZ5M9XLURT1ZGI8MOOMG2Upx
F8bQV8kY8BxELv+o7mBRWj7w5gjRs533S8/Z7l60ZZbYImRWHQYSOt8SBMQ1u0jERkIEmpBDA9yR
StYAgyGCH5ndk+2P1VhsOUL/ZqZDW0hKrjk1kHySoGklRzZnZjCX7LoS1lOTisGiyv5qlbYwkdiS
eV+p9D5yTmYO8F3KIwXg0f5T5AzVWTG/0Q/CB0+ccjiFH54u+zA11VCKDzV4V1cxNGTC0DQMNFaG
KtGsVQoJRzIlwOh80xXwviRczKC8/vewu8o0h7IBZ4tGrQnJOzTAc4n0f+gojOis+UI7fYqozsJH
mfPipp/Q4V7Lwpt5ikXJGdSUlu3gedrfKAjm8N1s/VlfvJGh0s+7MHjF+KbeW0lHl5T5uVpiofJm
ePL3J6CqZMOBIgGEZT/xSCCDANtu3rU+HZyI9DmcobEI+chumCxgx9UyzqFcZ9cUdugfFwHp2m4K
f8agGLIBwOOjrpiTctXR10qvISdCZ3Ahsy45NhFKTdIsyvcH5+GVQRalbvulgeuIasfRfqJHx2IN
418FfZtv27gY9c0N+Gym8I2T6J8bCPKUAx75yZN69zDKe/1GJ1jCvB1nhRVxPvzx0hwWRhKKLamB
In9jvM3Sw2EAUYA9M6A2HQ7s+k12YURh05hxhHNx3lnuNUbdzinzH7MST+lUcHpHgJmm//EiK/LB
3V7U8PXvW3nZlanU06oXT9dJCKZLFgMqBUnu7YIHjtdT3wS+fFRkLYoqRhi6p61Xyx8ji+c5U7Y4
VIKAgu1WZu/lxRb7R3u99laCPrsvQ04Hc4VwJkg5TmO/3ON2AWNdj87g7/vQUS62LDBm6U90x/XU
RCThs2ORiKwgeeAtIbWKpY9b+e2F8F0kYheGQug3qe97gwGCWnaJLaQnDLVIgTHraTUrv4oeAUjW
klVXDRwzXbHY6qFAr2JqwSUA1QAQncSAnyv7ylGUFA8dAbNOwHpRTwlodifAc6vo993sUOb4QKXL
YLHk34ptIjJ7oKrsnq44WBQ9M7bu+rBQG8Kgr3ITgu99AwPUe1oMmyIahKGGuLIz0E6MxG2IlHeU
zNfOKPNxvTRp2Qtb5pNvPsaGAJoosmbz8mztsdz0wQCMyzOi54M6qL0DIWr1/dkUQWO9FQmBmPNq
OOWT21RGeWEkCiFpNODPfo4Dd2Wk4Wd1An9Gvmj2twJQm828pmgxOAwQavUUyUj6pDHisXZ8OEyj
KO5fIWnVDJ8+w5L+4u4s6bZwYV/Jri3Ri70IAsi0aABYyaijdzHc5P8ASE4lk0qvtHlO5e5NZKXq
kJw2e/pE/oQ/u5VS1pHDkkC5K16+Ilibxieq5TLAGUNn+dZ2O4h7V21+S4yMA47A+hqIvxr2n2Wi
BGp04peKddProzKmFIpDCOTqDKstI0KQb3lXXyuQ09LJzxyTk/9mw628a4IcgbHsQks+duyrW0MZ
wkc2oq1Wr5lHmtv5DnL7oWc9omW5Mh2HmOcYxUFtOgCnLiSLL8oP12czVQ/TdI8vH5lbKuhBjYPz
a5spqDCyTxpnoOBHIN8vU0qyWADaNVIY+z7DG8BM2yCAG9UUzTqCZXeePUoayhs7lVAuUe5ShpiB
Gns7GO0hJmAzpP7pSmMTCOln3TM/z50Ido8bV7BbR02IlmYHjcWsoNQ6/Ekn8Tf8TrA5IQyXn4da
kP9WxuwXfa/zjvX+Pz36mLrN+giMGLn+bHnMe/+Z7dEvWheuILcoZoW9BWNh3i3F5UTomee3pAyM
6r4FZ/hD/hvSuAmi2tHoZ2Gry1LLFjRQDR8THnH+qxuD8qlAItnpsjWhWeFTeitzIxbogto7fEwM
zsJBr9u501E6YB1FU3Hbv1ka+M6ljsV6d9Lf00jDFdfDvtRmqU3Z6s9/7/vA3u+Q94FVrqkZp/OW
XpQkCv6/sLj4JBh0SIGRESxGxs8EmWFtoMyr8Ui46kXQ5C63bPG/H5R/EcKkUkrF3hBGXIT7/5YO
HA9oB6e7DpI+Tywa3ozrrihQ/415y4UsTcF6EP5tsuQvoDx2KMQ/NDeXZeAiI/47wHWLIVoJon19
jlmH0K32ajO8uKlqjA7Rbp+KsslWRO9Wl4NFi5HcJv3pkCY7vrSqX20b1HKMJOCC0gtMo5grZThk
6QovXLL0M2RHA2Jco2IpD2pfZ6oXcGFkKjH4LSGMxvTThd9c24DwEDcgr6YU9vWVHeUBddNRBH/1
Qjs2HpgFaAo/DhLHLTfIo5dn1i50C+DpHNkbqJSxTbgWEPhKeHPPWHaYysg5+A/WSVx3umLeH2ga
82bSL8BE49x7FAMrihG/+DnNaXb57LkjDh+6Vx6XLeCyqxns0on7Oa3YX6RdNv28nCfp3HtHtQ6k
C5fezVbP9KxPFSop6FyM40IVn3Vvahb/0s0jg//RykPurt9W4PBjaeb3BtCLmLhR99Mjtplh4Nwp
rk0MgN64OugOcPJsYT3S3MW5d+r0TzQs8dWFhqFwydNNYptmsKPVcxcerUvNuvr+M+Chu2I0lFan
rYZp142b09txzsW9ZxzHEKtkHnf2bxTjHuRqpxBdJx2IZVZzcAGzjyBa7C1AqWkueBNhaOToE7RC
lqLS3UTia/MHLQCF8OsSOPiEt4KbAsRJTiSL8iTQTpj4S6Ca72A/PAYhFYZqhAlUFWVxH7HMoI6o
cyEmtqbyHLBMkIvsHhWJg+hOqVgacc08CyJg3ChUaksq8B8OUj1N8IvgcEKQJJn4QT+3Ur0CGGKK
8+dsO1QjNtp13mQ9D7RgQ0wNarczP3tIoN7M8rIj6T90jVpktD3siYXB3ueEH6TwLcTqojIKZ1MH
Q3VehLzHf3Bp5KAhSMJpcdsb1hAWNwBfuWFfFcDBlj3dsRbfPVV8e1x+PxVF8g+Lz3FJZ6L/E+Q6
DPzRmAglDlbhwvuzg8yBulNv4mn3EUTIf/jztUttA3STG/dj6kZa5ddfKEYs6rE+SVaL3+rdd2Dm
JdH5RpuBJ2wVdc8Bk256VcY0hH06gu18LlwZ7ribYqGttGfXs8DUX1VDg+46o1+v/CUyXJ4wnrRZ
KTJs2bV3urwtLrqsEu1fOeJ4JU2iP3QESh8hqOsgnr3G2x3YNbN8mwNfCL0quK3Fm1TgviHSFSR+
KkQ8sV6Ka8CTWM7usJy4Unf00DTctDPu867Hg+ux43eJTfddzgS0GP56yZ6kd71XP/xi+BM19yhS
0/Q9+gfGav6vsvr1fRptYogVF1MqSJxtZrI6VasaR17KKRbHK1oY3lGIG3syfyc+dlSHSeSrPLvS
8IJKFA5I6QHbFdSUVNstgxzpBkbrIksqjYqxEQ5lv1YHdAKiIIUPDDVs0WVw/mUX3YRf1W0Kghmr
hMk5/qCv7WLipRG3IcyFKl9dm6YeKVgYGH5gZmCqFRcRLFbMKrchjAFikazauqSvhI65JyJBvY7B
I7v7Iid6WoSbel+5qpr7e2ol2kHwcVAiSUOUvdjYTWAX5Ah4KgNISsOHv4G6haRBA+oeLNJrK6B8
Uimo/u4y7VJ7SEegM7tHhmcJpQgKdMX/FPMPULu2FzM4LajeLCplKts1STEf1/F0d/CwcdYOtq0c
GALtMAjc0ymV2z0RrxkVB3xUsk+zjDq5oQDRhhmeUbnC8PhoFnzlePlbuAJIlDeu/ZQ5fceoTIV2
bYr9kJQrR9GpRmRtqFQsM8zKTMBJGaapDcHGjp24ltVJ1oc+8f9/qlYjssREqDGTMN4O9moAi2Ur
W9OaUiL3APQia0BZurzxYvf+aVlCoR/fQxGZHrorz/3WHnY4OqI3vx0/9bjjPxC2GsSzZRON0GSs
2g8Q7PwuulJgvXjtFNAhHkXuF02WPYkQC5zTUG5QAKVBNMTuALiVxelHpcE16V3fazoEi8G+QKG+
QL25nXeHWk17pVqInk/gXjQ7WMfm/+3VhN0MNMnLLr4o7QDqR/a/rtK0+KXnhx/ovCPYxRiQQ8yx
qkf4A6BKx8v0icj+k/fc0EuBLvBtJdnnB6cdXMmXH6kS32inTBnwu9egj44TcRS8qJ32dhF1lc0q
i2DtqfqCVSQ4VZfHY1MSm7AQ3qkyodlmT38v1fa3iNYi+XHvLiyuOzho6ILwqrYdYYCcPeM7rb4D
KBaCPTGfRp2cGWxqZZWjIknPp/2SurBOFyOmYieyGSKmTrW3U48ejhc+TltguEE7uou1wmSLUJWp
fQLnFStTjjLsM4k2lGSGD5El8y1pay1K/nQjuCQ90AzwScWYRbl/UA/8Dl5DDG6AGjt3pu/QiPay
2GUYo7NIxJKJfmvHfEWdvOcPGipIQkO2vythMRpZjqPiU8CgJCPfZC7FFeja1YVppx5mQKw/45bD
cLZ3YLFsEnc+hb5+2r7DCaS6sceUpvhD25YcTT7Y/N8LRTrKfZ0cGorN12Lwn0m1zBXRoi2fUgWC
13jHvjPfCuEhboh9O+M302mVxNpQLvGW77lthwveoLY+thBLZKl9l20ozyBEzxiq3NFiUGA0AeuG
kU1Jo64xU0gyow7ivQ3kh4NVy4j2APuRfA9I3EPCJCc9r+49IKjgyI6t1y2eNLdiaThz4/fl4bVc
Hg9khYMSUTW6H/gnRhEJwmjyxEj6ZA6RGLg605BhwZijy7fUpBbDH63csWgP0SyxMys2OLPiyXXg
v8a8js3hGcvNUaEWcqZhZfeRSj3UvriYkt/L7rWTr1BYrGNWqmm/fhwTDwwfx51fjyVQorqxR6cR
83iwykbAgkuG2MzlM4CD0lOF3Wu0/QzljNJSNhSsA7WYMO6uDp55j1gFSun/ZmrK6qdILcPC2N/F
RF9G3P60vfnfNyNjwi3yM3cdBnufHVMFphJZeTfiEJb3eCYIoxI14UpFKiFnagVXgg2WJ3acj96z
Pj681kk0nE/1NdorzY9HKMzoMfNnhpXiBNRDnX6DJr15FbUFbw4OC0+/Xy2CPgAQqp72M4/YYaLX
q1h29DW35cl9GhbH5u8/r0XVEWO5iHhQloRllNy+1DOvOaAHj9R2yYHRIxecp+u8TCEZ6AByzHl6
vQ0pIxXSQL8RY99twYxe/QH2rMzKUKUVcUIEU0AoMoIgICDMg6580icwD+/QVDrpj8UPVY6lSrmk
qLiBoaFF5Kge5sFL6tVYKz0Ir+KL8PiVzUn9NGT8iNEwCoA92GgviwaoMjRNxziy6Wi009uEFKRL
JXA4ShrDYsCY43wCVdWN03elBk+dEYEDHQxIywJHjsQHuzT6jTsA7roUg2/fktUJFYeIktGYHU92
eL0NOJyjneD7Cnfhuxw0reszKSjb1gY1RbIHnAyB9YPzfZSaRQ46AbO+GIfZ0ELpiJNjP+Hp9Gr3
c4wc5gevk4JOkY6xAdR7EDEFvEPRO9nb1KJQlfSbbdpUjrdH6JeM3Nu3J88scuzQ4TFImctsoL++
3p7fqQrvVonzdOYrGflg3JLDfJqqErYRuzVXpxE/YCIhUORGIUKahKJClMe3HHdOWppj86A2bR6o
dYl7yjLw5LIg2uqR+6ug4nrO4b7uF1fbIHRadHVnwf78C+bNqneoXgsWM/qLffQqlhCsIPcbVjEU
229CvHpfEZtqEgkVLsLA1guJqXwGC5ueUGRo6pxnV1HsOP6mHvecTyEAFlapJhph0yGw7PKJZAut
N2J0Oj4XseA59gPEZqNxfYRb9OBxLGpSOWetJcFuoixr6iXiFgUZkw2mUiwUYblkTnwUg8iYX9Vd
onb2rjIVTNCT9COGj3zIBhquc6bf9hLYsRBoi4HdpKx+zIzAQ7bE3b/tgdiazyKzlvFuE/jKepMW
VRsk7K5HfG0QgdS9U1Sma5ZEvhco0gaFe4Jn1snvxM5whmmCHUbCVG09t62y67bcqY2e3PZ/voEe
FILuwPyf1gNwKjJOdC+N76XEpQB0QIxo+u6RwiEzNWMInJz40Hv/muoyikZcVd1Q4E25pQC/cdLC
Q4/MAJ6Z3HiWV3eviZPpN9/P2ksKTnGwgmqOcC05FbAiYb1jFMzYjDw1tTlpupN+9KNzRjYJxKZB
B0M1PNVnYMQHSM/wkXCyUKUGJf3FwvYsvH5Sd7fu5L6yTGo7E86VfvpYj3oouGWcCTDF6f1jP+b6
GN6Bm1YblJaAogJ9zvU+DsxIoaEmrAcFZAmGw71opMyeibAUjsvkwHpJ8NhRxCbJQgKnzwP0YOKJ
cJctHXQRB8WQ2Q5MQt22pcd+3zZo6LY50GxlniJTSi47KApCEpgzxVAYA/nEkysingKaJYPQF4Ik
5SzSkOa+vvfoK4DocR/wz//9a979dkP296gF2ebmy/eT91ve9X2dVZoCVpkIVExT+G0xVUCuindk
hhg7XSO3dMtTeWSXVP3trCGbAdkpDzhhMei+N/DBIaorAACBvkA58glvn9ioJ2WxD0gA6dazhitY
ueOoXdwee7Wlj8aWnAycCa847mEVlJHKht5zJ7AdTvbuv/FnN4+hkuLb9OyL1MAQ6VWm30AVYX8l
16Mo48SZ5TwHhKeR3qaqRmift46mQ9EtIU9Fwmp+xaDYxdw+B3hCOTSv/32mL3R71DiNotPAQ4rL
YxGyy0anqI35Y+hl+LD2bhsARqn6g7Z1RtM+P5y4ptYrnHuznIuSudkCesCbqENMG0YDdaps/MQx
3pcnqA8ae5FfM52exlIGOHvum7NCDFmDECWkNVOojZ9nb/UclwDGpLUw28i/Os33uTV508/CrZqG
54wVg312ksbFUTK0yIlgg5yVLNX4bB/jGWoirKvYvgvg+4ALugi6Md73edlYsG1fy4V2t0DilbMY
5p3J6kta9kjWOzG4YgVeL7KJSK0TU+RMB3j3UmFFc2Qa44R/Sc7+RcwTfgIPp3zsr8o/CBcudjti
02LPYaPnFD4MkvkIelcYE2diZ3BMmARcO3NBusATICUHIU1ejHe5MWpfw7k/lSG9wYkSDhO+gVGp
Z9N6/SD/uJwSvAEpEtjdEq7216y++4qKalrxBcYl02umgJKqHG3mnCuPwY8JbID/UXEf65kD9hAi
X3HmVc35sk5BcacCFeOkMuoTRAPOhrlwJuDaW/z9s8VfbWuqGTcv7i3H4oZd5uMblth9qajwSV/2
jFOTI9w7O1WJT9WWq04WtEgPFSp9Gr1Fpsvhganf+l6LHJZWOxQZTY1CZwZlCNCRrIwHgK49aqNV
vM9qV3LprUviVhmpzaSaX+9mWO5x7Ok/y+xi4IuGBiBLmOH7nl6q6+l3w6PRMdk4nfv2HQYGzB3V
4yQmkRJWcfLcItluKnIPOuQnGzgSwxnDXpTlsLjdlv78QidkXrcEo87UXZrT9og7Rlqnjyxaa7+H
0am9tOUTSUCFg/w57WSYhwcNmBaF2jz0z9TbSBP75ajqlG6oSreveEFDhZDfwTqbODcnJF78MOhY
l/plujYC3STWpcxHq/x8KxHTONyNAveI1O2JJSbBEUMrG8sq0yxgWctMSAVO+JcU3NjEa70MB9lt
FrJfO6u2vkVoom3NzyE2MkcLaJftu/c8Uxa3gJL1GnGhNYgdKzq/IT1v65mjM09pVlIooOk7blI4
gT1DgHvKNwKdvEfrA77I6WMX0yREshviB4/xyqg6MzhVNBqj8zK9fXpQtb0V2Tv/KHtzVjoQKJKk
MdolI6540tB48iONqImN4o2cMFGdYyt8t8hxiFRFfjRfraDeMd4H90dfsBsHVHbOCICCnZYBFAaE
bSpI3TkOJD2ua6nXUK0SuOLrp6rBcdEJQF5gYFJKDRbWQbXACnkBZDP6Y/OHmKBBS9ygA82S3WHK
NrDfwP/wF0B4MgLgGb/SOFAuCKHm9iJtBNgciATgEZGPN1v79X1GM9f+7BkjQq0K5HkFSKZWI3Ii
tK6iLRybkDL4k+Z0jpf2YXxZIP4FIZEpHWd/OnfGcUbiZH58PKcx7+ulNbef+eZh14c2H/HEN2E9
G4JtUq7t2nn35Ldenwtt9I8BDWm8ic+rqQWhYNe4BK5RGpvZeEZeGyWbzqi32uDPYRw3BW03BsSl
m4StZwG6tvLcadOw/HseILClOIM6H2WDOW25ImyrpSPr7EEkwXRdKVoJnIIoAQrVfG03t9f+pLd+
T7jNlhTC2JTMt8xCsRcf9OeNwv4nQ/35W1yo0raA14yha1lYqAp2JOT6UGmgv9kxpz/t41LYlRSt
9kT3Ic8FouJZkZnSI/3ehllF55paZZdQie+P74BJMsDGcCtUBpQ02rBmV4HQXFdV/hzIPeWgJB74
VzQcKx9GxJwmIxyymAju8D9I4T1L4w8cXPLfcpkbpRx0Z/18WaAf9LhVHXhC6HEoxXweWvpwFsw5
rhYwmCURw2jWvmh0ogJun/tDDS/Yh6mu+F4AYf8CEk2ew04WUNLy7Yes9Z/KLRa/c4DIDSTdZd2h
POLeximCacU7dpNiwdwgnmt1pRpA4dMhl+bEd7GT2NNnSwaBfnKJRpthf9iNDjPGXiWw4DXzvz58
7Zz6UBXzfQ1ACQ8uhaChQlaxll2O5kqP4Kls9mpP4MFUO0YGtTbBR/+pfY812dWqqb/NyaeiYrcZ
i6NQ/S5FIM3SujkWEA4Rz73m+bO0M98zkRzIwcL2DDKOqc8zjZ2D+SlqOD9MchILwDf1dELkadFQ
UBEJeqSFC9UVqKKwGAnzyK0ot1csL9l/3rUWGVdaPND+eTWQgaUlJe8idJwqL/ZT6dqBunRXQedz
X3ZXi8DijNod2B6To5OEG5Okx2HtIzOb6cJNwoes18UJe1FikNhqY8VP5Ri1VUF8fmwqTsKCTIPp
Cqj4QgdESDJxAOkDxwYrQ4QSv63ImkucYtmncrnr9vcfbWznuVxtxKAVlETBaOmqVUGntRzFu0b/
xrTYrcZPUyY8pFJW1yKYar064r/JpYOj3LF0WNZ983aDJwrpyM/aJUQdjhM7osUlsfh+mrQSKdGm
sn9dq3XPKI1DVXHb+lbwZIvj6tgRiQ4FsT/TtL3rg1exCJVM3CNyPmwBf4RFuyXnrIF9pB9aVzX+
CFZCnNCSkf0xHz/OtYsHtgeNGAyxSxhoExYj0W/F0Z0rf4Oz5kOsF65uhXgI9hPdnKgVu5lGL84Y
VjvQRPsgE5GyeENaBsiqkiD9wgSDrWsScsbZCTSngQveRVzptSSIjs5g62WdenpfCQOuPkAti6VV
vbkvAIEEzFrxoI0uaGUo3VvPr9xm/G3F1vSVoIHXmFc4o5YcXpKcq4WIO0KlA0KedVMxoP/8GKZZ
ALtU+OyRk47IZ5TWgPjwXXlpAFiVyYTpNxQOMS7Bvak+xVi8bEo+KH48a5SCXJaenul/qJ6OYjwY
WFTDydwMgrs5I9Z3mRnMf01paJOB88pmJVRgTXYrvMpBc5uv4DzPX6oHNCuh5cndzf/sajp6DoqC
qPYzeALJXWeLKGmPF80m50OyaZTv+vahUg4tK49V8yFn2iyNmgTdW+cW7WoHMYkBE5kB+CPnU8Wk
hBiwSt/HoiCaC/hgUD4MSdapj2vxIh6IWg9zvY0/0J0+t30A2u5yk+phnkN9dpdoFE1kspaTzR04
WAh6YUoJ/rX9d1YGTjZSy571v1xUdoudI9C+3BAtHl2/JwaGS1fiTkCIq9yDlKnh+4L6ox0gInYn
v/YQhAxftFl80kSRnrb7kPqsSjcKRt679ZcK7X77lHjVb3ij3tKtlf6uGVTEiYPuqHPNtc7SAtO5
W6cAAbwjD3R9uBeUExGAH8VU/muEVgvPo8aKleAqENEFEb2E3KlfHW5iCFlYFXVqRN5zCkXBqZqt
oygRFhJAjlbzEPIF1OhYDmCy7OVF9vIC0HZrs0cc3XxwjsIQtJJvUIpIha5LoRWvbEXNlHAq/4Oo
RIGZWuHjyta2eYDl4uAANC4koT+7ZEDd51A7QuI/tptTWhlvyJdFlzBNtT6yHwpd/35xncMKJKg3
/z1T1wnPomywvN6gqeHYCkQoW7yNQICWRZoJxvfGSFh0ER3iVqfYgWosEhzhV2xU15WK0YSFqMxJ
ZXHXsJpi5knYvY0E/357OGaW5YtfebZ0tUKQP94IW7eVQVZ1d7f065gezg1mS8w/bgjZ1xYLToww
t8qjEp+SwoYB4MrK+RDlFeA7l0MxKXVtbo5hhJCLxBTfa6/F5Dwd5TkoykHAPqYjSk9em7jRTb/+
y1ZvMIQLZDkKbw45GkQ2KRPsawzFFBt3oDWd/RUHt96jLa4T77/29r8RmSLFCqUEGgsbhGcNZZMo
hoyilbiv/22Q66g4D/citk1/i5oW3Xkwgf8dNzj8wTW/F+aT8FEZy8RSWJYWPcOERtNfuM5ov8vt
99uZ5utcVwXjBV2tw8iKc7HfSdYrIE9mXnlkmmBDrMn8R3fCW3fp3gtUPpPcTvvbELX59FA80fWj
a1PN3Zrqq33QsSgGEhP+KjGQlYOHBMKlzSwl2cfuYUxpxxujh6ZGJ/PcSK/kzN1d9uP98SumD6+T
Hm2J+3HtczWMu3PMjJKwDbspYPMf9YaU85VwRpfuPPg6jxSUnCWo6MhQnh+ovl5cufWI0G9t7qGq
duKvaSwJ1+6jqmNvf6GfWzrfb/QCnpebakw1sX8GdYgc2aU76sJ4y7L9jEreJTnpoACVsjwYtEGw
Qa7fKKYHyz3bTSFIKIGISSI2hJz+rLWkKlM7nzIJMBom7mShZFXVkrbnG1hWALiNhg3Y79G7h7Y1
iaga8MPbVa1uEoIdsxMjv2TodP2dHgG4ZIGo002MpBjUVLHr/EP24NO/kidcN3mnxGmdNFZnm8Tx
NDdfLkqOiXVT1idOjP3u6U9b2DtBjG82CpY3fbntTKLcV476luPqicsEQDYclsaCyCUQ0/TDl78n
B85hJehVQwSeC5OcBfJNuMmM6/cHj96bKY8sU/iRJNVfKvF6u0PNegnitaIOySn8pxYoqsdyaSNX
2QmSnAIOjgssnbwLATeH701ye+33Km7jfdjops+MFUXYQDCixrfPiarY5oXQK350N/CEiuJX7lyG
sGPbtbluP1kP+D3BWG5EL4bAGAeCzdd5W9be1QI626SQc1YndLq7YXMB9g0Cs1M2ac0XaTgwdryz
Ge2k92bWkTI8PqsFBJyXC1Z7jzME5jAXPTSn3mhzzDCO+qdnSHcifZumzGfluHr1DqC1yRhc17mU
FbDVzsdcLctKS/Z8bha88YVve13/oW7OBxWX3YUygE8KQJ4l6d+U0E1ggr4zjCxDtjJONP0kO4It
JBQKQMOYRrOAwcxwjSVB1S7VP2bFdQcL6DHxCFm9rVWjTPS1cINQvAZ85A+PQBLr2NhUgA/h1Qgy
GPVLcsdhw/rckQ9jQ3mXr7PsSdnfR9gRGJNX1Geg+gaohFqDBoeTVBVIKh0yTLVYGdCWATH6fnVb
j8irRuKoms90lSKtlbkoaoLOXI9Oik+vaft1TJCIT7qkoiVm2bwOwOW4hCFr+dczF2O2ZEvwZr/Z
MxSOT2j8H/LRsk4tb9QAC1PEz9PGWj+5KuHRLezTFnpVib/Bb5f4kEj4lwoeSOc/JAt3j8Hp0b+C
Gvg80ch/V4lC7BnHGpMMUZwzqHmTRjTWfyFJlzI7p7lOKoVsR6oAfDgg1a4aieIEAGilqd8fhAuS
USAcIKBwioLJGHPeIdwPxjM3d9Z0HJyiv7ZUC+zDMnn/9MorKNZkctF5G6kZgPVurhlA0gmD/XvQ
1TpyCrgq757oLdRPJwyA8P2ADqmyBkXphaQxnGrnjyXQSSqBpi7J1rS4UeuQCRfDhEjhyhPvaJQA
Jt1uLrew3iZDtED7u+Q9h3TdeljiCIGtwa7ai7ypufhv4AZwziM1FdsAlMqB1itFj9vyW+/ge50p
mVJhU8bM/b7kYD4j8Aa56uH9fX2RFQb2R+/8fvOf1zQ4EXcRzygmzu0H1JET4D6pwi7As3LpgCzA
6rvbSBQEnmKj3/JFJxlxG4dhJ6//rdyNS1xHtqw4yiNocbWtAL4V7962qE5ib7YdIPFfhhVrAmso
VagNynlgZiuQJvJpAai4/6/iD1MNvb0cJ8uy+K4E7FWgM/kJbq/HIFINjL9QflbbK2+CpMVJImnD
SatJ6CNVt3D6JVY5131zc2J8CpdjcKlhIZ57d0TXRhDrzXxGmhEEUUXCqIQtotLynqRYIxwWUZrR
RROmGM/kHbgSHr31h378TdkyoHieKdeW4GrQPAHNHVvLQrz2mYsUyuk4u9acgQHaY/RUidjPpilY
WS0CKSq/XZCE5Ieq1qqD0Hymqub3/Z4Xqz/qVYO2de6iwpQc0ULB1OwTJrU5r8O68J/7+KXK+Uhv
/MPijgpmzenv5Ubc6ChNDYdpvhhp2+ubUN8SOcG+AtG18Y1uRkwQGuXpC7qSZoi1KfolzHxymJWU
vhvQ/x63RpB5pxFAuz0UTW/mPkpOnLxN6eQoZGw0CHctcwbSHYDOyhCnr+Q0SprnuZ2BrSm9GL3D
4VFenpB4VT/tmfEAP0FsPyE/TEFqU9lOcFWval4iytSGHPPUmvIlecRbG28qiDxmIC6/xUenF2/a
OrKzX+3iqZRw3DqpaQpaBYgDF2SE9m+3egXjMpNe/hilM74jHPingVnt0BqAy9no9ovHXF0qxKsY
YN6yh7EAAmONhfMJH6rPkvBn7I2xmwZppelDf6sxOsDkuIjVaNfBlq4W2LyEx3pDd57UcllcnfW1
TpBaK6jmX0MjihCsCGI1ODTVEiupOo83ToCXSFV5qG491i156R2TkS0Q3woMEOyOVkHJx0bcLpOF
CpYEM4o5E2LM+GewX+pQbLNMrD/4NZhMLiSHT4MEiU8pXJ0Xi7h3lMuRdILrTOHHSyWTpXVVd/WQ
CcSEalryTVCQPuYQ/ZudfIsQjAxFgmqZiut5THQhP9OuutqLLZHmBUcSwN/BMwbp7uIqbQa99TPH
Tmw1F72LKpq20e50QwlEqHX7efLczjQTy8a/qG94ZGNT8mQlBq+cIN0HCP5FbNqJJsoqwYPqy2Wo
F4H++daUNZAfZXW9G9zEK6XSUJ9o+h8ZpKq/b4TRGdsJySFiJ9fa1mT+XNyPqfd0T0k++L4/9nsm
HPYIeNv7bM7FPePUJdNoYNfiCaKnd/ML75KC/OTFndvSpOrpNlChnLTIzkHwdS4t9XWZUtzNVxsr
C+2syNwIn6eSyrUg0LgOJJWQf2FvYAcdgwhSNJsR+bkpEHbnf+gE1tyhM0eu+nCHH48sqoG5KLWi
LU3NFYoqM59oBWJ4w06ehVH4Hvz5rpMRVTzO5Xh1MSZviOZGsMeTuDNY3Z5OKV7CWjpKkX8fn9GC
Ww1z2d37Zjo1BUUcSkSMCL43iVH5HmdYe0ZP53cBAh/WWxxAMndV1T0Xv0Skut5wC8kwbvQOkYNd
a5O2pEfxCamn0ASu1k6Jo9OrEEnI1Psdu6q4IFT0sy1lOSYzMqEjvv4c5fT07vrJffy8keuTGkM2
gIL0fx0SWtORB8W5QdKA2YhitmXjZ9BONLDXFFy34cCx36mngZ2Y0m9aoOJvBRx7ODisK+9os3yg
HmOVaC4CBMhVPeGi2GBH7eZwb5Z8INrLG3g/OKLA+N51Ma7quZBRBjXDAOw0ITNxTg50NOq5sixd
N5KVbO6Uz6a/o/6KQrDKktX2lgviImvObPR6H4MfVqpzJwq9yNwBXGmJVoaalL5GA3VF9EHD7TY7
4zblZzc9H5SJqtly8VCPdOLPRmpVl1Uamy2nGJmKIVuo/3ZccNpKdSo/GosLnirm3CgiVydWvbMP
lgJRZocSXQmyI6N2/PqMSWm6BLIvvk530JMbOqxs/mXcDONjqECa+GoyxaVKWZqP9+B+QT/5qFWw
cTG+wzfaXAQ/32jstNvXRXOlv+DNeGVBwA0Olm//IY61cuquTVmruvdpr18ppw6X7D7QIKWm43xt
Ov3QkAL3q4bFIHXme147oQmD1Pbzj0I2gzOKT5Gnrzn4bTI0LDBGKEs27qgx3U4nKGE2l0f6le4X
p9lzc+xdWe6hI/YnNgmAIqAoq/6FCtaF4vnvlXGDS7z+1OGZzAakCo/kFcN68TW5924TfJ8fhPh5
7smLYtRsq7x+Tx+HDjR3HdW0i+Z/i0YydLCPInxaEAbRrNpUlu97mmvrRM/Ohs76W5Dqd4AoQee5
b8bXqlB4InsnEBTrhdGyNqMUp39cMAxPdyk+OgIaNi/sR5ahMgeIg5M939N9WEu4S0O6VpUlSBIa
6JriXU1ADEzFJkuq38/96v3bvcOdVxKP2eBsxwHk0Zb7/UO+Wzjpy7KjXoKHA79HjyVE4Nhxq+Gq
ZtZku/WA/c6hWVn+pM+SU/bmWByINhFjiT1Fxj3d660iK6kcTFUMR+mKUeTwzKB8U5/SldvceHeD
xFSxLuTYhoLo+T321OnM1QfM50AICfom4jAo//Du7uKKOyMcT9pPCq0tHAOvypnFOZH06QGCujSL
pFsEj7+5vKNEYnsb7B26o/ZzhP8Kl/Jfj8ZrdWUOduiL3/j0dwiulHqr4Gbpcte8kHYmi5kPjjjj
sEh0GSiZLqN39Tem2wDjvj5xYjlDP18paCxy9BAnei8M4r/H9YQfrup4WX3bjEtehKBeKRBuyxj8
fs2Y79VIRt/8TDHnRjAsJxnKzynpW96jxh6MH9APXebUk+tWyEPOEC0O4IZ6FpyiwnRLuiswiYE4
ohmafykzXcZSHqdQneTjRAR9HLGYrj9EYf97SHBZ8vXhRISUsjKP6jFGsDqqF7/yZljXZR/mtAxi
LeLCb+M8OntsUoYTZ4QwlpOClN6CaBc8y8CjatS9/nCjnCVBITLBAORxBufX5iUkbbEMrjl39Ow6
zoB/Gh6NsX6lrsSuV2i3L4LihpBcWZIrDFeMQRDEBUZBLnyMC1DtSqD+IvJmu6hLqliRxh+5DdkW
EeG0ZK5jUnPR2lHp079DTQxqORGmBw5fH9UMtODIyN+WyehpliFg/NcHShTgK2dD0Q+4yFqR+2T8
VEp3uOYRWLC/oJyzMRujjZ8K166cyokonZL+XR4rXzaA1gY2zkXYF8RGThHQE13SN5bsmWl+xx2q
Gn0oXbcM9r/P2YCHTNnVAmDVrn846ZZV36zzQ41s5EDxb5PKzM9sUhYnRkb5sXnOf9Cxm3LLcOiE
Ou2wEc3FeWGiThmgYIlIc4HrHNRXkrEDlw+wmQzFea+oTX/9ZEufujXht9g6yrIa3m87zhlI0w/3
SR2VW0jmmqRY11OHCT7BG7qBF0nMxlBkhkw2GmaIWVidPVAA+ECUlm1Ize8+TfurxZNWijxwmVHm
gH7YN5t2RWwmoUIJM1R7L15WLTliDeyF5EzV/AvMPxPe06iEt8FgNH0+M4vHSq6BK8a2NFAA19kS
xMMdJs8wejo1tbUYd9U3iscAhF6AzfGSUI1iXJHCUhDV/hhZn4+J7Hx43xwHcwAcDeoR0Mqq3+7l
wAskDyJaTBv2ogSsMUYALhIbPqR3WiD5bWYlTneb4qpTTIJhlIl6ehhV5wSpwwnna6gN7Y85rJOs
1f4kjf95se7vETHl8CFE0tLqE74T68snxoA0WCeMmZvszPaAqMIZgxryIkN2Na0TtUl703sjWn76
EFNiCRdCS/A/+hI+tx/MXKu87bzV4GT2DR+WFF1JJ3FhVRdfKY3XQvez5MuFyV+SNohspqPbuyD7
PTC3pMo2MEJbnljhmU56ts3RjDqzzSSiMPlSw8D4MVPlhkSShSzFQrt7LRr0AMgx/m3H/gjXunnH
rstMhUyGFOM5SuAH55qRnqNLyMcGwJBgiT7RS6bFvKexn1QfbMebXFdIz3WHOLJpeU4VVpUsC1zG
+Yc4XSTJPpGj19dsCR9MNc8+NWYO/Q50ETTziobJ2Lgb0CTMRKyicOy1q8vDXKyC209YbeapoUyl
6W4fMN2JbuxIOx/nqM38zXrej2BouuamE4/lgExNJKFjrQvM0u7DljSeSnHlHTrvPbuyVdKsoAsU
bJb9yvUyEDgAKdHF8bLykeKLcgvIcTSTwT+5+BLhKr5cXcmgkL+IzZwZpXaA5IzOHYQ+2LuniH8m
RAr4Zi7f29DbJyenDiB2oV9briU31lYSlJNFfoUXN7QfnKl61CcZMnGUs/UOiyOMSVkzhjk+Zxla
RAD4tR/yXS3LX0ph8q/KwzE4v36n9QnZELGOSdvI6xM3Zai9k3Tns44ImvaJddxKlETZwoEUUiVF
xFLksHRHD1mFHfRc0cvvCTqcEmIuOvJjV9MgfyieFr+3o8p58VWTGFW5mSIttvY80WxMzTz92M9v
sN2fCRUi7ZDIntyISTpohNBrP7G1AoBou3IaOI5tMyGBevZwWekPEESsM4pG9s8a8TDPdy99lgaV
fnUYUTrcu2AwyIz9vmEAe2Ci+XC3ihqNKJWOs7YKxgdEHdD1eySWOgNn1lKnCtej9NbpEX80lVX7
OhxM/e0zxyyUB3BKzskpwnwpXTeYyVRDLi5MAYpLboVqqY458RJQ2fiLBer4KanI2JrciqG5k0qn
HO2tIiop7BlhMZlXNbNsVoOlk4zF0lRK5TpGvliwseyEF1d5/uYKrhi5y+4/S6eVBrjt1x1nf8N5
pA13CSK2pbDGm6HsxL8Q9cVA3W+CaqECvNk2jNqoDnRP+tlkpr29XrPaa8ZrSUcWwvAucgCG9ZBX
kO+Wxw0Q7TfnC8EY2MXw78QUFGOJegoMQOwVT/zeavvE55qDft8GW81G61EZX3vMi9z1f4D04sOk
Lq/ic0c5k2iUSgz9NafY20kio9TDghHrU5m1BXOv3W3aQ59owZawsV6WKRNTwOa0cjci/3vaFWvl
QU3AIOxIObU8b767aMafYyc+KZK9oO5XBr/cNCo48NF2dR4sJKnzDDNf1zsw27Z152gwxhx9dsaF
IebhNqF1IftaYlb+FEbDZksbVv0JSfRMP42JWAD+wL3/RmGWxj7DfYAUsTLEG4rUau9C32DaKlNo
I2BrJNUF3UqCXLb92up+TAgi3BAvsnN8jn7WtEDtFB8a+qRcOVo8IAz30N1i8hbPTmAIe7bC70Ro
J7G+M8KpnqeQhhUHyjZq0ZifgRyMyqt3eKjLT7AwJgx+hNHDE7vt57ZAkR5wD3siYBOR7wid5Egj
vPDgHytU45cHoHuDINuw3HKildJZ5HDtYvbDgoXEO5G1x04BMP/n5uVqwww/xjD/rFSE37Wcz7OY
CCz6KzmwBRa/IA3vfHuC4uSNQ4p3Z15vSO6EteyE+H1f0ZSCvP3M1gArZ8CZXJdGx1rwQurzJGPk
4l/Iwfk4aBesGtwum9P5jDqakPNnLbp852YatMW4E6+R2Hb/05gStfAFEvoPw7pcCzGroyG9aPqH
5sqIZV/WWwLW/vI7tWPaOK4qeHUkODWA7Hsx6dtFqgFJUhQgc+SJU1vtC4+qUifD9byW1Zpl6STs
jLTIUjZBF4n1FOwMUxsVwXQPhQtk0ZFrPdaLzpdEkPJJNGer8e9Br2c55f4KHO6do6C4han10f9y
o5rWhfOgdTin1tbnBdclk/SBBXn7Meq7RVO9DcR75Ym4WAb3qJ+ye7u0y4RhagpvDaU+xJuZOYq0
88nFPnypq6vtWVsiuTK3OVM8tUDAKL1UffPLuba90zZutzNFW7+BTWQypv3vrB+5sLMJx9KFzO0A
xSxJVx+2NH4j+iYms7ru+NmpUfdrobdhNfmv7/QNGRaDg2l5rmzXvsAvx7xRxHhGpYBCtikholsZ
0sD10UeSCX2v5V9WsEKgySXXuc51ROomzoJnRGARXMkCSn0a7o/lHGlgXvSKaMkcFwAI3TJgW95R
ZM1V2MvSZpu3GQSDrh18op3T40yjLF7/ZroZa3XgdSkm3f76FjXqE2+gvkz6LjW7ZgPTMfa9Fozj
210XBh/dI8mKZuTtWFqMctMQZU+oLrAciUzSjozcSfR7EsTUHQlS3qTk1YbSSYoRzpI9yjNlOBUq
htfnWG69x02Uj/U/ojbI3j8Vmhlzc3FFOga6bFt7IVBPKwZM1u3U7pliHh3V6LN1A+t4xNbU6y81
5y8f5zgK9ytCReW/O1sc2Po2ikT2PdzgLltT+y1w959qt/Fn57zjjnTuuaJQY4qPnOnuyex/oSH0
6R6D7K22QAMs4z5OxJ/WD7mPAO4z7WQ/0Q93AmSDgRryCPDhO5m3ohBqJl+KvsewBc/Omy1eOEZU
UCClClVQ5beyN8lPCIao2kkt/b8ZO7mjkVolDXtCks3yaAeejPqk3iXs6lZxPpKWwE9RmWzMo5n/
LtRsKQpj7ZjPFmLzZIBjjIJL8b5kzH/ebjCu7l54EX/CgPdo3/9rMCe109KQ0o9UtNvObjVlHEtu
79qTu7I49fxodwN4+R8dP+Pt1+6BllV3C91LfgNDBgb62UHRQW082f99oQFRjr1sRUPZsa5OIJI3
VWif5g0KlY767FhGVJwTUaeBXoP+Xwr39KSF6wMF9AXIx5Cb7Lvd4Jic+qwGG0nyLUpYIJuShgRZ
xMQsGyexgBJBe9LbczZTeyP3QQAPc8Cx6xp6po/wmqsoRk2S2z9A6pNVT7+Fe7+2DAxsXN4FFVRX
Anj1h7v9lgNxueKVtdhLnRaGOySqe+Qgx8/KKo1ZqAHioOR3xayzcu13fjaOXBgWq2Ru7eccvwlV
rPcR3rIGRw4lzxEvqwGrY6qkNAas9hOxKYatqdhk1DEk+iagavShSDvbdHhF+7svjeId+jDHK/Va
F1bO+rCXKcLiemqHajqY/bsPyNW6uByseuGJwSZZ7qwRKHNVehte/M1cKIpvEX8N9niRYi1ky163
GCQphLI7BOuUvRA4bKBLqx1VA+Ydhl/jOUMo2P0EFIAx/bk/ePK3ez3+CnllNp++j5RekuzLWd5a
sTOTWeyydhkMB6okFL3YBExL/mVg6K82JTukpBY8rVqJ3akg4H7zgHB2Bc5wjx28BZebi/4iWED/
tPCSOXoYo1KHykIyvVISn2AxrGHn6jl2scD53VMqVHub0WPBSEj0qfGFME6RdtvxPsGmaWf27902
w0QIQuFjhGbdGNq0zTBICvAj6WnQuHH+c4+qRl3YedLI51EPHjlWTSYTZCswrECncqBBcUk0V/5m
0z8EjTZbaFop4ZdDQS+VSWwp5w2fDWAmoUtKplx0bIK/a2QiRYeYEwRHfwagn11DF6B1hwGme9xs
IV9U+tVeVFRRdXn8N7DXd8OwVe0l4NIpThRuuXp5dG/vjq9bM7wMyxSkdRNW1Bu0dqJih1CdtIbC
XPvaaHKJA/Xn+YegcKcSYT/8yAJAJ112P1qCx9DxfvRDiizyfYIdNfF9X0QL8w/+Nh2qI5XVRlmF
FJHQ3wzoVWYPxHWVs0VB5TBkUSnaNaex3HWKkuDx7MoXXeblQ+VAT8mDwJgxQWkz3+OV9Sy2Lb4c
fPol6yzIlbpiHoxvhRWDye84BKyiQI8bJJb3Cntk3H6ku7uHsRp/Vizc+4js6p9WrNXj5ToS76lu
EKUGce/YY1mhi6zZIwtiTVYDLwE8oeN5nPwJV00GeYHX/o+ZKBrf8pcuM/D5eMnMU74vUnYvm2DK
ClgePlK5PcG3wGMIdnIaIlCmhXA2a4q04v+h0Q9B9U9VnIT8DpERDJ7kjp5ieP7mKAOYh56gEfpi
SimDXfzHVBToiWkH5suQ/DwJaqBzhvyr1qewBQoHaK0oF9IdnX6kFCIdvv6tTlm6RqXzo5qerBHE
ln/yBLLrdtCZmEGQIAueAwmw7tVPbTYi9oLsLlxyOMZGkF2jH55Az5eN9cvFM8j5gwh+/UaW834i
FkNOFHatZTAWI/S7jCRnx5gtqsknzsaTNtjW06fvNJsU76Jk/iba37YVV+ulnanfKoYT2l3s5xCy
/KOUitDard1LSj84fiT+/T2A5UHu4X0qq20jeEnXs1AspFXpq2uVDt8ROPf99cvaNnycxtf+XIpO
cdsLA8bv7L4kYM2VPuAAk3bIbIF5Xh8k6Wz5K8HWuLk5vTMybJJu31ssSITBfMGKgKrceGdKO41I
aDoxfw9pPSemLBdYwC9/FHbigI+tppmavLO9jo2KZ2ciLIAeEjBWtJLZkXf88vd/qnpHFXBGr5zX
nzclWqskww9xWHxAjc9xEFXHAluFVhaJMDZqyFahld1sk0XFfoE+71wAx34sx4bOBx4R2Ek8f9D6
7amE8/8uJWYmvWKABC3lzB+qQSWRT5AXp4+b6O1B4lKiHVyKArimdQi7jMyCO8tUtdMXUwdXTyXY
jvfbZmpHbbXILUNrux3Bz7HtPJngVmjZt1BJAHNJN+zGRbQ+p0Jn9p5sGCHXj8wWvAABG2gausmc
fYLW5jObmsU2GyJijb3zUKK9aRpxTIInf5b6uukk8lOftG4rokCLY9CLOM4S8AI00Widx1k87D9O
1Dk2dXstY/ffNqjOtgFdIT491JewDqgFmmytP8SSjP5gco8uHHN/GfUsqUbo++BoR+4LbYrUCtye
vexkt4MYlCm/ua9QAfjPLkAXOFl4bCxyI7ABwwFh+cSGLVc2z/XqNk8vtthmIjq5joesRnzGKOAF
eel+7B3mFeQb+WCVWC/BWuXrIFw1xMxaE0eSSfwzwcbqXcFq4mBrEsvuDqbcvR2ykBO2et4lyadm
AEuEmUyKBeUeeTMAkRux+jDHUD0ydA9KaWjjJEV9tZVIQrpQYhWBQXzvSVTIH1kj9vwZjHsqyqO7
m+fDAbSt4j3WFTAHVI2e45XjMNEz7BLfBQLwljjusr1r2QPvwIP+lIdMPbvOcJoIgihYbS6oL4gD
gCselWemDI6HxYfS2FPIqW7Cc/6zzgI3Zr8v/TUMjVCOg17SWqw3Winb9C6xvJ4v34dAjOMNVI1f
dvJY3YfKwPxQIjB282iEUp4rVXzpRsn2TWJNTInqUvLmi43HftmPx9GG6UKDmC8lGe8HqKv/Ozig
YVphWHeBqzkiVzGLDlfyyDvIArQIdYsJc3ceUMI6aq4B7ekJvcesSBY3yhO4FhzG5gzweCuKvgGB
cnYlyZxKF3WaA/PdH/lp2WdOA/7KOJYYfjJ7hK1SNDxfM+j213Ls56fe7Xy2tdtq1H7rSmHWxvKH
g7iF7LGKBEYQ12yJG2YcUCUzBVWgV5evF1sbN1ugYSwBX+aEdvn1bY9s6JCezPSweeADXGfsrrzj
oA5sUYnnXEbRO7jcZM8exCtiX9dAZmlpj+a5P2W6SaIKeJ0hghs4WPo170Q5ojnWzSWppH2Kpzuy
/O0TooBGz/a94FRh2KoYQ3F8FaIqB5Pc5oOZRKt/Q3GxdsDbZbZZEZNBTY/4m/DC6agvRAhuJpY6
YKthm1A6geTZUmc+6NyHGUsW3XCAk4GRsDOwGL/oPuY8HrQeIzYNvE7K3DPbEMVBWmDxK9vLM+E2
IMlr6aKPV4ey6U9CfiA24OSG7WkuKD64K5a6SpWbB+Cr2iQyyMeJmAhx5AgtDimQCBALPAdyty0Z
YW0yHI1KOnrhGM74mVt9vVGPFxTZC/D3UpEPVPC5n6jo4ceb7r19PZ0sA+trIgjOellaOze3wQJ2
KOgUuFQ6EIUNmgc68jlQPrr+yqsZEUzqYPyIQogal7YzxDh213OaWXmq7XHWEIa85HuAKOHuftHZ
ymxQUDQV81Bd+uYj29bS8/9UTuMdw0dB75pCvJWLXukyFlRal33Z6hM7nSAELtmU9gsbcTXl1Sjo
Q8HZtCrGFn1dMup2jHXH70uL2r3O3o9tA8wfe9l/9O+/v0sGGZrSo98QAIIJQIUS40jCKkrKygbA
AHl8auXOG2Rsk9zNFushHIB9/BchFW+XMlGTP6cqgMbKhQ3adFvY+7ndevfxs6YO6U/viXN0s26n
JGbiqc7FZZc/MOiqUodKRWTsB3d6bzmOsLcsdmPEyLe1xLwQOb9bmLkzcncrXw23i53+pTJW7ST1
i/G2DOZVrlJmBCiOCLpRdPp6fxGHmLK1GgZG+RehznzcmZb4DIT4EjOuL7987pRsPilW2koI8r5e
Z/18W9bVFKrEStd2DhiMPMhwzipTPXnYzHMMs1Ee7Mczp19m+rVmYbDCb6bGiOnCSaXngMy9j/0y
ug7hC2dnMX+rDRlJPd3yDkCUSZdf0uqeXLDtLJx1Ou6dQg3pPrp4BgXyAL7vxEfsg4VoKymlzl3U
GRHTYO0Q+xXMZNRgNPPCF3VY5TgsynZvHBvTKchCl6R2QDVdwGJlDVLpkpH24nSUZcMMywZVmE0l
uopDp7dJbL14KWMLfYERJUGTRDwTE6fD3VWRJLanmjN1Bi4Cu+WnaG6ALmlBCzla1zfujmDtNX4i
+8Vrc+aTp/XZAxHnCz54IOn2xHofRR/oWSrwJ9jfSK+8RenGCW+rvLTBXeTCR8W+crq4IYLpVEe6
yZSPh7kYKB6Gy8z2l4cD3yv/BM4PlXRmohB+0Wk9nfMg2CrzSyF9RL9152bb0nIVT3N44IC3ZX3h
hwTg/bGCR8wDf8B38ucQMZBB6Sux63JWiCA3wddm7aA7XCxLlLVgxKy44gS2MPMDDjxPu6UZx1Zx
26brHtdRVF7uyhG/AuzXmIwLS4BMKkq7w+wm2kKcFK2AhXrbEbZOSqveVH2JLFsLdv3+31W7+OYO
J+sMxGJWGpSDwOAFngF+t/vDhqlfKMMP/ZDORbDU2XqrMQIEO40aOcUI7RelV133pJUNolusYXB5
dK8bBLdQfxYcvKBYf8hqABqIs6Kf/JtV2ZKq1hFb0p30WjTc6tEXQeMAHg+L/ltADDPMNcenupIe
W9Y2VvcdFWKPYM1BtZW0te35ylVwIhEFdwmXqEYUV5JXdkJUl+hSttss//xGixH4KPPxYBYB4yST
c/LtBobVslO0/sgEizu9sFk4i8FkwXk9bQ10ZmnCzUQn4qMwDiC/PqwTeKpRWKar6bGVa6kONSrh
ygtwluYh4sqdI18HSd9IGC8j3/0cDIugfz0JCMvDaGBQLdANcF3xuJF8OmcIYqZilIhT2VQsgx65
OxFrB880QI2pD9lC81P4WjsRQH1LR8vPxXBlWZ+5V/EjoyInAjBhqVzk1nGE8Ofj+f8uKmQpDLyv
Y1yo+WRn49rwR9SSeVZDVKztIuH6KBuHM/ZXWS/m+8OO53N3F0ehstyxLX04viwZMT+U1ifGTYJ1
paAQxMYw+qqfoxQin2UbzKgrZXnbBB0aQVty9tteLvjFQQmQw7SPWXLxJTfHvW+J6oDJfvQ9em9T
xhCBpguNzqRFWMMZLlh7y/nBTBTI33kIVaTS6xwXzEzSmgx6HfRro2zdda8579scDRe6BkqH3YbH
SED3lSrWmtMSBMlq/DZ/yGS7HNvjD/ZInjfKZpf3UEmv+lcEg4hMVT+qibVxQmBsCvekKj/be2SA
T4kJSkhcVe6k3DkIHBi+rHUa2JOuFApqN/rm1ABUcGSgJNiqCvVCv+gcadmPf6c1SfAKz+fnLe8p
G0sgME8tdBoXXnWcCDmhk9r7O+bwZ7/bx8GqNsCFuTkQ3bUf7AhkwUz0npzG8gVW7L9uGG+SRflw
YkGT5AWOL4eJx5yxudjs4sM78TVC2MvQD58Up4Hg8kv9hj6eUNviASRtnj/xuRcNb6FKdcP22sGg
4oatWYujfNdPgIeHK3Hof770MWH1VflCnv1F+y8hOYahJtab6Q4rwYUpshcBLTVb/2QWHZFBVP6+
pBnDlARSLZN/aUq8qxvEp2ToqrrmWaymBIliQoOV6ZtidXA3zCIc00jbbHL1HZ3QtjoLBr0QNRIV
/723G0KE5wjPNjUf1KeJN/gQAg0YfxGq8ztGhOdjiOR/rTk04loct8mANtyI7kSVWdyYNy+6zKiK
F45TmxwdbIhqMb4ixar0c8PNpHJRZlpKgMCD+X4nu4MAXwDQLJbgyUFrGOdCAbCpGAtAT/WSbo7F
VZINou0pQQdva7ndhQYH1GtHSncisJyn3iAV93lvKBjY0jVRDPyY3ZwPayul35GCcXqRTJEijKyL
Hh+cIkIX/031ES5JuVjJyc2GZvKQgBiJdwtZYLk6VxOYfmDkXaJJKoW+miY1P5TUwoD+1sseOooY
okavdQAg2RkMyPEUemSc+oEhjvlDlPw5SxcNIAvT9ekxet23zSaRQdzcYYXQ4RPggVsJgL48qOyH
P0MgfgQdRAs7sp10ZOZvuD8fagWb9/2P6J/wi/adzZovy9bU2aExL/Hpq6tGbF5U8/FHk/zDTEXg
ANutbFL1oZNrmEys1LcOB+BoOKydR97G6idiCXPKbRIgFDESnStKQt4Rl5cyzxi9P2RGLH70zSpi
MkI/I6veSRFiUYj0RKLc63Mvw9nKxiIsfUQP0onRKGEDIR+KpOKq0V8QiGlu4QGOyx1gfrTPBNLu
nY7HxrLtPNiR+NED7QoPviKt5S3oC0LbHgZXM4eVGYRVKxoqZ8H80h1+xua9rWa4KAm0JURsVCGz
9blKDIPslcSlwPJTJ8M/nbylMCcpC+T4NpQNWxMHcgbI4ODVeS46Yv0waBFJAfLviXnJhmhfyhNZ
FlH9DOEpKM9p4Q2pgM0cUs/dVGzE1jPV8BnTO4P8kTaf/7V/UoTzjgMSa58KYfFV1am6oSvzNIFV
deJCH/McrIITKbM7GXXs00w3wQw1uHw4CamUJFwcwkVdKr81VnpOsKIHNiwUgEXm3qgDFl0bUOve
a1N32XDaGi/beSfXDas9yNFXrGz2/P2ynOBVNa9roAM2vry8tUWJEvsqxzB3po738YzwuJ6hr4BP
HKe8LceTY1jHKZQoRTWr8fyce6yZ9H8DTpsIpz0VEoIQn0gbMec7l/dVtob9BZjynJnPXEkbtUYc
flSqRKU/oDEXBBhCggZdHy7vJEKPPQByrAn7I3qEbaHRJu3Oj3mEWYEMIEH/dyyqLV+0qmPwSWF0
gdwKtpQuPnSsohYBUnW4w1AZNBJSVPEzyPqlZ7FknMtINr7EB+4humPhWEg5/N6rXN+P2FqTOrWM
7lA863yNOtU8ZNZ3l0n5zjnmXtHkzLIUiBZft0jAN5w4/lu08DE+omFZ8dF7BLdmR7c6y2ks8gVb
bFIioFV4QURKN31VzYjgaqA86txeZuxROD3Y/3XtuhinlXY1xU0FvrdlYYChOkVJralzSKe0/Orw
vifvPC8Ty5B0FGw3b/o1U/KIN80FAkPCaAXeAlRfnvFpk4WlOSGUIM9wqM6aho53C7Mn312g9WX0
OY3StzS3W8hfVDrfm4XEsa5tTDHeE5Kf4fu83qQxhw/vcmCTQpTBvlEpduhg/FWiXmyXYCGu5/C1
1fspAO6S8ELOR/Htw+aQL/F5S6QR7c4z6xZjJNCrANe4KisgyRnYoiKa2RLT9gG8BNyb8WJs+00O
dPa0CNf9Az0j1Z2PdFsjOfEcfcsHYh28i7rSGSGdJZgCv4RP2Ie9G60AL9Ps5inLAwUJJuZsj143
6ubkeubgBy6SYZ0c4k4s3+wu3SFHCFcrIfaIFiVYroGOII/eSCAvfM3EeCeqHVUShOLek3gkUdkY
+CVN4B4rIyerFpY2RDD3vj4nYe3J1qTHl6mjizIW86TEB5hEBA6T2vlAcxPW/gteJLjOBp4gyU59
YBqN98GADcnwJrBu3VHtjv0BEm+Shs+TfcbTJr1NWeJVKxrz6eIt7pohWWq+baXRxCpJjHqHusga
YiOk8T3sdfh7mRjUrujtwlGj3fp5rJQQKvZAitIC+UfZQIRs2Mrh6T+riBzckeO1q5+l0+y7P0ip
Zp81uQCDJ7Sn+IiSS0LQxFB6NRSFXMWuXs5PC8FeORv5/CJ8sy/1d3SAWAZNgor5gnzUGRnwjrC+
53bUACxqrdknGJNhmmnV4yF2/o8n9jRgo7jfrcvIQlE7HL38GW3EuUwOBy5naod5cjxowQ9Tlv/u
pS5H8p0Lphz1qD9Z4txuDPrXUv3A3QzZMmb6FN566gCm5hoqix519qnNd7wnsMz5O+Qr5tzrdsYE
a4Ts0mytlvIVL+VCEPosnb+o6qtwz7IKXoxswXzJXzOWsthy5w8ERQyOdhlWJMDfIZGEWTQBBDSI
HDF3iuvpOQ+fRhvAdjTECd8HCb5zxKBY1lvSjDgCdy2mtacXBdUUR25Jug2tfhfDbPsnTexUzcDT
jmW+a0fIMz0beapa2A0x0sm0KOtDMe6O5t3ofDdUFW704ESFlJfe7mrC+YL/h3zWu+ZlXrUqzfc0
flbEQcJNEZxyyHPccE8W5MofZdAWNwQacwNrOremYwdCf4VPIyUhikkZtywS+OccCSqAdGmMxeNp
sX/frQ4uCty5ZCSaY8n2p1rHRMngGaOwvJRJ+ufinMKmEyu2gr1SeBK6T6uc7xl792vmO3K7Q1db
TF1JWkyhpL0cHODZMUlrdd/3f0LsKANk2Trh63ZBrhf5sYs2GutZkGhwpHSbuEx/N+j3WB3l0WGv
2F6FTuA+7J2Xi2gTG6D5WUVk0Wq2VsnMYj0LIHcg4y+OHw/rrvENN+MsY6pE72EGQWdU+ztaHr2h
pBWEV1m12+vp0h4IA+YnaKbGEe7Gzd8+UP76FqmPArEh/dJ/oZ2rIGlzcOHbUQNCcc6a0zgXux0C
/aUK3+aeSoCVNcLrFYrFSVni1QF80XQmbE7j7Ami+W1efhDAB5KnD2BkuM7JT7e55lS9QkmStHTn
E5L1FVC74MIH+e0aGochpxUzN3BSG+UsOeiDOYrb1cRyNhbJB7BmXvRvdrn3luxvdsPCGdqhLuCr
wjP/VuQTgV0BNrqlRdHuBAWqtkTYJC5SGbwgy9vK79zgXx/3gk08BgUPEf0ZeUQWK/DtvxokEEmf
afVJ7t9dZyxvZ2YxpDvUxEVMyVVCrQW6hAIZEe/eqlPnfdlsgAqEDLjcoyc6koNWR5JrVx4nZAgp
d9CuLuJcwUi1G3gqnjFXHYoR4G/ihhU6M81z006K7umyAdot8qPXeazSOu8L8L/YaUztubPcVHo1
Po+cfYs8Ujw84ln24n38DYzXqA4vWemnX6ztjjEa6LqoX1PiXT2pz7kd1/N/wIB1jVHW0PMuWYLn
b00V4tIzDFTdOCLNeuCU1P2SuuWllnrb10HAqAgjOEmDcmxdvryxCies2r9msvOz8UTGt3l/ZYvz
Is+QNEpdHggXAlDn5f4RFSyTMF1X3TFpzBH3529hhaly/obs+2c3aN7VQURisQEUNtzkvQwHl2ek
A7SKhBS8xFbiKYcxm5i3U2XUS3bvC3eT3rnrydnQaCv9V6nxWGRpg7pztXeC97FejzsoqYqHp+3h
jd3aLa9RNNCKTSx1CHf36LFPR3WJNiaG87NceoXrAt6YTZx4sYOF83uYmboOHyNppVNXSSOkUV/R
xzRsAR9IlEQT1n1HCHIHF2lABiHSR1/PzMEmuwiuOb/mUXLOWZBK7zKXN9Q+5RYNgUyTk2fn0RF2
4YOgjnML7Tw89btWNxIZbRj9HKGsq96kqVbaY/rrV42U7kAJysVHB/0CvG1H+0aec6oRJfumxqph
CESuaJP8OXzJjZGSspUUeSQRQk/u32yGpINygDXveIDsKhov1S7X/vKIKKKiX6zUcQ0pJIeXPA2h
LSJC0TmRb8ZNETko2i6s2hcfLyubmVpjAP153zD1lJydw1/u1SR+EooWs/+JTch/81kSlzPUSLmF
H7i4AOrZam5l0ihWT+c/i1lYOb+4jaFXm1q53FkrdioN3pL0JtPHfo0zmwqPhPuH/cms9Xqwih2f
XS83efDUk946IDCYFnrkupYFJCHnQ667wOi90+T9kucOez3MEYpsQRIgd0gKG3ioJKptmR+/K+eI
mfUxP+6K0XfbLOJdn2Wwq8xmN+mV6zdy1qGFuMsjT67MZZcvWuUuitR2nbqdbemKKlv9Oydn4v6a
UeOgOJkf4RS8j9qexPOPySC5FKiV5ut/d93OpSDaIAunbmHJI2Q2Ix/MjmLIXSooRl09PO4IWRGe
q8E7qRp6xCbbTk3Ph6wnmjvTOKEvtBNoz7b7/IOAEEd7rQCOhsEiSo7t/cxAiPdg9Hnr3Na6i1sO
92pTplfQ3my0PM1JOZ6cNGobxmu1vzShLfpcX51vRd6IxWiWicBzeK570YIidSTem56ee+QNlEsJ
/ZfKwGZmSR0cGOSeGxFDmrSl6XCG1JlJ1jtyaoKAoF5SFifPejQ48zpKvfWWu2qUyeOab4kRBr6Q
b1RYrLfiCwM8cfiQn9Pedyrl68iJ4PMv/ZZjaZ5UdL35pv91EnyYvi3aWcBb4p1+g/+IcBtisB7O
H/KZyun9yhwreVx6lBfIwfvyx2vSpZIH2XOgiWpJH7N3I+C1N5btGHfkh6gzJT8OQfnclGXG5ybI
2SCujKK8hKFXv+pwDeujj2ZuiJ8nsRlvXnG/9wZH3jsHcXzgDyGX36XV+iC9aREebpXxNL6VhPhx
UpGXyWMBSK7fZCoxco1VLMnsgeNbRlHK9ZD5HEKspcMerNVGORNy0ZtYXWlQqwH788D2MDic8TGW
HNhBFRPVg47+8NTcgkrX1ncjyRPc+iXeGYZAklErb3NmqBEh3/S9FLoi7EqlstNlj1BMLrSKk5Ot
3edLMGZIIfN2MUBu0B0FPSgLQ+74R3rR8Mbavr40v1XYHjQTtdiOnCG9Cga1zdUk17QuYGl/tzcO
8MeIrSYTQvZ1PrfOc/ubGWcyzQMBeOyz5ZhmM0xytdPsfRDArAoTsLgH5NpaT0M2wMrv6UfwAfq4
LwCkB1yD0NlI7ZNwwsvuUh7UZUOBeyoWRQPSjgOIHLlV6gCUavHaZqzkdeLMVaGosKhK48arc0Vk
7qNdFGlGw7/9xwn7G5SqmmqUYoXnt8K5nlRDeVIZzv33/AoVbyyjC7iw50YAVAT5GGpidZ3Eydwz
iCMtr/ey5Kdk/VIO8rC6yhkUo3tg3lIUI14uPyfJbtKpqy/QCPVdoIwNcccp+tQ5daZvcJ6JX6KL
luHZbbF4idgeFEhVboep8MV+GgQAuyNzIslylLFmBW0RrEUziRJyucePBAlop2D9NSpSLn7Fbz1A
imfeP4gnRouw1Z6BbsY8gIWOs8gGtEQND7u6hMBRn8cEjItRwGhs2yo8In0Zln6PkOW26B1FfsI4
wMUqCtJJUUbvi6RpE9pBYt6UzrJFZFSH8s6TlbFFFCsfwCUYBU9CWJb0yhZqJ6snJ96uOhFDUa0t
eg5Snj8D75zIR1q5sOJ5m+tWjxpHzPLgXCFZV9fXoW+g/HH2Ewcnbbv6P4axE+OGWE2Ufz1bLI9t
1bkZIJE9tFhG59rraeaAxapDniZutFK0jCGq2t2uYo95Y5/4yB3AmNZlD7JrGnJOCkGyd18e+SP+
pQZYMR5/zHwNTv7eCBotAgwlsGkTojCyQjHaxwHWWKu9xgYhIJbO6Iu/0VBmCs9BoJ+w+c7FEGMN
oYuymL4ZDyiCG1FY4blW+6sU/MSCC9OVR6TRlUeHVbIUPL8qfoMhTxLAvgo3n3VeJhdct95wRbJS
YUOqoW0SsvjLZnYBhhtlEq14L5m9K6gIxzcPePODhs296tbm6ehc6Jj9bZcg4L/M38MRsso3zWKu
adxDatfC+SAz7EtA07Cqzqhd0i7SNhb+ChG0p/S/uXgi8Z9Saorg5LBDMVcn+gPBzAoXBdX8qy0Q
AtQ63UDC5967bEopFQ1WfTGVpMHceQJq0qzxPJ7t7q1V8a8wIsGVHxZexhYyow4pw69qoTzH31av
Ng2LLGDDv4xmWZ+t3R/iOBbrzG8ulspG+slsr6EOsUDCxWc7S5zS+5BFVNz9AkLw+8xlY9FQOKqz
GunzTv3WzxmHB5wTA1PPNqXXTjdzIWfu7BzWoWVM2NScmmZ4H4u/w2DcH/B8i40BgBarnvTD8KOf
T6t8KUZbwzUGSywncdXGF+mhQ5fyWmF/Im3IvPaYAjkxA4/LZALywV2LQ9KPxWOAdA2d2WWJBw/4
BHHmBq75Qn1u4CruumV6LkZonAU0JRCKZYAbwqXF7j0/h3aYCOBVibQlgSG2IIYxl7D8SRZ7/t0s
0sdgQdJhvcCuOQ8ecldyLeK7i3Jv5Wot1yF3cx/sVbme3LgUCBuWVCI8jsWVCJpZHaSIh7gH57qP
6PZzSvfClUhwJXCb864YCXRnXLolM5rPdSFklIoKXjH+lagHn4/+oRxynVYxoDp7QKPtlv7cQxeB
Fvb6QznQ564RJMPy5nJRepi+rytPTDU5QT43Y0DKp7O6avxdr4XL+Z9y7RRtMbDLjC1yBOhD8CmI
nZvILtJ3WCEDdeUZH7l1VVrApi6sobTFLD7IXzXdeUFq7X6V086oZKltioOzPVdmoLrYxT8oxXHg
DOc3c4TOnybZ3OL2SMFhE3szu3C3duQSNziEHWBMm685Y5RxMNiRZt/XLeww2pJIlvxHcTU8BXsz
aVqdJ4zwXVz3UT31FU9+wM8+YNGrccXqXaOK92ndRew+1Ni7OixNHomy0u1lbC7pafSk2TrhrCad
4MYfhET7xt+yJyyuS9+AilohLTaf12eourQEfmO76l+u3uSYOo9ezIGCwLO1qpr5QTIQ/RUDGMHr
Dde4yZDKo4ZyeZHbCDAAj+JRVpGVh0rvtfXw3uKk3dZnLro7IcEVnm29mXaWQ8w4D5w+tuQFxrhl
d0M1NgtKi83aZDiyUrkk2P1oVZRB+lJQUxnc1vbRGkwMxzHuzOad2SPdYgbtm8MPmnWvGJvt86xK
voP5rHsHcTB15yPPRndckhMjc3Y9MyGsP/7O2guibjqtY4BvKOjTlwX1t67eBbmEhCQ5tBZU+P3s
sXEJ70aXKKS3zOxZDB9LnoAZlteSW2aigzP9vl2Fyzj8ZfhrUa2x9vJdElNjoe4STOUNjyS3nwjp
DBO/GTi0sFIwNHmPjeq/wswUzgDKBFWiOmXxQIit6vthw8gBoWWkF9l3tnZo7Dhd3FyQugTCgK7a
zJVcTJEmhv/tyr/JXoPiJrvxy4gzdgCwkChaQE95ogPI7nqpm9IOvWox16SszasNoA0c5HY5tNRk
ZGtCmDs0Cpoqj/E7M9dsmJ0eVyWij8FcVF8uTtbYwVECWMiGi9PtueHdAy5Uzcn6BnVki+GIOOgp
vWdhAfgjK+NQ5y8+QZTi0vI+Dmp2m/CwwtwnrriJKxbDxlq5mLc5dcuP3fzxmladyUQMCq2AQ7Rj
pRbibiXcOThFra7rUikkLEWSr5E5x/NmIkIr1Vj+VZDn0u3GpOA3S0hBEtKTimXw/2SBH7XKgyYZ
KkIlYojsxOpabsrr9P/NTShCOV+4kwGDKA6AGuRrC/sgsNlzYTA4F3UokRiDS7ZnnCsNNtVmQOGg
ZBj/rlgXJPG0ru/0tBg6H8V6aV3656G3959mB1SCArZqYzGeDP/GVMfph7UdOcAqsPbRH8Qajpzj
7U/1EZBgcbUv07UU/fDkM6r7kdopm96sdd5AumePPVkoAbUHPswGl/eWaeSWiD+67wM4rmYRDNC+
pT/uaHe418f/x7L0xkjLYh/BX9HkvwNtI3g1DR8QiFK2OdMLP+7zoLcEPqMXpla4LsAHIFpZp3gJ
Co6FOJHPy15pi1ogq/92dpmrU5T6E2EOSm902qfpxx3gzJTfU/YGaSVHpG9RbWIKnvXx1kGeBt1N
+IPhlqleD9GTyHcPirLIqxiDprHPZsq2bOhVbBFOW4oobeT2uoGeam/3heFy+w+TjpnpCj+3oKhc
4qWdteMsDuINZX/mfUFPPh9l7lf6uH4SuYXdngks4tMkBHqKxCTOI6SkUEgT1wN1enbKsUmLPPF3
IGkPmQF/M3MRJadhWWTZqJzIP8a5gHvYh1joaQucGFM3huE9msMMazq4SgK6hADs3bc7tI5gUQt/
PAaHb68yL39oWxiRjO8BVp0zeCXWHUP98FaQ31SMPGDMOdpOI1LLxAXZXo2TlU3RQIZu2smjqSB/
n0LcPviHkUxIPr+EPlLEYjOFNbqeHupzmA3qNcAfpjuvDxa4ZmmGoCP+Kok2w45bBkxjAl6U70mL
++aOvZWlSywK9NySypziXR4WCtAtVh97NzW458w3Wexj8C8JDrep/Pxhk1Oi1ncqmiGFNagquzTQ
/VNjs5i+ROYOGKzLbffyqwN3baDYpkYU6FxhqF/4ZSrAwcQKQgoHsTQ5ywN7YLJrOuZGunveKJgg
oheTgdTS1a/ZeXFMtO85811JJuJyJ+8a0d+6AFq3j9fKJlKydst3EuiZtcJZkaPJRGmu6c73gOno
8thQEXnbLy3YEpsOqjDFPZArOupTajkfpIik2KypQGT3J5tjo0Q8uoVLmqXzp96fmV2/qU1jvvVx
3iV4Y0zCt1B910uuuD0oPpIu4+Wtbu1r886Seu0zJY1Gsliyl8Aar07rq+N4ifRSzyc2rlhhlMCv
XZLyDm5c3N8O75u4aebQUIDZYnSftIs9MfiveEtcWk56uJyQ7O4GkTixl2ZBVnacdkeplbO8d18Y
uQ/lSNK4sGOExyKwWBw7f6mEuDDCToBajt/GaDUMIcJFnkeZpxwqr97RZ4uwWdCs+YVL94lxVFnr
75jX8SMwYb9nTlXvvETbLYGjN3UgyGe8bw8lQIvgXMbYV/tM2rtomlDymJly8YUkBEue7fy/0Tas
pAe/aF2pA8xaJ6IhOIRwPdUsKNIeQXGsbmx+nnyHTrOebIFfe0Z3i36oYOx7fn2Ejb8QRzSbEyQ3
BFalY1hK06ILlsKYikeU+a6IKZ21hORJskL54NXWTX/VLVds3zv+nTlvx7AjkLDIuNVUd9nSsAzJ
dBvS0EiZyyvSODwJHnyU/1dJapcoHvYfWWrWqnVyxT+OOkQG5IYscEVqVRSIoT4Vqt50VZIDUaOH
y8i6JuNxSfwmEp8EaNVea99zteYD7ruKcanjhazOuRJXR0ETvRNAVxqybA5Qu2CuXvAXAcNVVh+D
pZCYRHV7NVHmOG9xu+TUnjxslKGpSGZbtgEYoUR5RfR1z+qrPCWcMEqn5fJ29Fy35rw2urBvMLtz
99sc3RemSm23+WI+gu9tIXPRcDdLpQSmCdDc5vvhY+XrZEl7xEKcCMrWyMOnpvJL3Vfvh1LvOSuC
2LZH0X5bGWV7cRVZQk4Kh1wlLKbjDJY+NRBQSYSiVYSSAH+s4srbCVf8NxVCXWbzEoZf7O4QodZb
X6E8JpEY2HGA9KOnatDR6TkDoo9XS3m0pgPXQ1R+6zjxmkwwLG7JUuYaD0dY6zR52ckKhRG9Gc0N
glcDYFdNcCYekbrNNDvQLJQTviywtW61ESG6eUTMrrQDTCQLEg59UOtPGKof05AgyjHJNVcXm+e8
TecItUZIVn+yRuwGd1KMpiBtAdJhx0rZBHgRWxaiUwILpc63d2y/cwqhV9Bw/WdjlZExqdWLjqr7
XrIKfBNkx4jsmcjRWUMu4IIAAkI12dHRfQoYus9NDNBPm/l40eejYV0qtOa29vIuSqYGloZttsth
laERmJZX+B8PsSjek3GGw1kTJ7clNJ2pJ2pAV0a5AbTHP7i5VgB7oXDti5pEKxuH5Vq/6NAdZQIS
gP+YM6K8g/EpWdhJSvBWhRThqITBe8h6+98Ug1OtVbh07PYIL4kQ6Mj07MQedxL41AvKVC3DMD2i
9HYbEUtIE22JHzFOluHvzsLVM8P/Z3Dj28q/BZaiuKVuBJePtyVYqzNoEaZ38+m10yIYx4aLE4vi
oaEN4q9DJ/Ce1eEo2CR/n5T7DNTMVAhBZr4gIHiZDxCgkHUHuEMqs3JXF89lxyKDN2TIW00LVe4k
p3efcXXR3CvcG75XlPilzpIX9YF5qoZUgXkzSor2/v06JDhjFsyAh11enCXrDeERuQPx8id1c5H2
acS7aS+Z+i5B+tBKVcILwDHT5psYRqO0zcV3Fz7iKWjP2ar3RUUZrcoRVev/Z/EtZ11PHS+iV6yj
by0P0Z/3KZhQ8DP/B7E/ke2VuyHWbQUPFOiZCfa3EwYMDDuTWzlqvEuKLNLFhLwABqHjilxmb5mS
0h0zsf8FXdKViBcF3v91NZ1mY50uON5meZmEpih2xboXpQxuTUvX3YYsdyzLAy+d+7c0z1w3enCM
kxrWB/3UUYUhlPQGl0DG9CVcm8BWiPi8Q/UFexNkz+M+IDGahaY8NZi5LgGAxtccGGTBpK/fuvff
GqbuXvpcp4XByVaXEXbUoBcZf1sNpNJcpE1xwMuhvERUqYhst9BFrm88f458wsZGsvGmhyOVlXRq
u9nb67EqV5cce+Hp0diV0AbyFrsg4F0k/sth0ny09Lhgy4880XNaBfdGNrJmorv3oLIPGA0NEgtr
lDriaKbYOu2HiAm2bqPNpG1WTXKNKRljguzd/s/YdiOFJ9Yt35ZATeKmmM1RBP4r8pyqcNVr+Smk
DSwC3JuBZctfqHOKESww4qr9lILkBYEXkT8PVcPLARppZV8PzAm3ZEUlUe3oyPBVzeRZvwE2Nr6l
SWhITbLhdKC81CC3mJ3RedfMZL+39003jhD54RFqODGV/SG2uBbDs9ibQwvB1e4mPZ/rkLk2igd7
71YPWScRTrdYYUo/zR1ieCPyh3ZNnK1dlu/mn9fXuqBN+caWX7cihzbCbJNl2gqRF2Xqt8WTdX8+
+K09hjzVxKBnebDnDg8zQEjwwJqOOwZzxhZeA0DGNvOOU97v59QvVbXmZDtyo7rY5JOnHDApaqiI
nd8ZvV3yFVaeau6gnqivYAKCIJielz0VTG5CrJ6gHpc5SqFD+9R3uzMdrFCwhn+c7TFApy/dsa0Y
NEgxWYeCqMcjM0mhI3WKYlUlxcRBItaI1rAd/w6jpsb8As2Y0nUfauFpNRPB8XjJadVWpXhtK9+1
uvp3b19FHYMuqcHhLC2T9kdMY0/1SC+YLLmk4/iR1ncS8BTP1AWksPkKychCCwzHbSL2zCpjkj2Q
iqWsrf57OG5DCgMvjpkMooQDxJm9A7zV3PfwPIbxCdnwf0fwt0DMebago0Pj6ueJgMk3hFgzWYSw
nDwnvw3Ew99VlCt60Psrz4lGIByNdbo/ysgbqQzoBkasPZPGxN8gk06m1VbDGffKCIlPm5F7sNPw
LoYAIdptsjNBzTQnZ+yPU7/+qQAUrRtmzRTAtqY8yLZrGhcNfojvppLnEDjENffvIuYdiFt9GMSH
sotWEzhD5YP2XgpAlvHfRUdZ28iEL7F+yxdQC/yN/sWVLhJGCizFfOV+gz+eul9TPD/e1Wfnxiqm
fvp2TrSqdEOQrGr8RAkRTSfYpW5LWeLzRy+ErqRH2fNtcWH2Xlxu3a2Vb5D1OqXQxXJtWjDPNN/w
LNUFHoW8KsfPaJvdou8vc2eqRt7vmS+17BruzO5bWdJjigZukLEx/lyj6BAbAKVLnyFhHYeOJXoM
OC0sT+mS5hpRNSAtJRVjWDBOgEilGzalduZd2bicfWtPC6wPq/04zQozAT9VnX3Ho8mt1WapG3fj
Fb0fsEIXmORkCTdGnmPDzAa+cVaeE+YY5jggy8F+Wbt/0zt7h4tdZgyclTnRsfysX8rGqSF4dmAX
QXQo9dJvEDhXWTmK4xj87CVBBCACH/uT+jCUut9th/o2RMYHkVrDNunNL3Ha5GtCmUHZazYy661X
XWjFbxC26mPD7PjgYWJcAYipDcpLyEWSy2M9kMw86vpDevY+KmS/c5N81Xvhi9CkJJP38XWf4vea
EBN29F1w5Wo3v/YhMYp012n5P+iE8mldSdgs4jlTa+ayCenijr/+1kW1qxn5xtWOttL+ZGtnfQ+I
HaiOAucqs1+haa0PKHsCWijRwM+KWFdhFGKw7aOHbIU9vaf6SqkAmGaNGT+bd1oUILqaJIUbPhOD
tIfwaRMMM9yKqjJvT/XUVoby4qsqj90ppkNDj5YHrxoYn/nxaG0V96ofsIlFX7xKx9zxUGYcVd88
OeQSIt3QfIAyJCNykfkRqP+WIeHQ6zhCHYq7wSK6EZkvP0i6PFSAw1q00sX3eCsPAha+txg6HKKM
OuFmh8wCRbKPBlPBmmrJLCfy2WCtx1u10V6AWy4pPr5YgDtEiHfphDNvjsUxz/r5pMoOjIr+zBb+
SyHVV3Ur2lUYfc3rV6jGaS9ELm5x2R78EE4Es52e5V79OGRutCMdCkxfmn6PuAPvXnLGSkjV9Ixx
VauljeySHXZulVK7dLBlg64U90mLbel0tm5SyEdmgdqE9HoOQOH4mC+Kqzi1VHYwK7cxxdfts7l5
4M5G09/nDy9jQDnGsLBQiPjGvzKkEFKtfu5coRJYG+abSu0fHZ966+QFnJtYtuMPjVKoQ+EM9URb
7XjWA4vqPbTev3snyi+yaFQeUt0CyMc8bMa6tYzix6griGL+3p2fYGSk+ZY1Zd/WXUXF/JQNHXuU
HdpBWbDQbfGJgqJli5dvmPP44O18mg4E7j3JrhzAI97C11Nxuci2aGMpxkj+OMTch1YAot5JNYVP
F1gE3y9yFHCwiX0j8mRNjORWDUaeAsQiozSDhC2ljqyHh5JwoF5F44Tlpgzb5r+4G73XQC8mpUya
HtY+gLSJt3fgf7PLLyZWUA8d9d22Slep30vFo9obO0NVjQtgN8Yapa4DgujWufn7BVDDGPdhFdls
eB8G83dO0MhxTo547OYeHsPwfQ9qdtjJ33R8xVm7ny6aoxMrtXgLvYDsCjmocG+7v4ptsXxQHLMo
x3k6CetVAOD2xD4XWrfKk3sZJLn0Qxmzz0AiH9BnEew4An6DNouVzHyhrYTplatqLHCuGgzfn7oc
SJHcMeEfnaOjtAZhISDLkSdxVq+QkBAo/srh9I3Q/J3RxQX1J2IY+YVR5WlnFzyovTuBCvXtsoc1
usn49ZNH51935yvEGZlWZB4nPRCo3Gi942nFm13YwkB/1YD0iN2Xv+DNyKPX9yI5NQpZoNgTU/Op
pWXv+67S86bdrrrppqr3QAF7Of0DYGBZJdGQJJcctl+U7DvzNwu0uYG+ysyBdLV0oibbFgfQqCD8
SqEdmXMvDsdO2z66MctHeDLirN5Zm0cQDdq9sAG6ZZuT9yODOJ7dn3hsed0QPIeKhNea5r2xVG4u
hatI1aemT+MpzZxLVVQ5jJfxsXArrjRSVdwjM4vv7VsRwXYKANKG8lBBUln3riFf/JgeGxVo7qdo
6H56mp6UbS27ac06/HgHABtXOTG0fF1ZYkoMl8/dQQ+C/3cVoa/EKXVByoBiMCtkjvD7QDVYxyPX
BW+OUwGNR38lmDidIpH5w6UaCzjG9Md9JMOUQTGABQ194zsZ0QTEWzX6YKgKWg8aNz8cvtYH/l6Y
9VtSNfTmDvOqWFc3cY98C6hagQjBgrtV81onaxqaYCVb6SBF6RoWZ/k0eUhF+SqsUWeCqTu7wLhc
LFw/PKJyFsvagdSDEQJHzztz9Ds5Eh/yAKhGD1XcW47uzCQHsbVED2Bh9R7FxksDtLDk1OdWkAYK
anxRHX8puXQvvhuFEcOb9MajrV5rCrjP4UsIiVZi6ZIK2XNzZCeUv2NR6/SYjb9536aKzI8s42hg
I2GgWp01Z6hHV0jJj6Jsk5Z5x4IizA+BbFy1timPBkQh69UyfH+H2HfS0k18rcu4/igilbj2/mbI
+lhNhGvaZ1o6DD7PDfHOGI6IXl++N35hocoMiuS48f8qgiSm3CmNh/etUebh5WWqgcCu/e7qmBRD
RvWN7amiKy9FMR4eEv3QqHvfLibf0V+dNgzzGeYv6Vs4rLi5Jpu/idBesyTfE0le8pvnnAggqdCf
Ef6z/pB0/0KkVdyMgezC+u/ceUZEja2BO98+FYWkFwZrRASfNQ7FpaSEJtUJC4Qz/TfcPK2MWyI3
NOpscQxIOCHQrfr3wZ8ZKVSS/JiwGiJWx62osVY068Yg7JWcMdN5rAVXVbSgnHFAh6VhkHRyMvsE
fp4Lqg0ZuwM2JRn5PvQ1uzl0S04EstmnI7cZiQOVt9rYbhwkIIs1/fH3KDDZ+c+EFq7Keg3UoH1a
AOhXFiOnum4WUHqnm/r90qsVAQ+m8Yt1E+RYzcDIlgsmuAp1xkiFF+yKtyh8aAw0usxYzVWGo8Q6
hnW06uXdzoIfpaV6yzDNJGGOXaIlcUcpgdV10M4qrTLhwz+UOkTWQ6YZtmRwpy9ttg3WZjsNu94c
52y3nrlQK2g58UvDNqn59HwNnntO1IDusB+SwAPLRAUaCwkeu2/fhkXZX5i1x+2dyvkAsHjQfo+o
QnCNCNZIsT47bwD64qYnCMqU/LOKtYHDeSVhWb5t8CL3W2HvX8EECijJ4nlbsPqSZ351NQSSkMD3
N+VUSmNLuI+Aa5yx5eD4rqTM/z2z5RTeXN2X71dw2CoEUAuA40+O6QzGcCHpK1zyecEpQtfdgiVc
gKNQBrfoX86GnPhtBA/HXgtXI+fXN7BsswV2pwRvDP732bnkwBf6jgaVkl8DPBMprnLiTBBy0PX9
yPXUTwCtnOpjNrs+HCeObDeGpuJxz2wNXADOy1RrfVY1dhq6zd/yzIp+QYAY4FUERLd+Ia8Y4TuJ
98JQgJxsHpM9bSmq/GT7qXupR7KNenM78NiuR9HQlGVqMy/JwFnYxiHHEEycz6fOE+LehlP9fPDm
/vDc9a+GGBSpd/ygIlfU3YVWFnGtiDksuERvgqJfidGJl/afEMxviSHnWpFqXz3vNTvHiUD009c/
50l2AS72v6FNIVGqs4v6MgUcFRgkMbNQPxH8spgf+TDJrXrBnn3guroJHYsQiUcpoo1n8oHagU8O
fmLa+fbAfeqzwJc8RhDtktmyHmkQ5ebUeti96z0SW+rA010G7QoNnBvrBaD1oTg6NkjP8Ya7JKPI
QO8YnXjbFNMO2O/wgnMwjbcX0AayHZDYaTLnUmMuiCgfOWXQq8JNHRbKjsevmvXUhi5DNZvtmlGF
Z9DIIq+6JzF0Zw1qchIGg7jiH6g/FIRyVDmyXpvBOpBFN5hjxwMruJyillknPEEHI+fvk8ynXGXJ
qBRA1IaAKzvMwFC8W8lpB+cXQhHXe+5i6Bxoft86L+BDM8scpApk0org1M7PaO54KTbJ4oqdu0p+
+z9MTBdi5CP5kQxisU4MH+FnDa8t2M+rWm5NvtaBDHpBGMrpiuwAl5dc6MsS2aNCQMUsJ5XF2tlw
VXSRYaNKYHS11mmnDo56Mjz8HLnPYUghDtvEx2gL1kRklWjCqdnEoMXEW+GWqz6j6CoYLEC+eCdn
/LeV5/AcsJ+2cjqAjj97nE4Ltzpx2GuVNUeZY/BnjI10aw9cyv/KqvoAIlCuvj/k7NnJioai4WoC
AaITUQK9I1sb7fsIiE/7BKsxfoJhCCitDath0yp4IclNE9yiyhNk6lqfh0Ci167eNAoNS2EynD9t
25JX4W3o1pzjLKiDhfkMwdSq/W7PFOw8u6FnEnOLNIOkmdQt5D3PZJ6GRMXWYBF4JagKjcyDGjf6
cc/6eck0KvHxd4xMdvEqvqJD/JUI1/U+oXxzG/1dMK24JcwUlaf3cuBf4H5KhOhtyq6lxeAX5dck
mcxQjSQgyrbghHnTlG8RAt85P+8A817ePALvOfFT6rItaCxzucbVqdvrR+i73jJ3pTPGaPdsWbDl
9jNwDPW+/WW8XOSTFAFPQ4cXoozvlNHszs5X661bxHvBbg5Gv0FKg/Lrw9hBXDTF+ybn53xRsvlH
+XYZFmpwEP5eCz4hn+ah2tK60+A+5vVhR5x6p6Zf6qvDxd7HCSgfaeV7CuxTUl6h7jlZ26SEwEqn
mdqvCQ14RtSMdcFSUsYQbTTODZ+9uTNg2R9fPN7vAlijAL2l9YqbVpUP/H+RjR/m0W2pT5cYXGBh
cfxo9XG5HEqurQRL/4363jUfVkVEGoxbkResTXQGkBfqpLtzt0mpiKBZeTtjCEnoLda6qoRjEQIC
y6OTacIorrF2xDBeaSsuihgdt+S5MWtsVAWkLUTqY4U6r0+ytslu+B0nv2vlDxTp25rIxNmLMDmY
UI3LH9QWwl70F/X+qD12O5O2+fmJ8QMaNgl3MXORszVnnlfDzT3i6MrAHCBSXgCGsdM9Y7l5hgtk
vfPiUYzTmPhsFn5qXHG86/pOgQD4sRjAzcy1xjM6Yp95CzoWsOaT9u+afnJQqzZTb0LjKOTVdIp/
edCPhfV+P8grN14avyJBv5NZRPeftb8o4kYlufOQGxpv71/fmFs4SU60PDs7QZR7Zxztzi6xFDQR
YhOYRJcW3SbFIKf2xCTiOJjBEEFnjwXt80xPDKe2jnU+PTGZls4okS07ngxQigyim1hIi58Nmj97
RXD9Khyd+7gCs5RYjxN6TUyHAsrJ6r5d1qxGJDpFR1o42kuKbQMKKnc52mB7hZlmgktLVi2vOwxF
chTy87zn3xcXviQi56NCzlDlnUF4mjdKL43d1551264I7hZcC7gPz+uekyYW5oxeofbIP7oefLrr
/30Uwm+D9kNLCjQp1NUhR7/+auEtrijUXglek4J4BBd+AYtXQsEK9tvSBNgEPtvzUT+P5sTwy/QS
baGFL81jgXRxseiXIWvprO5TstzMRmBLaPtj5AOzHnJDzkUsoOuHvR5F+stJbfFy06LZCAAhtUYm
ISnV6XCLnwQR2VRKOnYT+Ir/ZZOt/TIUvD8z1lk+zXHBNbmEGEMppyFsvosXC+MicKJFoS1/3xHt
ErQMo5+FYVXG570XKVOx+x+p7PmaYupARnTJosX6BTU22d/0epg1Xn5HBoJVWbeBOETK6YNAzTdy
68pTI24adN4xSY1XzViqPXFtyR4aiwIXJykIaOUqIBzMUEKQI9z10owU7WwQmzeNCtFVWni7UNLe
4hfoVnsTPWEXSt78W0qcJlzGgcn+ZBWPFABW99JBIcxCH7NhmaQl1Q2jVhClu08wmOOIanFO2wkV
E+rgev2FkfDdTVzCSKdmPFdTNWfO6hMkav2QorNYEBarRPfD/5Lc2DQhVtSPAC7gFTTtXO+s5wZx
6OJP4RdXHmJwpgP1KVcuvx5/nykgbbVLSG9ECCVsWdLQxLgHWIKRDVAwmbbainP0Fun0R+3ARxuT
+69FgI7GnMGnpt8QTaeuCZFvD0cBuc+TQijyj7+aj/Ki1DyeM75s4oCNtWQvVKoqjYIDU69ZFpo/
p+2p+GKi5zCKIgNqdIqG/xOE1DzIrcogJPXS/89WDyUmsSGmsMFzxF0WBdvDP3dZZSHYJn2+GVFL
H0JZx0q6jZa16NMMgXzSrZpeozobvZgM1RAK2Ul3FBUyGnlP4mrpSoSjG5HVkXJCemDrqFki5bZM
lI5QrlOGSGkxghtzFTeoJCrkenP6FaGm2pCjrTkjtY1/WSwgkxEj0Di699JdJvQ3jjRept5eNxuc
y2+B6HUMSwx5JPdNHO1WenS9fEPO8CNjSNXAUrfapNZlj4XSdLCFFiuiwCTzI1QWUmE/wRv+Oi0W
IOx84LDxbKaQHBdAhWxi3uE+pb4H2UT5Emk189aVArSMfQZtgkBnbMBWy8945eQaMaz0QSWHz+WL
Im3vQtoLLJctpFNxQR4/TSI5ifr8dxQynxVLj6DDo7CadcMA+hyy2XviY7t9bVy73Tvw/YH186V3
Y2YZdqBgttbGhiETMonUxMG2Qq8PktmfH3LrnumSTeqPIUkMWGr9O/3vpkoxdR/LOjQ8FtFIyMzX
kI6aVwYeFrG15IhpFzrgXxuaoJNrU6zYxjIvTGCbGMl69GBk/xGX5eJ49t4bXjhKJ/ccy0GvxOIX
1DPlmuMymBWUqjUN8i15utB01ShYI0vDSacmHxQJ8KxHoVQpwxSdSu/3k+PK/ZfbzjAnHX1kpyEI
fPJdmicLvCPGKupvAqqbaHzWqRwC51ekwzaCMSGnpznsY7BZ9ys0JciBQBen8Afcaee3XOBQrX9G
5aCsuQ8YxZqxSJVJDg7Ot/OAk5QiRC9///uYCYwdULDpp8KWduPFD+eNdqI46GjkU/8Xzyokv3uc
jjeoSBqPEKFadkvQcqdB8nADbAirzduQbL3MwxvPUK9vSJ/LUiD/3nZ4gsHNgrs2Kt8I1uzeLNF1
l1l24BEX6QywpoTPzvDGvslYoH2StceWA9WiBHRCTIvytrpuSOhz5stv6Aijm/AzHT5CfjdSr547
NnQ9ykOEPZp6hh6QKBheEPcOaL5/nEd3bYKtfDpm8yjf6pYzVe+ZgUNag2Sby8F05tvrTjTP4++F
RuiORABl9kB07120uFt5f+TR0ZTRKTcJT6Bdpx6p8DSvuajcE2l5lfwrMjH99LEB0lPT628hwGYN
gl3bbxKwslsKWJVF1tjlW/rpzunmQA98n3uUZ/NduJdjbNvXWmyH4i/p8abH8PE4CcUt0KmlLzGp
ieKT0ji7jpeOmZhg+o6g5/lFbsHrwdju7lXmhOe90DQDB2rFyaYn1kKilf2nr3lNuLNU1gSK9sYT
3Xnh0dHYZhCX2IKuv8iieGIcRC5OYwR1eJrb3VWpqfTc2M0vHQPrQNz1CyiQYlv0l0woM76THMv/
/xrCYcIqJ4kojpg3WJsgvYy65a2Z9MWW3Y5bj6vEVIXqMhy9F8S10UmUQk9yoLxF0cdcD4mns5TB
ogXPdw3dFjuJz40zOqOmy0PtoTiTuxZ+hIH1GP8U3Fu1WMPoawOzghMSKT6mFrFN9WI+Qf5/4Lh7
3MvkWsej+V3CkSgKqY9AkDWOXfiAJjCJTYNPpFii7oPQgECq0olsxz/n5R+MwERpHM9ksPg0UcSp
LjpB6JgmHlw1oADhwT9eAnvWCmvi/8RDT6DNyOl6tGK9qEgjahhKRdkSNrg5k5H0ySMbbwHygitb
f/0z/3QD89aD3gv7Vh8lJq58J761vmjH+h5qjiEXPp5JBre5o7wNFnOhrR7GQD4QrjZ9BRHj0VxF
oOtXVeTH2A7fskaSou4He+8JEbCw75SyqkX9yokhSqosUPbdp8xWIOxkt1+5kXCSOkK/MMg+6Yh8
SAjvimQC1wim0NRQB0A1xSYkdDgEtFm3NyLLv0NDlsoHhgRYihRGYaotbRj73Zph9n30Zv+Lkqqo
FOu/o3P+SJ1Y8lXf8AVyiDgKmRaKEBIOkkwjU1cMud3s3Qo34DSc9N6L5rZ3rQ+VIGaZGSHgpjeX
LrP/+zRYN7xGuHhXIggucrLj9G50d8Jqd5P0SWQgB0wtYb7Zg8gemPOxbDqbdqtobvllfWY2oTT/
bqsABR6e6OGE+95JRnglJ+CH3DgM3rwrZgLOVM8r9bFBfbQZJxqznVTPy7kdcCfd9gln7rn2AabV
Nj3j5yoFjtXTkCASkXekkCA5ijwzbe8AuLBQ/p9gfJgIkuG207Ya2SjBLwbShQsRCdJBg0PrXuFu
p8nbAhjXszYhfiGRJWjOWr9TpNN+h/Hfg2HULSzsD/ZPAMa2lvArIgQpsIdao7/0A7rr/4Y9Nrjz
PoJ2eRh1e6PjUWiIecyu9dfjyEqx/SXWxwp8mq26VOz8eU7tEsjJfBmK3fgsPdn5u5Y+UbQd9uQ1
/mBwtPt3fiA8G3OkoxzqmjtkQH5PjcxAw4XucEWfEelMWi2aFnF2xhEyoVV7fTMiNh19pxklrwkw
5On1+dPVmp9CcRkklvIbMbiSQK1URfd9VLK5d9JVo14ZSRLytK8WEjb02WZd548/WXCOgkF9bFGv
jSVV2sVoOnn0+qiaC59ZVybN3O6jOZDS9BTfPqB6hjeOYptzp/8tekOtUddel9yEfiDXOPyXMoix
1djiJ//Lj37W5X9s+GXMkdKrsRaeuh3JQwpO5UsyukSDB7uG5layJJEFeE1ZzBGuDJsZZlop4e1M
DJaTLUqJTD48QkybnUQW8iRgOJy1tnJXrJIZ9xBHbGjvI10DnAKyRI7to11gZYQp/vhnAB2eS16K
AfiUbvpCZ4IAYbjOqNORkOlAkxDn4on3yaR+XOhNb6FLDPq3cEtQwhbQ4OPw7zhqaYJNutceqnb2
51QAMPO1Xv3eDnNGtPqvvYQQAfY+O1KGOo/kH/n5wiXPrWZbjqp/amqPYlzHPBbTtJtiYA/4Qjlq
WLH526N3geINP/qVOQ7lxY2kutOOqCj5ubmGOdbvoy+txQWxiStmmj/QQ8EqmFsomVxjSYRpGnes
GZUqBr/VrbuqkjBY32JPtaYQIgFCm6AYnPThFKa1dDDUuEPWB9Wed06u+zoqK2/Mu4ZObvKNxOhU
eZzk8+9poipsbqup0U2hBntonhgmROZfb92hAv5mV3E22fA1UbRjzWfGAZVt8OOtrPVtbTIIXRwY
Pplc8woILYD23J5pv2dbnt6Vb1maMvu3FsjC5FQCUO3Pjp3sRLxjuUQcCi6GXjv9OMCj1OAJIux2
UnAWU9rTnnV6tJ7IFvBFD29s+c8O8sl382FOH8e1YWQtNLQN1Jvj9s7pS3GlrVoefwaW2lwQDUYf
8+2Mzbgy7RURfW6Vh4n9pHzr2+XWMad8/fNqa8ErFGv0NIKbdB+CbB7YweEUlV42EFbtCYbNr+3o
b73KhL6Y2fbl4n548BHTupF2PUFy5tPUPjDjwbFnVV+M6XQNgKhqqQEfz5NNZz9U11zbVrAwJStz
Mk4PWR4w8hmL9s4X8ywY2N2BrIyQifanjBhu58g2N5KFkC46FLhYXhftqOsXXAaN8q6iBNA5p/FF
uHBgnzGlH+e+8FpdAwuj3Vmo3Kx3uuzLSTTYHv6bIaON+jw+7j78QscKdHlZY4ZgRd9EAeWL5sF1
SBS3JjfhnwbdDN8ifZ+cRPmgsYKGt3PIrtTYKYBvYSFQcHx4ARAI2NuqtAe+EMb8sTE7K5bdPKVY
137zEuJX/xN7gHjsQbAX//YjamXS1XT3zPLvSyPqjCvzVXkvZ6KCESEiSJ66exPew2CviM8dFPoo
XoIYsIybWPugV3WD/iAGJgLG6GolGL81Thr73XZzQ1u8CXXr1Ca2B4C5FHqf+Ha+/vMmmRAzFl08
viN2fiCNGVkJ5qeu+YhirKa6X63jj3JdcajKRPEuW+9Zr8WYlYeuwtjKSnwgK55V61h5BbNEzTnO
KmqN0MFzeQ/DHX9SCMCERr6OZunF1zoi7U+YFfctomU2lgxTHg1j9UqEIlha0bc63welkHvgQinf
jLuQYn0xNmGdxDmiGdXW+/XR6jdG0pGqQh7YxYThB6IWXPdmj3DezRxpftBp3CHFBENVS17n23m8
7DDfeJ2LuuDK/dZLrfa3RTgavhcuhAjgt6Zmo3CEaJI8pe/rreVvvQpZ9fwyNA+5DnDcgiRtJgij
0fQjzDNV0k7z0xgObAHA5xyadoXaXbV8w/HgvvcKJlQB6QRPzFxjTbcRHHsgsdA2eBHJ7/Ue/awr
daVZMWclRLMGgZ1Y1s60yM+BJhyKU+shZypGQ1DwfUGrGxvuJqrDFDk5MQrxu4BWbjM6M4KvK7Jj
Zk9yvPn+ZVblP14JgDRWdJ7O5Xk2AmhGEfwbwIq9ALNxbQuktwvqwarUbs73W7WNwWI+CuTD5eWw
mpEJHU8NfHoyUQONAKkllf0k/CRDoWua+3EXTlZtmYHwkIkmjwBJTlzK+3v7vx+iF4IXfQbEeOM/
HMB3Wfeqyvmpo6mLs7j0pcjmk0n/RQtq52X/aJj/pxc5Um4iDQdQ2Y6KKJckzR69YrbgdKiJThoz
V/ty00EZRvPNHAIwb3Q2Sar8ZjU8IhPD1we7uuKfLF0pSYsJ8qYJzQAirF+TWPwV8AvZR2+8WTPH
FiZ3vQVa9xGZcpTLKrY3UgaOCfYiiLz5xkjyjpvu09Xv9vRN4DsJlhNuOAHhHEXU9Wud6oXKMket
jqwLEvZQXArpI1xXlHt2d4EIDdkuq1jY59/hX4r9w648vpm7yaWtuhec48RRa20VWyiQk7EMDEqp
fRVLOkA070mvR9J8psLtZFotozC5kiJggTgJEjxQFyAagpGCp76x7t825EdpFUdrtX0gv9VoQGep
PH5Ch6f7/9jo2mB0R5X3Mk9xynID7lUCknRYT/H+MinLnzb8Eydb5b+0U8nOQj1tjhhbQ2WMx4SW
KJzwhfPCvhwiUh0gwOitLGONEaogQuJZ7eIxgRW7su+3Dn8IMxRPMQlv4eDpDqeiCo7nkfsB5kjP
+ZikHEPI1zM+DxyvpDT5B/TK21YInjLYN2DQuFbAfIbFLSoO37GZ+Lpjg/wiUX9ya3yDfUt9S2e2
IaTuF627hALfr0+LbAeKMaOFvCo66ksUn07N3P2Yv1j9GM448BjJ4rItcdmkAZfk50MGS9j3Embq
5qgKD4cr+aTb2EK6/0uAr0aHPqnPM2PNPoO9t7CrC0ZHYTSCoHt3tjAyYacmfiYhZ7xaozKG9Te9
T35i4/KkfMKnwVMbXpAFMOd/qFRI9jTIazIqO+B8ZOI/ht0VcBOY1Cc4O5aT2OvXaAnGWbOIJuJ6
E9fnSLH+TbjVRVVbly9HZ84JAAH1xGLy0zCLUqOlrhwhciTDy2t91fif3IxERzdVqzOrQ4uAKSc4
GHNuYzAkb+Eg94jocCw2TvNmAy3gSMhKNY5M1v/LHGH1pdnklSMZ1v6+MzmmzI+pViUOBH33MjMc
zL3YiZSDExenLesbQ8i+ZHFJfeYA96ZEBxHoTgT/8vqqj+HZuc+NO4RuRq2YUebFPrSYUoYVbbUF
cUPPuPhzmxvq2dG39kVRaM7GabwZowlttAObqYtT0iT3aotwjgRwaAzh5tEenINtdFY2Yz9LAsfZ
a9TQxBLUf4d/oMrYIsJhsXu8rIILP6JXpcvOrUMNzu2PC0jBgLr2bDrVtSonEiB7BSQMLyT3q2WR
Bh5mLtXrGvKFZRm4B/exe/2jF4EC2AZslruRSrjdmsknqKggRVd5qVRtxXug5BksY+7bEhfCHbvq
pK3tA8amKxYvxhuMAN9A/wcNshYTJz+2ptz9qYnJEP271TVQ/m5xxQlrpmanKVrAs1jfMSE5pu6j
KHODdOW3PX5mh4/oGmGqFPL/vrRShARYr95Lt7SwLj4A/aJc/VwrSNH86n40wSw2eUamJHjWZMEw
cDpR7KgSntMm/7XqUJP7SjFNC8RymFxxruCpuCHFfidE1P6rj2dySWFA4hmXVrPQXnb5y/QfOxoQ
MRxA9IwbKbv2LyqGf2UZjhJLng4kQazG6J+YLHyMtrmAi7AHIaRICKlD8n+75Tx2brkLcziLU+Jd
WjAQyd2uhu0+63EbcBGn3r/CBlXL/9uB47CRIHPVRm5HgSRIDFyL/ePCjgaVf3CzcGEA5CVOh8bw
5IQA27g36Q5B8m5Ic2j+MgOZzCZvq6JJYINDZYOiD3UGczBqDoubq9WoD1MSFAf0v64TZltRS8LN
UN6MHFJDUScAQmgaWjhI2S9+pj551qgbw1quoCgEmjShPJS5UC0awUNsDfMeLdwrazd/RFGZBFAe
GujHB3Dl2C0P7EuZJ5wvJde0nv4jR31AMqwb+EsGE1e+O18FUvW1iubRr8zDjUJg7qapz9Zbd3ve
4KUFVKjc29dKEtLrG08tjhE/GBjMq/x0WPAEblwlv6I1M2YaPazdSTHoXnE5KMuH59J/UtBluBqY
il3rHcOBZNn814HyqFxuUt2pfUrOpsaZFex50jLrAMrjrgorPhIUXsandCHOCQX2n+H2yVQhBvYO
KXNcpUXJLdYr/mcC4XHKlP5AfGjN8o9tDyoBaE3Ht/M9myatTFV1dB17B6D1fABapGqZOPTADtYh
T63XQcE0hTKFXffum/6TBfjh2780S4rNAoNFP7uW2pe/nastPZFlRtWgCnh0vnyKPe0dByyhRp5K
E5AWlNIGCSuWdNo8K707HTbInV5zh/6MZ3kg97/zTmxwf1jEv4xl45zjL+4cQfl4LWdh4qKL7qrt
VPYQJBhHL6i+ceqalLzA8PmpVGIvABSrPv12KMf624gLzFMEqiLiv3L7KL/FLnQr07hSqQZ81jN2
NyLl2EHeCU8FHuLCeoV1CIPBqn0bYuHHJYu7eg+TmAer2uUj7q9f1Zcbbx2LNoJRTQTtbRuDBZBT
8zuZcx71Ep6mslOPKFFKbTpoJwdRJVkxirlE6L1Gg9r9bJ2vxK4T729NCglhXz2llTZhFYpLztOs
NCgMB9WHmL+H5cfDg6w1drZzPpc06/yCtA7uEsbdLdba5wpTXO6ToX6kuigTG0kIqzi04er8K1aJ
L3G+vGftB6DRcbiwnOEehUcIuyTUETB0SbnaU/k3lqcoCd+qGIjp2kxuVvnt9/h9aN6kR6WRBiZn
AE2RA18YoTa+iy7kZxsTtpL4B5CAZqoR198NCuTVTyuzBfjNSYWBi64Zja36pciieWSblfluhsxQ
34piQ96+9SaNObwplfxT2fpQSRh80lKEL6/j/WolhBFEV9buDJGTfvFcLBOwb7a37Jpt/z6QPK/U
0FdpZLVvsibswdXZTioN6YvLBV43RSrWy86p14iNTr+PohpHQBrq/5sn6hOUADKELgeqHa2c1ZaS
+jALP42D+KlHkgn942Z3gIyM2EuV0N+Owq9JEkj+5NV197uDsGwaYE0k9XUpw7ajeyRROcBaKENc
q/Wn/MUPxQXOOrO8hEeq4aZm2sXj5yLY3DV+J/xz2hG/awBMIRMwILsDL5gK53Nvx+4eY3F9fakF
AHJHjFv41ziyYEAKtW3OpIyw+a9IcqnfdjUFKmM0gZXNW5YTddJ/06TPzKv2moyBf9k2xPr6JAdr
Zx+wK/HVSAHHvUySiIzfhaYqqLERc07P91dRcC12pWS/2LK5HsRN3LWB5Nwlm8D4CMO4mfxufsr/
/I1BSsD1ll98xDH6HaN4kaW4nPeQz+wBq9wV5N2TKy803ebbqmpwwhvncH4mGz0fnsLGDeOID2Rt
/1rxD/HRXNV5fNvN1RfCmAwGBFa55YjP8VblmEx1/0qRD8/wVOP8G7Ymy1GwsFVlyAwofbb4TJAr
sUzUIholsx7VGc1m032rIIr0weD7LkTL7l1FwuEcpvv/82ihxdhgvgSWm67uq+Tdb1FRgZ15JL36
qNn6+lm9XBW+U0oVATOJ694whoPawW3/GbZqPB4J+krBVoPLsoXVNGCYsMyxiAIhtDAQdNiVeL4D
WIJRn8WL2xDhg6NOHpSQjlaqCPEgfK9w24rfdE+R59faca1GNgyH1wMfHcZcWag8UeNBoecA3RhR
1ovV/GFUi3V3B9VE8Q1J7hA/KaWej83jfgiQZfdzbI+LguLuQjn5MdaNy7a0GEq8V0EAwVzkhG3v
IMRy6P4Ov3P8ws+gGH2Y49cKDn7/cYlw3PJUTzgoKuGmW8cKDGTzuM0ascDZfPrsbDJ1H04qOE6L
CbmqsEnoQvA6aYULkQsbqgQKmk4rO15sDTFlfilpD3cQOfjnq9nWCke8RcvtuJS5Zntw+Uxt9y0J
aWGE4o1ks5dKTGvVIyE2sUQ+6p1yUPreJ/1ZoQdPNvN3XrmOryrJYJ5wpzuDclSMqPMHBPo/FIgE
gPxGD9IlUKnuxKZnVjUc7BILVDPBJAlTdavV+LyGx8frFZRwPCmupUCCbtPmIF8yYAwtkuwKInX+
LALDDJWvJnhB6P/WAhIFLgV8jSt0ENt1U078qCFWgbA1wCYdFS/dGR6DFBlGfrsKAjK4k/rJuMUw
kj7I/USHTzYjVxP4ewsrICVXIYXNoCxZ9svgPuQjGN52cYWmavMKfZjVRakQbUH1kIcLtLRmusms
pHwdfscWGMlED+D8O8Q98fPR2RJnXd++zjHhV/VFIYV6+/xdIZdh2ukLsChLzLxAfoiIppuJ7X9W
Z2njmXjpgpaOu/1xxKvcuViwAFXsaWwVYJiHQYiO2kgu5FsR2gSJ/23TjOacftFKfCSWPRjT87w8
R9ldcQPMeC6GXE0lMG1eASvogbpKGwxzTs5rcXxEsfwqW1FJ6qigsThPWjnkTHjBIsNA2UgU0426
9OlcDzHH7bN6Mk0oV7IJy78jIt7VBxC7YwcwqDXFgjxh8TcX/eH/2jkgk0tzvb4Z8BEjPwzejsSz
j7I1q3NSEjY5e3wo1HyYNrVe19p2Pms8xKH9AidbSN5vbub1kNbdKGs3KWxwJjOJrVMRysBgX9jZ
GiIrkkjBEFrkhtKIptij/8YnkHmO8NNEOz8LKMmw/Za68iT4b2jThhBRpx1nuLbT9HeG2c2dQRXS
8TuSj5yeRSzoh8qcHSGElci5C7Smn3CkfQ1ZUlE7cqXsAc7kBlwLMi6/eC2s8/h1oNKOK5ps9AbF
PpLy0eAH96CLWblWnCrKN8qYXMIxxes2bKK9rJH1fC5pPLZgjo1syNi0WppjYLDnKCR6MlhwBJc+
kpPDj6f1YDnnn1tJJs3KZDnPKwN/H8KdZfvJ1k76H3BIsdMhO2cEo6GUaDn0gEClt8Vv93CKX8kN
nPF9bNXuK0ME5kfjPqM4AhP+wzJll0JUHL9JeY2Aex6RHiPIBMtDlpfrVDkJBfIRbjU52/YRgFLg
VM084MICb3xocdI5HfV5qLC9EaMI6hXNZZNyS7Tz/1YqCNANDjKGcZB5uFSNgnkbSj8Yiulyqdv4
EHkOYNR50V5G7PWfXUJwIlLKsJJXaxB3VdiWzeWaWl1zN0Qsx/wbNfG7DnTJ1B9DOzBKAd1mNdWp
I7Fk+AXxY4G3Mveb5BHrcJAMDZOa6ZlZx+9mcpQzjrQ9KdsF0MwnR0SDPBkLnHVb0qyQz0C9NYsz
Xi6NUo/sbCp7luDTPOCX4EL4ydJKcsBlIAGoNez+v1P1BAkY+IUiR17GR9A2koNmaLCiHhuHJPXA
hxYto/pJufes2uvja1NCAqXJpWegcHo6jFsZtHQULB+92buySQaoA3AF7m/2kPKyfIz4bxisUSL/
3JHAykVCALrzjfZNb6pKP2t+CaA9IT/x3yJCOAwECmjXqf3xxT5D7PPL+pFI+RAx1u/iwdnx8M7q
Dp0PILFDfHf5b165NVRiTu7siILQDIH258k6KrbHPjEgDlocFhexbUmUw9DVU4XPmmzirBW99La6
BFxXPiFmV+ZJiEbcav/fBLB3G8zW5fOtvDQtvTY2upwX5DwDr1K3WQhNaW5BKzHpLyoZXhto0lKb
xA8qCpl5Z2jk4788aMsxf4a3TqpT7ptJa6u4Bd5cx7RHUUC47WRCylPRAY51tyaWPzAUt4UyySGE
YRqQglyPlJU88c8=
`protect end_protected
|
entity vhpi5 is
end entity;
architecture test of vhpi5 is
type rec is record
x, y : integer;
end record;
signal s1 : rec;
begin
end architecture;
|
library verilog;
use verilog.vl_types.all;
entity F2DSS_ACE_RAMS is
port(
PCLK : in vl_logic;
PRESETN : in vl_logic;
SSE_RAM_ADDR : in vl_logic_vector(8 downto 0);
SSE_RAM_CSN : in vl_logic;
SSE_RAM_RWN : in vl_logic;
SSE_RAM_WDATA : in vl_logic_vector(15 downto 0);
SSE_RAM_RDATA : out vl_logic_vector(15 downto 0);
PPE_RAM_ADDR : in vl_logic_vector(9 downto 0);
PPE_RAM_CSN : in vl_logic;
PPE_RAM_RWN : in vl_logic;
PPE_RAM_WDATA : in vl_logic_vector(15 downto 0);
PPE_RAM_RDATA : out vl_logic_vector(15 downto 0)
);
end F2DSS_ACE_RAMS;
|
library verilog;
use verilog.vl_types.all;
entity F2DSS_ACE_RAMS is
port(
PCLK : in vl_logic;
PRESETN : in vl_logic;
SSE_RAM_ADDR : in vl_logic_vector(8 downto 0);
SSE_RAM_CSN : in vl_logic;
SSE_RAM_RWN : in vl_logic;
SSE_RAM_WDATA : in vl_logic_vector(15 downto 0);
SSE_RAM_RDATA : out vl_logic_vector(15 downto 0);
PPE_RAM_ADDR : in vl_logic_vector(9 downto 0);
PPE_RAM_CSN : in vl_logic;
PPE_RAM_RWN : in vl_logic;
PPE_RAM_WDATA : in vl_logic_vector(15 downto 0);
PPE_RAM_RDATA : out vl_logic_vector(15 downto 0)
);
end F2DSS_ACE_RAMS;
|
library verilog;
use verilog.vl_types.all;
entity F2DSS_ACE_RAMS is
port(
PCLK : in vl_logic;
PRESETN : in vl_logic;
SSE_RAM_ADDR : in vl_logic_vector(8 downto 0);
SSE_RAM_CSN : in vl_logic;
SSE_RAM_RWN : in vl_logic;
SSE_RAM_WDATA : in vl_logic_vector(15 downto 0);
SSE_RAM_RDATA : out vl_logic_vector(15 downto 0);
PPE_RAM_ADDR : in vl_logic_vector(9 downto 0);
PPE_RAM_CSN : in vl_logic;
PPE_RAM_RWN : in vl_logic;
PPE_RAM_WDATA : in vl_logic_vector(15 downto 0);
PPE_RAM_RDATA : out vl_logic_vector(15 downto 0)
);
end F2DSS_ACE_RAMS;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc860.vhd,v 1.2 2001-10-26 16:30:01 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
package c01s03b01x00p12n01i00860pkg_b is
constant zero : integer ;
constant one : integer ;
constant two : integer ;
constant three: integer ;
constant four : integer ;
constant five : integer ;
constant six : integer ;
constant seven: integer ;
constant eight: integer ;
constant nine : integer ;
constant fifteen: integer;
end c01s03b01x00p12n01i00860pkg_b;
package body c01s03b01x00p12n01i00860pkg_b is
constant zero : integer := 0;
constant one : integer := 1;
constant two : integer := 2;
constant three: integer := 3;
constant four : integer := 4;
constant five : integer := 5;
constant six : integer := 6;
constant seven: integer := 7;
constant eight: integer := 8;
constant nine : integer := 9;
constant fifteen:integer:= 15;
end c01s03b01x00p12n01i00860pkg_b;
use work.c01s03b01x00p12n01i00860pkg_b.all;
package c01s03b01x00p12n01i00860pkg_a is
constant low_number : integer := 0;
constant hi_number : integer := 3;
subtype hi_to_low_range is integer range low_number to hi_number;
type boolean_vector is array (natural range <>) of boolean;
type severity_level_vector is array (natural range <>) of severity_level;
type integer_vector is array (natural range <>) of integer;
type real_vector is array (natural range <>) of real;
type time_vector is array (natural range <>) of time;
type natural_vector is array (natural range <>) of natural;
type positive_vector is array (natural range <>) of positive;
type record_std_package is record
a: boolean;
b: bit;
c:character;
d:severity_level;
e:integer;
f:real;
g:time;
h:natural;
i:positive;
end record;
type array_rec_std is array (natural range <>) of record_std_package;
type four_value is ('Z','0','1','X');
--enumerated type
constant C1 : boolean := true;
constant C2 : bit := '1';
constant C3 : character := 's';
constant C4 : severity_level := note;
constant C5 : integer := 3;
constant C6 : real := 3.0;
constant C7 : time := 3 ns;
constant C8 : natural := 1;
constant C9 : positive := 1;
constant dumy : bit_vector(zero to three) := "1010" ;
signal Sin1 : bit_vector(zero to six) ;
signal Sin2 : boolean_vector(zero to six) ;
signal Sin4 : severity_level_vector(zero to six) ;
signal Sin5 : integer_vector(zero to six) ;
signal Sin6 : real_vector(zero to six) ;
signal Sin7 : time_vector(zero to six) ;
signal Sin8 : natural_vector(zero to six) ;
signal Sin9 : positive_vector(zero to six) ;
signal Sin10: array_rec_std(zero to six) ;
end c01s03b01x00p12n01i00860pkg_a;
use work.c01s03b01x00p12n01i00860pkg_a.all;
use work.c01s03b01x00p12n01i00860pkg_b.all;
entity test is
port(
sigin1 : in boolean ;
sigout1 : out boolean ;
sigin2 : in bit ;
sigout2 : out bit ;
sigin4 : in severity_level ;
sigout4 : out severity_level ;
sigin5 : in integer ;
sigout5 : out integer ;
sigin6 : in real ;
sigout6 : out real ;
sigin7 : in time ;
sigout7 : out time ;
sigin8 : in natural ;
sigout8 : out natural ;
sigin9 : in positive ;
sigout9 : out positive ;
sigin10 : in record_std_package ;
sigout10 : out record_std_package
);
end;
architecture test of test is
begin
sigout1 <= sigin1;
sigout2 <= sigin2;
sigout4 <= sigin4;
sigout5 <= sigin5;
sigout6 <= sigin6;
sigout7 <= sigin7;
sigout8 <= sigin8;
sigout9 <= sigin9;
sigout10 <= sigin10;
end;
configuration testbench of test is
for test
end for;
end;
use work.c01s03b01x00p12n01i00860pkg_a.all;
use work.c01s03b01x00p12n01i00860pkg_b.all;
ENTITY c01s03b01x00p12n01i00860ent IS
END c01s03b01x00p12n01i00860ent;
ARCHITECTURE c01s03b01x00p12n01i00860arch OF c01s03b01x00p12n01i00860ent IS
component test
port(
sigin1 : in boolean ;
sigout1 : out boolean ;
sigin2 : in bit ;
sigout2 : out bit ;
sigin4 : in severity_level ;
sigout4 : out severity_level ;
sigin5 : in integer ;
sigout5 : out integer ;
sigin6 : in real ;
sigout6 : out real ;
sigin7 : in time ;
sigout7 : out time ;
sigin8 : in natural ;
sigout8 : out natural ;
sigin9 : in positive ;
sigout9 : out positive ;
sigin10 : in record_std_package ;
sigout10 : out record_std_package
);
end component;
begin
Sin1(zero) <='1';
Sin2(zero) <= true;
Sin4(zero) <= note;
Sin5(zero) <= 3;
Sin6(zero) <= 3.0;
Sin7(zero) <= 3 ns;
Sin8(zero) <= 1;
Sin9(zero) <= 1;
Sin10(zero) <= (C1,C2,C3,C4,C5,C6,C7,C8,C9);
K:block
component test
port(
sigin1 : in boolean ;
sigout1 : out boolean ;
sigin2 : in bit ;
sigout2 : out bit ;
sigin4 : in severity_level ;
sigout4 : out severity_level ;
sigin5 : in integer ;
sigout5 : out integer ;
sigin6 : in real ;
sigout6 : out real ;
sigin7 : in time ;
sigout7 : out time ;
sigin8 : in natural ;
sigout8 : out natural ;
sigin9 : in positive ;
sigout9 : out positive ;
sigin10 : in record_std_package ;
sigout10 : out record_std_package
);
end component;
BEGIN
Gif : if fifteen = 15 generate
T5 : test
port map
(
Sin2(4),Sin2(5),
Sin1(4),Sin1(5),
Sin4(4),Sin4(5),
Sin5(4),Sin5(5),
Sin6(4),Sin6(5),
Sin7(4),Sin7(5),
Sin8(4),Sin8(5),
Sin9(4),Sin9(5),
Sin10(4),Sin10(5)
);
end generate;
G: for i in zero to three generate
T1:test
port map
(
Sin2(i),Sin2(i+1),
Sin1(i),Sin1(i+1),
Sin4(i),Sin4(i+1),
Sin5(i),Sin5(i+1),
Sin6(i),Sin6(i+1),
Sin7(i),Sin7(i+1),
Sin8(i),Sin8(i+1),
Sin9(i),Sin9(i+1),
Sin10(i),Sin10(i+1)
);
end generate;
end block;
TESTING: PROCESS
BEGIN
wait for 1 ns;
assert Sin1(0) = Sin1(5) report "assignment of Sin1(0) to Sin1(4) is invalid through entity port" severity failure;
assert Sin2(0) = Sin2(5) report "assignment of Sin2(0) to Sin2(4) is invalid through entity port" severity failure;
assert Sin4(0) = Sin4(5) report "assignment of Sin4(0) to Sin4(4) is invalid through entity port" severity failure;
assert Sin5(0) = Sin5(5) report "assignment of Sin5(0) to Sin5(4) is invalid through entity port" severity failure;
assert Sin6(0) = Sin6(5) report "assignment of Sin6(0) to Sin6(4) is invalid through entity port" severity failure;
assert Sin7(0) = Sin7(5) report "assignment of Sin7(0) to Sin7(4) is invalid through entity port" severity failure;
assert Sin8(0) = Sin8(5) report "assignment of Sin8(0) to Sin8(4) is invalid through entity port" severity failure;
assert Sin9(0) = Sin9(5) report "assignment of Sin9(0) to Sin9(4) is invalid through entity port" severity failure;
assert Sin10(0) = Sin10(5) report "assignment of Sin10(0) to Sin10(4) is invalid through entity port" severity failure;
assert NOT( Sin1(0) = sin1(5) and
Sin2(0) = Sin2(5) and
Sin4(0) = Sin4(5) and
Sin5(0) = Sin5(5) and
Sin6(0) = Sin6(5) and
Sin7(0) = Sin7(5) and
Sin8(0) = Sin8(5) and
Sin9(0) = Sin9(5) and
Sin10(0)= Sin10(0) )
report "***PASSED TEST: c01s03b01x00p12n01i00860"
severity NOTE;
assert ( Sin1(0) = sin1(5) and
Sin2(0) = Sin2(5) and
Sin4(0) = Sin4(5) and
Sin5(0) = Sin5(5) and
Sin6(0) = Sin6(5) and
Sin7(0) = Sin7(5) and
Sin8(0) = Sin8(5) and
Sin9(0) = Sin9(5) and
Sin10(0)= Sin10(0) )
report "***FAILED TEST: c01s03b01x00p12n01i00860 - If such a block configuration contains an index specification that is a discrete range, then the block configuration applies to those implicit block statements that are generated for the specified range of values of the corresponding generate index."
severity ERROR;
wait;
END PROCESS TESTING;
END c01s03b01x00p12n01i00860arch;
configuration vests21 of c01s03b01x00p12n01i00860ent is
for c01s03b01x00p12n01i00860arch
for K
for GIF
for T5:test use configuration work.testbench;
end for;
end for;
for G(zero)
for T1:test
use configuration work.testbench;
end for;
end for;
for G(one)
for T1:test
use configuration work.testbench;
end for;
end for;
for G(two)
for T1:test
use configuration work.testbench;
end for;
end for;
for G(three)
for T1:test
use configuration work.testbench;
end for;
end for;
end for;
end for;
end;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 17:38:17 05/02/2013
-- Design Name:
-- Module Name: and_gate - dataflow
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
-- entity declaration
entity and_gate is
port(a : in bit;
b: in bit;
y: out bit);
end and_gate;
-- architecture
architecture dataflow of and_gate is
begin
Y<= a and b;
end dataflow;
|
library IEEE;
use IEEE.numeric_bit.all;
entity nand_gate is
port (
a_i : in bit; -- inputs
b_i : in bit;
c_o : out bit -- output
);
end entity nand_gate;
architecture rtl of nand_gate is
begin
c_o <= a_i nand b_i;
end architecture rtl;
|
library IEEE;
use IEEE.numeric_bit.all;
entity nand_gate is
port (
a_i : in bit; -- inputs
b_i : in bit;
c_o : out bit -- output
);
end entity nand_gate;
architecture rtl of nand_gate is
begin
c_o <= a_i nand b_i;
end architecture rtl;
|
library IEEE;
use IEEE.numeric_bit.all;
entity nand_gate is
port (
a_i : in bit; -- inputs
b_i : in bit;
c_o : out bit -- output
);
end entity nand_gate;
architecture rtl of nand_gate is
begin
c_o <= a_i nand b_i;
end architecture rtl;
|
library IEEE;
use IEEE.numeric_bit.all;
entity nand_gate is
port (
a_i : in bit; -- inputs
b_i : in bit;
c_o : out bit -- output
);
end entity nand_gate;
architecture rtl of nand_gate is
begin
c_o <= a_i nand b_i;
end architecture rtl;
|
architecture RTL of FIFO is
attribute coordinate of all : component is (0.0, 17.5);
attribute coordinate of all :component is (0.0, 17.5);
begin
end architecture RTL;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.MIPS_lib.all;
entity alu_control is
port(
ALUop : in std_logic_vector(2 downto 0);
funct : in std_logic_vector(5 downto 0);
shamt_in : in std_logic_vector(4 downto 0);
shamt_out : out std_logic_vector(4 downto 0);
control : out std_logic_vector(3 downto 0);
shdir : out std_logic
);
end alu_control ;
architecture bhv of alu_control is
begin
process(shamt_in,ALUop, funct)
begin
shdir <= '0'; -- shift left for lui (default))
shamt_out <= shamt_in;
case ALUop is
when ADD => -- Add for load/store/addi/addiu
control <= F_SUM;
when BEQ => -- sub for branching
control <= F_SUB;
when ANDI => -- and imm
control <= F_AND;
when ORI => -- or immediate
control <= F_OR;
when LUI => -- lui
shamt_out <= "10000";
control <= F_SHFT;
when SLTI => -- set if less than imm
control <= F_SLT;
when SLTIU => -- set if less than imm unsigned
control <= F_SLTU;
when R_TYPE => -- R-type instructions
shdir <= funct(1); -- for sll this bit is '0', for slr it's '1'
case funct IS
when CTRL_ADD =>
control <= F_SUM;
when CTRL_ADDU =>
control <= F_SUM;
when CTRL_SUB =>
control <= F_SUB;
when CTRL_SUBU =>
control <= F_SUB;
when CTRL_AND =>
control <= F_AND;
when CTRL_OR =>
control <= F_OR;
when CTRL_NOR =>
control <= F_NOR;
when CTRL_SLT =>
control <= F_SLT;
when CTRL_SLTU =>
control <= F_SLTU;
when CTRL_SLL =>
control <= F_SHFT;
when CTRL_SRL =>
control <= F_SHFT;
when others =>
control <= (others => '0');
end case;
when others =>
control <= (others => '0');
end case;
end process;
end bhv; |
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 11/11/2016 12:58:50 PM
-- Design Name:
-- Module Name: Top_Level - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Top_Level is
Port (
iClk : in std_logic;
iRst : in std_logic;
iCommand32 : in std_logic_vector(31 downto 0);
Result : out std_logic_vector(31 downto 0)
);
end Top_Level;
architecture Structural of Top_Level is
component ALU is
Port ( A : in STD_LOGIC_VECTOR (31 downto 0); -- operands 1
B : in STD_LOGIC_VECTOR (31 downto 0); -- operands 2
P3 : in STD_LOGIC; -- Control signal 3
P2 : in STD_LOGIC; -- Conrtol signal 2
P1 : in STD_LOGIC; -- Conrtol signal 1
P0 : in STD_LOGIC; -- Conrtol signal 0
F : out STD_LOGIC_VECTOR (31 downto 0); -- ALU result
COUT : out STD_LOGIC; -- carry out
Overflow : out STD_LOGIC; -- overflow flag, which masks the overflow caused by slt
ZERO : out STD_LOGIC); -- zero flag
end component;
component Register_File is
Port (
i_Clk : in std_logic;
i_Rst : in std_logic;
i_regwrite : in std_logic;
i_rt : in std_logic_vector(4 downto 0);
i_rs : in std_logic_vector(4 downto 0);
i_rd : in std_logic_vector(4 downto 0);
i_rd_data : in std_logic_vector(31 downto 0);
o_rt_data : out std_logic_vector(31 downto 0);
o_rs_data : out std_logic_vector(31 downto 0)
);
end component;
component ALU_Ctrl_top is
Port (
Op5 : in STD_LOGIC; -- input of the ALU ctrl module
Op4 : in STD_LOGIC; -- input of the ALU ctrl module
Op3 : in STD_LOGIC; -- input of the ALU ctrl module
Op2 : in STD_LOGIC; -- input of the ALU ctrl module
Op1 : in STD_LOGIC; -- input of the ALU ctrl module
Op0 : in STD_LOGIC; -- input of the ALU ctrl module
RegDst : out STD_LOGIC; -- output the ALU ctrl module
ALUSrc : out STD_LOGIC; -- output the ALU ctrl module
MemtoReg : out STD_LOGIC; -- output the ALU ctrl module
RegWrite : out STD_LOGIC; -- output the ALU ctrl module
MemRead : out STD_LOGIC; -- output the ALU ctrl module
MemWrite : out STD_LOGIC; -- output the ALU ctrl module
Branch : out STD_LOGIC; -- output the ALU ctrl module
ALUOp1 : out STD_LOGIC; -- output the ALU ctrl module
ALUOp0 : out STD_LOGIC -- output the ALU ctrl module
);
end component;
component o_ALU_Control is
Port (
-- inputs
i_ALUOp : in STD_LOGIC_VECTOR(1 downto 0); -- From Main Control Unit
i_Inst_Funct : in STD_LOGIC_VECTOR(5 downto 0); -- From Instruction memory
-- outputs
o_ALU_Control : out STD_LOGIC_VECTOR(3 downto 0) -- Control lines to ALU
);
end component;
component mux_32bit is
port (
SEL: in STD_LOGIC;
A: in STD_LOGIC_VECTOR (31 downto 0);
B: in STD_LOGIC_VECTOR (31 downto 0);
OUTPUT: out STD_LOGIC_VECTOR (31 downto 0)
);
end component;
component extender_32bit is
port (
INPUT_16 :in std_logic_vector( 15 downto 0);
OUTPUT_32 :out std_logic_vector(31 downto 0)
);
end component;
component mux_5bit is
Port (
SEL: in STD_LOGIC;
A: in STD_LOGIC_VECTOR (4 downto 0);
B: in STD_LOGIC_VECTOR (4 downto 0);
OUTPUT: out STD_LOGIC_VECTOR (4 downto 0)
);
end component;
signal s_RegDst : std_logic;
signal s_rd : std_logic_vector(4 downto 0);
signal s_RegWrite : std_logic;
signal s_ALU_op : std_logic_vector(1 downto 0);
signal s_ALU_Control : std_logic_vector(3 downto 0);
signal s_rd_data : std_logic_vector(31 downto 0);
signal s_rt_data : std_logic_vector(31 downto 0);
signal s_rs_data : std_logic_vector(31 downto 0);
signal s_sign_ext : std_logic_vector(31 downto 0);
signal s_ALU_Src : std_logic;
signal s_B_ALU_data : std_logic_vector(31 downto 0);
begin
Inst_mux_32bit: mux_32bit
port map(
SEL => s_ALU_Src,
A => s_rt_data,
B => s_sign_ext,
OUTPUT => s_B_ALU_data
);
Inst_extender_32bit: extender_32bit
port map(
INPUT_16 => iCommand32(15 downto 0),
OUTPUT_32 => s_sign_ext
);
Inst_Register_File: Register_File
port map(
i_Clk => iClk,
i_Rst => iRst,
i_regwrite => s_RegWrite,
i_rt => iCommand32(20 downto 16),
i_rs => iCommand32(25 downto 21),
i_rd => s_rd,
i_rd_data => s_rd_data,
o_rt_data => s_rt_data,
o_rs_data => s_rs_data
);
Inst_ALU: ALU
port map( A => s_rs_data,
B => s_B_ALU_data,
P3 => s_ALU_Control(3),
P2 => s_ALU_Control(2),
P1 => s_ALU_Control(1),
P0 => s_ALU_Control(0),
F => Result,
COUT => open,
Overflow => open,
ZERO => open
);
Inst_mux_5bit: mux_5bit
port map(
SEL => s_RegDst,
A => iCommand32(20 downto 16),
B => iCommand32(15 downto 11),
OUTPUT => s_rd
);
Inst_ALU_Ctrl_top: ALU_Ctrl_top
port map(
Op5 => iCommand32(31),
Op4 => iCommand32(30),
Op3 => iCommand32(29),
Op2 => iCommand32(28),
Op1 => iCommand32(27),
Op0 => iCommand32(26),
RegDst => s_RegDst,
ALUSrc => s_ALU_Src,
MemtoReg => open,
RegWrite => s_RegWrite,
MemRead => open,
MemWrite => open,
Branch => open,
ALUOp1 => s_ALU_op(1),
ALUOp0 => s_ALU_op(0)
);
Inst_o_ALU_Control: o_ALU_Control
port map(
i_ALUOp => s_ALU_op,
i_Inst_Funct => iCommand32(5 downto 0),
-- outputs
o_ALU_Control => s_ALU_Control
);
end Structural;
|
--------------------------------------------------------------------------------
-- Title : Reset synchroniser
-- Project : Tri-Mode Ethernet MAC
--------------------------------------------------------------------------------
-- File : tri_mode_ethernet_mac_0_reset_sync.vhd
-- Author : Xilinx Inc.
--------------------------------------------------------------------------------
-- Description: Both flip-flops have the same asynchronous reset signal.
-- Together the flops create a minimum of a 1 clock period
-- duration pulse which is used for synchronous reset.
--
-- The flops are placed, using RLOCs, into the same slice.
-- -----------------------------------------------------------------------------
-- (c) Copyright 2001-2008 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;
entity aeg_design_0_reset_sync is
generic (
INITIALISE : bit := '1';
DEPTH : integer := 5
);
port (
reset_in : in std_logic; -- Active high asynchronous reset
enable : in std_logic;
clk : in std_logic; -- clock to be sync'ed to
reset_out : out std_logic -- "Synchronised" reset signal
);
attribute dont_touch : string;
attribute dont_touch of aeg_design_0_reset_sync : entity is "yes";
end aeg_design_0_reset_sync;
--------------------------------------------------------------------------------
architecture rtl of aeg_design_0_reset_sync is
signal reset_sync_reg0 : std_logic;
signal reset_sync_reg1 : std_logic;
signal reset_sync_reg2 : std_logic;
signal reset_sync_reg3 : std_logic;
signal reset_sync_reg4 : std_logic;
attribute async_reg : string;
attribute async_reg of reset_sync0 : label is "true";
attribute async_reg of reset_sync1 : label is "true";
attribute async_reg of reset_sync2 : label is "true";
attribute async_reg of reset_sync3 : label is "true";
attribute async_reg of reset_sync4 : label is "true";
attribute shreg_extract : string;
attribute shreg_extract of reset_sync0 : label is "no";
attribute shreg_extract of reset_sync1 : label is "no";
attribute shreg_extract of reset_sync2 : label is "no";
attribute shreg_extract of reset_sync3 : label is "no";
attribute shreg_extract of reset_sync4 : label is "no";
begin
reset_sync0 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => '0',
Q => reset_sync_reg0
);
reset_sync1 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg0,
Q => reset_sync_reg1
);
reset_sync2 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg1,
Q => reset_sync_reg2
);
reset_sync3 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg2,
Q => reset_sync_reg3
);
reset_sync4 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg3,
Q => reset_sync_reg4
);
reset_out <= reset_sync_reg4;
end rtl;
|
--------------------------------------------------------------------------------
-- Title : Reset synchroniser
-- Project : Tri-Mode Ethernet MAC
--------------------------------------------------------------------------------
-- File : tri_mode_ethernet_mac_0_reset_sync.vhd
-- Author : Xilinx Inc.
--------------------------------------------------------------------------------
-- Description: Both flip-flops have the same asynchronous reset signal.
-- Together the flops create a minimum of a 1 clock period
-- duration pulse which is used for synchronous reset.
--
-- The flops are placed, using RLOCs, into the same slice.
-- -----------------------------------------------------------------------------
-- (c) Copyright 2001-2008 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- -----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;
entity aeg_design_0_reset_sync is
generic (
INITIALISE : bit := '1';
DEPTH : integer := 5
);
port (
reset_in : in std_logic; -- Active high asynchronous reset
enable : in std_logic;
clk : in std_logic; -- clock to be sync'ed to
reset_out : out std_logic -- "Synchronised" reset signal
);
attribute dont_touch : string;
attribute dont_touch of aeg_design_0_reset_sync : entity is "yes";
end aeg_design_0_reset_sync;
--------------------------------------------------------------------------------
architecture rtl of aeg_design_0_reset_sync is
signal reset_sync_reg0 : std_logic;
signal reset_sync_reg1 : std_logic;
signal reset_sync_reg2 : std_logic;
signal reset_sync_reg3 : std_logic;
signal reset_sync_reg4 : std_logic;
attribute async_reg : string;
attribute async_reg of reset_sync0 : label is "true";
attribute async_reg of reset_sync1 : label is "true";
attribute async_reg of reset_sync2 : label is "true";
attribute async_reg of reset_sync3 : label is "true";
attribute async_reg of reset_sync4 : label is "true";
attribute shreg_extract : string;
attribute shreg_extract of reset_sync0 : label is "no";
attribute shreg_extract of reset_sync1 : label is "no";
attribute shreg_extract of reset_sync2 : label is "no";
attribute shreg_extract of reset_sync3 : label is "no";
attribute shreg_extract of reset_sync4 : label is "no";
begin
reset_sync0 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => '0',
Q => reset_sync_reg0
);
reset_sync1 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg0,
Q => reset_sync_reg1
);
reset_sync2 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg1,
Q => reset_sync_reg2
);
reset_sync3 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg2,
Q => reset_sync_reg3
);
reset_sync4 : FDPE
generic map (
INIT => INITIALISE
)
port map (
C => clk,
CE => enable,
PRE => reset_in,
D => reset_sync_reg3,
Q => reset_sync_reg4
);
reset_out <= reset_sync_reg4;
end rtl;
|
package version is
constant grlib_version : integer := 1500;
constant grlib_build : integer := 4164;
end;
|
-- $Id: pdp11_dmhbpt_unit.vhd 1181 2019-07-08 17:00:50Z mueller $
-- SPDX-License-Identifier: GPL-3.0-or-later
-- Copyright 2015-2019 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
------------------------------------------------------------------------------
-- Module Name: pdp11_dmhbpt_unit - syn
-- Description: pdp11: dmhbpt - individual unit
--
-- Dependencies: -
-- Test bench: -
--
-- Target Devices: generic
-- Tool versions: ise 14.7; viv 2014.4-2019.1; ghdl 0.31-0.35
--
-- Synthesized (xst):
-- Date Rev ise Target flop lutl lutm slic t peri
-- 2015-07-12 700 14.7 131013 xc6slx16-2 39 67 0 21 s 3.8
--
-- Revision History: -
-- Date Rev Version Comment
-- 2019-06-02 1159 1.0.1 use rbaddr_ constants
-- 2015-07-19 702 1.0 Initial version
-- 2015-07-05 698 0.1 First draft
------------------------------------------------------------------------------
--
-- rbus registers:
--
-- Addr Bits Name r/w/f Function
-- 00 cntl r/w/- Control register
-- 05:04 mode r/w/- mode select (k=00,s=01,u=11; 10->all)
-- 02 irena r/w/- enable instruction read bpt
-- 01 dwena r/w/- enable data write bpt
-- 00 drena r/w/- enable data read bpt
-- 01 stat r/w/- Status register
-- 01 dwseen r/w/- dw bpt seen
-- 02 irseen r/w/- ir bpt seen
-- 00 drseen r/w/- dr bpt seen
-- 10 15:01 hilim r/w/- upper address limit, inclusive (def: 000000)
-- 11 15:01 lolim r/w/- lower address limit, inclusive (def: 000000)
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.slvtypes.all;
use work.rblib.all;
use work.pdp11.all;
-- ----------------------------------------------------------------------------
entity pdp11_dmhbpt_unit is -- dmhbpt - indivitial unit
generic (
RB_ADDR : slv16 := rbaddr_dmhbpt_off;
INDEX : natural := 0);
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
RB_MREQ : in rb_mreq_type; -- rbus: request
RB_SRES : out rb_sres_type; -- rbus: response
DM_STAT_SE : in dm_stat_se_type; -- debug and monitor status - sequencer
DM_STAT_DP : in dm_stat_dp_type; -- debug and monitor status - data path
DM_STAT_VM : in dm_stat_vm_type; -- debug and monitor status - vmbox
DM_STAT_CO : in dm_stat_co_type; -- debug and monitor status - core
HBPT : out slbit -- hw break flag
);
end pdp11_dmhbpt_unit;
architecture syn of pdp11_dmhbpt_unit is
constant rbaddr_cntl : slv2 := "00"; -- cntl address offset
constant rbaddr_stat : slv2 := "01"; -- stat address offset
constant rbaddr_hilim : slv2 := "10"; -- hilim address offset
constant rbaddr_lolim : slv2 := "11"; -- lolim address offset
subtype cntl_rbf_mode is integer range 5 downto 4;
constant cntl_rbf_irena : integer := 2;
constant cntl_rbf_dwena : integer := 1;
constant cntl_rbf_drena : integer := 0;
constant stat_rbf_irseen : integer := 2;
constant stat_rbf_dwseen : integer := 1;
constant stat_rbf_drseen : integer := 0;
-- the mode 10 is used a wildcard, cpu only uses 00 (k) 01 (s) and 11 (u)
constant cntl_mode_all : slv2 := "10";
subtype lim_rbf is integer range 15 downto 1;
type regs_type is record
rbsel : slbit; -- rbus select
mode : slv2; -- mode select
irena : slbit; -- ir enable
dwena : slbit; -- dw enable
drena : slbit; -- dr enable
irseen : slbit; -- ir seen
dwseen : slbit; -- dw seen
drseen : slbit; -- dr seen
hilim : slv16_1; -- hilim
lolim : slv16_1; -- lolim
end record regs_type;
constant regs_init : regs_type := (
'0', -- rbsel
"00", -- mode
'0','0','0', -- *ena
'0','0','0', -- *seen
(others=>'0'), -- hilim
(others=>'0') -- lolim
);
signal R_REGS : regs_type := regs_init; -- state registers
signal N_REGS : regs_type := regs_init; -- next value state regs
begin
proc_regs: process (CLK)
begin
if rising_edge(CLK) then
if RESET = '1' then
R_REGS <= regs_init;
else
R_REGS <= N_REGS;
end if;
end if;
end process proc_regs;
proc_next: process (R_REGS, RB_MREQ, DM_STAT_SE, DM_STAT_DP,
DM_STAT_VM, DM_STAT_VM.vmcntl, -- xst needs sub-records
DM_STAT_CO)
variable r : regs_type := regs_init;
variable n : regs_type := regs_init;
variable irb_ack : slbit := '0';
variable irb_err : slbit := '0'; -- FIXME: needed ??
variable irb_busy : slbit := '0'; -- FIXME: needed ??
variable irb_dout : slv16 := (others=>'0');
variable irbena : slbit := '0';
variable ihbpt : slbit := '0';
begin
r := R_REGS;
n := R_REGS;
irb_ack := '0';
irb_err := '0';
irb_busy := '0';
irb_dout := (others=>'0');
irbena := RB_MREQ.re or RB_MREQ.we;
-- rbus address decoder
n.rbsel := '0';
if RB_MREQ.aval='1' and -- address valid
RB_MREQ.addr(12 downto 4)=RB_ADDR(12 downto 4) and -- block address
RB_MREQ.addr( 3 downto 2)=slv(to_unsigned(INDEX,2)) -- unit address
then
n.rbsel := '1';
end if;
-- rbus transactions
if r.rbsel = '1' then
irb_ack := irbena; -- ack all accesses
case RB_MREQ.addr(1 downto 0) is
when rbaddr_cntl => -- cntl ------------------
if RB_MREQ.we = '1' then
n.mode := RB_MREQ.din(cntl_rbf_mode);
n.irena := RB_MREQ.din(cntl_rbf_irena);
n.dwena := RB_MREQ.din(cntl_rbf_dwena);
n.drena := RB_MREQ.din(cntl_rbf_drena);
end if;
when rbaddr_stat => -- stat ------------------
if RB_MREQ.we = '1' then
n.irseen := RB_MREQ.din(stat_rbf_irseen);
n.dwseen := RB_MREQ.din(stat_rbf_dwseen);
n.drseen := RB_MREQ.din(stat_rbf_drseen);
end if;
when rbaddr_hilim => -- hilim -----------------
if RB_MREQ.we = '1' then
n.hilim := RB_MREQ.din(lim_rbf);
end if;
when rbaddr_lolim => -- lolim -----------------
if RB_MREQ.we = '1' then
n.lolim := RB_MREQ.din(lim_rbf);
end if;
when others => null; -- <> --------------------
end case;
end if;
-- rbus output driver
if r.rbsel = '1' then
case RB_MREQ.addr(1 downto 0) is
when rbaddr_cntl => -- cntl ------------------
irb_dout(cntl_rbf_mode) := r.mode;
irb_dout(cntl_rbf_irena) := r.irena;
irb_dout(cntl_rbf_dwena) := r.dwena;
irb_dout(cntl_rbf_drena) := r.drena;
when rbaddr_stat => -- stat ------------------
irb_dout(stat_rbf_irseen) := r.irseen;
irb_dout(stat_rbf_dwseen) := r.dwseen;
irb_dout(stat_rbf_drseen) := r.drseen;
when rbaddr_hilim => -- hilim -----------------
irb_dout(lim_rbf) := r.hilim;
when rbaddr_lolim => -- lolim -----------------
irb_dout(lim_rbf) := r.lolim;
when others => null;
end case;
end if;
-- breakpoint unit logic
ihbpt := '0';
if DM_STAT_VM.vmcntl.req = '1' and
DM_STAT_VM.vmcntl.cacc = '0' and
(DM_STAT_VM.vmcntl.mode = r.mode or r.mode = cntl_mode_all )and
unsigned(DM_STAT_VM.vmaddr(lim_rbf))>=unsigned(r.lolim) and
unsigned(DM_STAT_VM.vmaddr(lim_rbf))<=unsigned(r.hilim) then
if r.irena = '1' then
if DM_STAT_SE.istart = '1' and -- only for instruction fetches !
DM_STAT_VM.vmcntl.dspace = '0' and
DM_STAT_VM.vmcntl.wacc = '0' then
ihbpt := '1';
n.irseen := '1';
end if;
end if;
if r.dwena = '1' then
if DM_STAT_VM.vmcntl.dspace = '1' and
DM_STAT_VM.vmcntl.wacc = '1' then
ihbpt := '1';
n.dwseen := '1';
end if;
end if;
if r.drena = '1' then
if DM_STAT_VM.vmcntl.dspace = '1' and
DM_STAT_VM.vmcntl.wacc = '0' then
ihbpt := '1';
n.drseen := '1';
end if;
end if;
end if;
N_REGS <= n;
HBPT <= ihbpt;
RB_SRES.ack <= irb_ack;
RB_SRES.err <= irb_err;
RB_SRES.busy <= irb_busy;
RB_SRES.dout <= irb_dout;
end process proc_next;
end syn;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity filter_converter_sp2dp is
port
(
float : in std_logic_vector( 33 downto 0 );
double : out std_logic_vector( 65 downto 0 )
);
end filter_converter_sp2dp;
architecture behaviour of filter_converter_sp2dp is
begin
-- FloPoCo Control bits
double( 65 downto 64 ) <= float( 33 downto 32 );
-- sign
double( 63 downto 63 ) <= float( 31 downto 31 );
-- exponent
double( 62 ) <= float( 30 );
double( 61 ) <= not float( 30 );
double( 60 ) <= not float( 30 );
double( 59 ) <= not float( 30 );
double( 58 downto 52 ) <= float( 29 downto 23 );
-- mantissa
double( 51 downto 0 ) <= float( 22 downto 0 ) & "00000000000000000000000000000";
end behaviour;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CmScm1EG7+yOvSHJHM5cOhdqnLzZOcepWxY9DkMOyN4kLbgbdLuAH/l5P4gSPyg81gBN3kT+DB4u
PBXNo4263w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
fwqNpFcMm3h5oYp0iLLBA7jw3Gfbtf9OYXqaNYQK5M/u6ozJ7zqm8z/7Gi9eaTLXS/9fpHpwK0LS
QxC2diEfybnFW6aKTP/iU4AM0T8Jfwg1fYYXa19VRgeHNuXnOnQbGrbwOzyL+M1AE6VgNshYAcke
HFUgdv42HBSaLBuVCGQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
D3xIUFHSYN/tuU6xykyZi+w6uytCi8PG1RRIohuMCP7mdmezS82HpITZGe26wOIBAYGliyfJF+bm
//Xu42+HAg7awD4lB8/Gfse7Vws0SwmUepHhRYxtuQx+Hau6aq1uL1eE+GMEUXgxZ2vOXH0ipYrS
hLEg3TtjTbccTVimoRhbMQB8xVTXKgd1xaluMo7+0fNF3EBfFdhrX7VNbbmxpV636ALP/wC6VRmP
XNe5xXQjiv3FP3uE/Bt2VYm+z78C9QX2joRNZHnjI1wlv+JUs+OBnQx0uieg97dZpGTJDWS/ROJD
yUMDQnx8oeo5Aftp86QvBAbfaqE5X6J2q/lamw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WD1VRz/pLvBXDYk7fWsqqk9E+EKCxbcP63KaJV1ph2old7nkwo7SBQkXHtT+4KqXUeTJT6DxPa8j
tS5RCAcDnWldx37xHa9SUujjT7DruuKAJejsjhxtSfv6A/nEW4C6nOkCH10rAuqtBTv7SUZEElTR
EXiyr/yJfBZig+juuEc=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TO3nxTWXykAydBE8oLE1lWHpTk01Db/e9HeGVQPfEOiTpRxWensjccZLTO1P6wLTocrobkWdnzeG
BxBt7prIiPwnDDfhHMe/xea/ckp4CqeBr0GVOckjbocHEF60X3dEzewbdNfFWYT0uATcWRkKB+5o
X3VNEsL1+rzFW3yXd3oxwxLZl2hrAEzHGv2AAZZgDP43u0eLOoQsuloFBUh5XzvTCc38IZkfTB7l
fBrAnLiMxoJyYNeps3ny9evx3MIX3RbK+6dmn9Aviq++SNxcoN8Y4/1btHsL6F9ez079jTeANSEU
ZvBBfKlGq2n/FXU3NGHAnGxirPn//Y4kyfC2Kg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10960)
`protect data_block
iARo9afwdUpzReLqDPiQFZY51Dnl7/FEV45n1IuOmx+HVOwkzhcpqY0JWuwGV+t0JuejIuLrCnf9
43VvzSw9iGSF6hI4qXrK8mWNngw2WdBpKbPM7yXMVF5HI/PF1pT0sQiAqzZqh2XIOb0vqVbvcL+x
XeYNaN1e6qBCWPrdrPrxvvI32Bmc8AQWQ2opDTOcX9pW5G21ztA9FLcHPANQzjCATH6pcHJI08OP
HUxWSZsrfRhoqvq61XI0ZqmgrxLJKGsoGVPj2v6R1NOHYPtGeoRrKVbZOSSLlg4GOuwSHEXKQWWU
mpXMbJuqeOtklwfPMEDGPt65eWyj1suId3TZypKLo0vNhObvHPTxC6xxZv4UH/ErnzCz3oy9LJPb
wKCVhj5qVUfVBbb1rQHtAE0nHGTf8JwyArhP3LVYzANDdwou73nNFYzHjuv/j800yaluJ6R/jWJK
45c0U04E8Kc8cco2PuiyUp0ldtWF1sLXaOVOrkME1u8d4fyHIP8WB7PNXjdRZijXZpS7SMOdL6vV
ImASpR8lrMBCxDJIOEqPQfv/AN12o/rt0WcUvW878vF9s2Ggnz4GfEkCWnztmFguob4D1kVbW6Rf
n9YPyyKiK8HI4p9sJKk7evRAa9GVtnEWFge5APQGygr7QHqDM3ujOdJiBKxYl7WW7EmiTf9shVCM
aCp0CdKbtYr2nPcsG6KbZyIxQWF+StcIL2kFMrUWyMKSDAmFsgGe5akgnL8AIZexcsXjToM+OBZ6
J3iPnZsE7hkOBHDtQAcsT9heB6nKxgEG/v4Buhbs1CCWKgISKekGrUFf4it6OLqbS0njdeV7XLIr
3rYGovLI3E3tbvEbnRiNqj2d8ZHx1dBJAOS7DDyGFXVYiAVch45B/s3udcDjdRorXzY0DzcAwfNs
ozhtVpMTnKRQmlYhqR1FRqT6bD1ZttNWI3QALDsfpHSnWigX7cu0g8Eb7JDsAxy9QzNbVgjSgBlQ
ktfyjYd8uQK/ZSXli8JIgceKToK8Jn4hL9Wa/TKeQyIxNx3ZjzU1alKsalphW0zeHsc+7lfCr6/y
K07Ey0z+HcMuwkjyWg3J9P/f0tzRSGzlG0Sz5+sOFhe6GRmgJLpQDv5ZgsqJPNSUCTjhn3zDCqBp
q8DFiQq0a6glyzl+DYUiedI8t9W8XMm6NvgfggG/LHRU0CnQH0C8cv/6YfSpmUbTJgSe6CzuT0sO
gvmqGXWxEsoTJYJhMxpKplZQNBXiJF/6MSFWtraK+aPcl7yhGuNWpPtomqobqswH24/Z5LUu+YqQ
5HutxwpDX6DgF3/B11OfjSgGLbBYgxReRkAy6JegK3rn5TNg5Iiiv4k3Vih55D1g8/X48u0qBar3
5Y0O9wpCUE+KYjyR01I6oehVEAK67gxSygNVKjfoDvl3BTXr4SFh0GiT5RW81za0mLqxgcmqI7lK
CJhsteyjhB+YoujPaEoeaBa9Opcge9UXyLJ5N/V2gzDEL3JC1qhOzNbwz110KKJw4djnfyjgVLaT
HRSuESowA+zzvAKtvv8G5xe7lKKgOuBQLz+HvqoR5k1vI+LlyZKXvZFEMGNGKcyIuX/NSUSoqWnr
+GIySfiQLxCFE6DcgowlsQHXJZXvnDNU1pGsWeHbpALwrd5lBgMKgRvbHeCYXQZ6syueY3k8PiYz
ZLM1qpKaMeJIc0rC+wzdrNYOn0B7/6I0X5KvxSded81IvHdaZhjJuvxJdGZ/vEKdce3QFuQGjDQV
zXM4Kxp5RtihT7/SIXw9H1jG/r+qK9GUnDMFJSjSPg8VCnYF6A8lXSiahzIFK2WU4mypW2aIW01Z
BekseWmeOpO5PblSlFy2ZWEJx9x+48IGFQzCZ8aUhf3BW8wPtu8sCfCakw5FoVbrWDFtQOZHM0Ty
KQmFLlXFriKeYpCMIqNdVCrcuRMSAK2+M4gxDdydjc6op7wJCAbzmYWOikz1V+KvvwnUC/vgzq/U
H/dDvYxEYxueG2jL3UkwHeNLY6vJr6GWstVQyX5mPQsWGc4ipH+00MNIc8558MRWbns4SKCKCyCp
HH8d3NhtqiUJ+fRvJFGz4AYkGR20uCFUvWtk4vvKGqMxL4oD9VkT+p7pfOi+zqR0TkeSw0STuItL
naM3Wl+jdvmzmBMjydz+RsMeUicWHk595XpWjKI2Qc/mSkh49cvfOhz9quuYrrg7TfaaC1/L1WNH
gS7IXoBzo+pHMGEr9Z9aeG9VxCmor7o779jCZCS5B57q7KUosSoNOwC4nBieu7I9cqqaFD0RYcN6
rtqTMZMn3KTLBLijDkavGbC7WxhuOyPInwcEQZDJCs8TuJYGe6uBInGtn0abIbe+s5usvd7gv0kf
YEVSfUjkf8YeUfIiylTqhWy1U09sqR/kbaksic/Lb9T2DhsNQhbLv79HBEQy85iDxhWBkBR89tfR
sjkDQ2bVQIyqNaZA2SzRw2grVA/4GCEsMKUPo2OBuNs6tvvU9AJbUT/02oVSabivVZjmDI7CD9IY
wHpT6YGw3EVh+ZRRR8hEQWZ8Kf1Z1Ycl7st3lOEe3/ebFr/Ztz4u0mjcl3bRel4SVMEjhQcI1Z52
vTMM2MtA7Fa1l7J9ereV+up1b8o+baILZrcHQH6miysXVcpeflFTF/gpTrwOm+A5w2zhNF5NGzE2
ocIZV3BpCYwfq7bOCgGKGqTo8SqbpopbfEczWtJABg1kNQtdHwCB+PdLAksAodzQuaHnlB+uri/Z
kVYt5+cwCwVII43RfpZzWwUVmAq9HoDou/BqncWMBAYNPDmaMu3OtLFSsHvwBqbtdZQOp6z5dljC
ZHEjsA1UksLWi8tJ7bvaq8lF7hxU/F3K4C4nSMLr0ZUfF6kAmu37EiAYdyAlADIrMqRk71D+eEWS
3KRbSKCEQXVUprQXHM8zsj04J0hb0uT+7ASDl6lNfLnR+BLfcBUVSf/DiAxMtHp5JNkYCAL/Poig
aI+d6I6zVglocl9dTdibD6v/EjUl7jcREMWU3Q+SGWE4id4DoUUATGNKxWEQq+88/IzlKX61q3mb
CEFTQ8Dp2Si4SGSUUZjQOZT+iSO03D0dI9b/kzuKRdGrGgJ+XiGRvdjHOL93hgXNa98a7fBW23Gs
YaYUSYa9uBVF2GFZ6UPrqzWTltDI1IXQUf/otOAHkRR60p80qBmS/QtHYDPI6ER5qmbjyJUvQvju
xYVgLfUIaRzYCeD2A++h5OVOcTryAFr9eDMx+ZFC1AxxG+7e9Res7JKpElbaMnIdY94BVjtV0jXa
cSkwXPzxMYI1aujLp9nLuze4oxOjsYz9lz2vTu8bbC0MmifIATmjP7xxgaRZI+RI+RgF00+BZiv2
OF+nvl4S6DhZMP6wkcqJYFuWuhLAkIIhldEwtqvd90Q0IUr80wvDlex5aHm9ZFKZdDeMBRYwTkvr
8rEvMSS+xe76sNNqFhHMtQue+B1a9EhuWpuFAB+4FI7id629of0wtKD4HP10GQI+6H3Mv2FYV9hi
pW/LPevZvW9EmTQi0amBEcHtHUMz5w5kABca9XOnW7BOEIDQSrbIS2f4P4d0D8m11lCV9PZGHskB
k4KDAJac/9vV3j2zXVFQ24jm0ARlliu3raO1LC89QXMc1iIrE8zyK5qGXiwuiFgQ46qYaX2ppT5V
KN3dG8hhJ7JbfSZ5U8RGj7Vqo6iq9KL1GpJuKrq3ysBTc47I2BrDDZWkCzyUD1EZm5AGEEvW6Hcl
eM8IpXih2yCmBtvBZOuKhwKZNBvl/qAHwM4F3WMUk3P9zSBYB29VAKAwus4atYnKX6OXml0H5wrd
USRUuiBchAWNmROhbgzHbqRqJoBG6dUhz9XG6VIUncbwl4VdZ6U9VQqN7J/9/H943My7C4UtWECb
vz37xthl62JiK5bT39k2RzA3DKUVMVhlJ0EBljmGwtUFPOi6y4SeycnBySg1wdodpjSAYdHC1AGQ
tajdpg/1z4r8eb3YIExjjbHxZbvxsl0YRwPqKI2t2JBKRJjT1UQd5pgncaMxDp4KIGdRsIySUjm4
a9mid7zB1qDvvjSb7jplLxJwjs5NObHtaBhz02QgSLsI08VkJvhMIPSyhrXSzWJEs05t55zTqLL5
lQN9yKDjDJgl+GeHRR26fkBHXMgAvaH2ACSOuCss+T45Pg2TIyyKYFQEHX4Q8UwGKz8bHZk6JMvw
cuLb6KdoI9Gls0Hz6YBY2arCISMRDDU/ZsX+eMumtz3qtijpKV3VYo2IR9ZGKYeGXGaaDE+DZ4KI
F/tSkCIWuz4St6jXyb6FaDZUIp8mZo4Jlfo7jPukcL7cgYHCMXmcroh+4/SqNW3sQIYeGEudDqVu
qoNsyHs5jO4qkanqYoGTpRu4k0r2x7hBpJFAbamOf2nv1b8jH4x2z3UyyQ6yFosPyc8cvPVvmHUG
jpBd34ZrA0GI8mqZkt+sbEWik8YphT2TClErqQPCdQtqURkG1N7Ifk/plMO3iXURDyU9LaaEgCzF
fWwBk7I/o+N3k0i1/skg4Bln5B13tj9fwkr+gyFW4c//rmLny7Objr8ETNBaxqI/Sd0MgalsR3Tk
UTaTvnkb+1ldLz4wWCwz2Qn2fw2+xWRsodFPLuYHiy8WlceRIHbNJebn62nuxCAIIUPk3Xinc6Lv
+HiFwitYIPWljxca+V1FhBa6TDZ7RlRGGn9x6WTCZoOw48BJ9yE3c4hT0TQpIvxL+M6G5c26UnFY
SPx9b+lIvo/7wF5gxlWjTfQlMSB/OQ/s4yydGfPOTVG6TX/XcxvMg7Bbz1a8rLCyPUCHC9Ox4MGG
utXF+U4vs1uOQFstel2qRy8p1latSGH3uBiirqL06x04oNFFqGjyvx7IGQBqHVxhE4AP7I6kHwsJ
4q1UfR9jdkMUz3yXhWg9H35on1bqOHAfTxR8CtrsfdVyTdrAmCD6/yi9EHaNJnksTDzN32QaLMnX
kYbWN9/nCYUOCKg//RZm3UGOgCzEeCjas2Swe1nLE01mLtU7h0Rh0rKv58/rfXpeIJ1kFbXE91VS
bYJplyx1hTEX2gSu8gfRtuGuffXqhD4EmiV1+MM3s620CS53Nc8zuHMPDMOdjbTrgyZbQda+TRsV
4G8+Y96jmYYSOUK+Vd+C9wgQj9VYhaRAgpD0YMOE6nZixNhMLd2ObROaBbR3m7lvBiOmW6Vz2O/2
48Mpn8dVimO5h66qKnuCHsToQ85bonMpPdpwiRLhxTeeJS8/uD6nyB2TTAOAFdcq71tqTbl3jW4n
yto4d2YOuPrmQePloUrwxAW4GB3EM5bpb6XBbjKnhno1W2GqMk9g2x5VAGpeD4XddhrC/BgIvVRt
guvbioRTCzKWWHdBrErP7FbFS5vjAEXUgGzRn4q7D+dt3dxe7Mp4XdBsVhrCtQG8RP8BMWFZQNA7
/mYjRx4Niq/9cCAFQ0YRmVSPMclCFzhAcIve2M1q1g7ATiWOubcoxB3ZMgd6L//af8Z4N8K24rYR
vmV22n8GIbnkpKRrB9RTXN4cpjslFyAfvWilDrEOPsE6DPcWmOIBFTylraeVIeH5eN+uEE9QKUr4
i+vWkb8AWhixqnP7vvVtwymp+ormnYuksOB5Xs7kBctjueoLSf9sovAS4JoGsogC9/DKHi5u4Qgc
tkzmE6M3Opp9FbQntYCh7X8e71tkQVbBgatN6IqrDvCZ/s9lxY1eqnbZTESv1/kSamy2zT7kDj3O
YbJba1XraviNX25rYtJwTV1POi2CQfUcOD5zJ46ScR4suLSv2z7/Kw1Fd7JrRM6tabYDdnT+nuDH
qQUTwahb2cy29++28sFk3X6IWChAuQCf4mpTDKsuaEK6addJmCLSXEK+SdYTDdiomfXl39tQwvN2
WSf3FMJ470c6BhCiOwVg7NCcaMk1i9rZOTVTBNXFsj6stA6T+XRX8CoICC+R8lzOjUXi1tBtNWyk
e2wYvenWfvOiyDXO/NjO9l/l/YHtqYE63+FM+2Q3aqFsdaDyAftlDc1lBgP4LsAPR4EbOpLAG3V7
jeIdio7XxyT3YL3CLfyMIu2R53JxBZZ5lXXfqJqIxLOlh0yJ4elFCwWuhz20oLq1lREIOQy0qO5t
ymf9RGkX1CQbaW+O2xzZaZtfiiuuadE3JJCpQyg4d3N5gcf07Yin+13+ozfYYu493zhZi4dUqh7n
PKAudOqLbFdLIJx+pbW8TRllz36gDtYfCf24XYHV8oDqXgM0TBOHuFo8enN26Iu8ju3i8ML0HFKx
Kpt53LjYH8+A4exdiMiUCUMgDSkVd5RXtzfDIKnA70zOnZ8WeAVW4oiD3jqR2lMwGFYVpamt9o5R
KlRZNoKfqZ2BuPBoZ/LalDxkQrI80q1poKQpRpp8vNMN/UENfNCVfoNRW1ccHUT5eDIn4vcfURwB
Ium3RTKq6joehWSVKOho3i2ugGArcdnwcT8klq6xgH9j+laTZZT6ER0zwK8K35BGyH8hlMKcuoeC
Fek/SVWXNFl5sQXCMDdRkry2PjoqDQwyp9d7SGwOHSOpD4QjgmuPhPfX91DLPuIhlr6NsK+pLXSt
CDnjFxBJjWirsPUEtiLPWznLAFb4g2vYpYvCnOrBZYtHTaFO1q5TLuk+V/2SGnkftYKtBaAKkSuC
do8+zc5D05ix9AoyUeQf9aF56UDbvEK1X8uudhMvBoIpIXR1TXKJKKEpqI4m5gKDhgePNoVnP2dL
JD5jZ6H/Nje0gogeHHSOBF6Kt80S5QNdr30V9QaIknJawSil1qmT/recMCPf75PsxzIFlmLyZrCo
5dftoFlU2uQvkNWbzhbVj6iRbtNry3Qpnpx+gmMpEE+yuqtAFA2EOqEfxw3iaoUkLV1cHwvB8Ri1
AdWoS6MpjT5mt4ZxPAqsFiPU1merx1hZkNUbIrKdbDiN9j+dZ76a54WPXZMGQogVWYp8AFKt9mtZ
zjwveaJwFtojHdZXUcaU4aKGcKF7Ls19d+GRjdDZ4xri+IJiPTO5x1zPMELUO9uGKOE3QoelfDvI
kDGdHjIWyk5a9cZpLWOzeC1JBy/9lXsOxmoTypS57wqPu3hKqVe6xjnOeuUsGsYu3GMODD3h4PXr
maGOcuyQp4CMT4qqruHsQvlUymjipeAgfkIaf4Z5IEpsxZwQsjT1gDE9UTPjaKPTPrSQ+7b7K6yY
bfA403yUGdhE0f0hYgxWLIXG4oLto98EylxKgTpFVu8RpOyuuRcJXqhaGT94MtP3rues1ujTT5fM
rKQQ72KayeqbIKCdu6obFdlVRJPmV7um1PFKPtWGUKLFsRFb0gvZiG0X+49xGnBt2NSB9SFYj/HJ
LEJS+zynlpXUc4ll5zO79Y7KaVX5m4bOtqRyOWjCX5Sv3dhPNS2yEtI+v9KTeyiqElKodR8AtnUa
lVXLTl9N+aExd8BUzxyTvpI5eF1Dsh1VFWc/uXucplYdlQYr9R8pFq7lH7MBLnkYaAzE6g/nMOMZ
DQlb7Lkgj+dxyow6XS36iWuf7PxEKohBdnc9TuxIuVSJf4j1ZjbOl7sqN0Ly5DdVwbdHGLIVP3PG
+EZWOTiElvTlO54uCPgVepGgJvM4C4BmqbO1fgsnb2sxPYKLRqPCwGby+l8iNPBD8xoLqtPA7SXP
UVQY2MPc/GCpmrVJrxMfClGz1TNbmWkbKfkUkJO5eQHFeBomswfKiEkwu9odCB6Vx3o6pi5nykc7
v2AkIT/DjYnuAPwSsG+ZtqTv89LXaIk3w1D0/OLdmsCQQBtYAKH+ezXKa6gN5Sxe7OOrMWgzLjxN
pAkidVJnNetfqdUfhRQp3evmuwgclMeAAj2LkJFE7qtPZzwHKU9oSTqsazQU0qtarBa911ljmUEq
lVw8j2UuXVA3W1T63jsNtkm9ohDGJEjv1Z420j7/ey2A+/mwzmVvDkJ7y0GRzTFymeToH6Tn+MBe
4bfN34I5ID04MftChxv/WsB7f11TewWACwrXRB8JN9mFZA+nHxBJuTXxzOiNaZRbMP3GdSEIRtRV
Zo1WdSDY5kOi5HCJun9vapMs4yhCsBfomils0kkiPlRfXLeQxyIfTlxG4tsmJqhWDT7dWq9DqVX6
CPlLWmQbThD9I8WOHv9c1Vx4FTFV+T96WBHnMscbJmW482gWWOwY/MAOfpcDUjJ3tfmq+qYwMxl4
0PzIIMGr0N09ksRyCPuKyEeNPb7/lEqxwJd+BJ5Nqql6JeeMcu6o9KGqiUN6KAFw2tbEnu4z4OmH
TtAT4509q0zBWQ5yxliuQzLYFsSGKp1eFuCD8q/P21UrLyxpvcXccx/TvoHYVD6QXdREyOaEx1zl
Eff+Tqwm7tmmhCE154Duz1PWEGexrg/XNN2QCBzCeVWSg8dGFteWAdtvvbRW70VktbOf9lzpENcj
PyS09aAKFNr8vEnVlw8oUsM59aD/JZMkaN1xZPDjhPdjCKctDmiZyhnq5EZ82VXJCG0/3TmKyoXO
in16K0xv3iyJPmdUAsi0C3+j47qU9ZpYON43vNWqq9kEv7Ax5jRKSh0+MGxzIXOJk3JKNXWUDk7M
iYBgIUx4KRSysEtgfXbZaLodeWbYx1oOOa5BAi2El4Vkf5KwRCkTPoPhvfhn5hb6+gQmuF7ec4Sq
YnGrQYZMFfFNQJ5IEx2MIbo5z1yoSvNNlumQprhAyCzrQ7aE0Edi/YQXtM4Ty3n/SmgUMYK1teNr
RZ8uraKBEdjslZhLy9j55zeRAUUilL+PDxNXuk3RN5WRLYE+nZwfUsyeTSr8Yf/1XYWoS5cljvn4
Z2euKUoL6bwCtId3joEh3h0XU6PdAb6GjRT+rD6hgCgLawwf9XqpZRZ4JQUXW8/IG4/zog07hPxj
pPDvvjMdsh+SvLr/HEVgJgnIFeJQky2lxftsk3KlWfD0H4dSc1XqgwCeUtHDKO6l3GA7YfBjGoc0
mJ8laJ/EYS+osyCIPWUvVTtyw6YE1hNIfisHtK7J2cwRIkkdbOvrFVVxopqwwpdYu1YYvjZxbVVT
KY1BToIqBZ+lQoAZx5qEheQEi1WLSQCrqy+38JbARZ/C+jjYXbh4IacWLBrNr19tZn7e4SDQLdkz
R7SgEpE7bCirXYz/gmLWgAArH5KNu096GIPnIGTn9u03x7jAXWJNbwjipRJODN63HjzknteNHv8h
jMx59tWwy6+bXcgOsztHdAjeun4B8Zkv51iPY47MCJo4jtUKsPnlwj/Q+mN3J+v9gQ+KdrmbYoNy
dujdjDIcl5z7eL8XXNc6glNikJvhzPuMFX6IwTeiRQ3KenW9XyoM5xr18mPjULtb4SsjJPPytTr9
eBFqN4IU8N/LGHKpy+09fWSFrzydzRUEdfCn3SmBeQr63oqIlU0MbYmOJlxyg5wTXpv8ME5DsN0K
1iROewNxJ14Pjk2FvU16Poo8RavjTQHNaiAMnJr338FYt7l0qvXCsctzA1H6pbtxSusTDAbdnDFl
lkg5h6PsnnebYE1uGi5ulCKsrdYd1iyLvA7NRl22Na5Rj1687iFAISNQsLaAn8+RxMWX/WYw4qEl
GQjRdSccMJpwgS6PqlDtWaO7rTCAEWTZPEIO/mkSegfo4OaTzWFe6ObkLdBK15q1+cp6W4UDD4LL
sDx4MQbEj4ZoO6kwJZlR3o++UslKUMq6jqpOnqyRTkaNIMqM8YHqYhUUWRVmeBcb5+i7Wr/wVw8+
H5REDj5/oyMmqU3PHYOSiO+KolKBL76CVlNnGS74atZ2ta83s7GEiPU/7vf0aQ57tY9Crzvp1aEO
GyDRJJp06xOjZ6A9amDVv6+7GeNczttNPsC9ihTPDGl3WQY9dPChUAJ+/ARB29aHPulEoihTsf4d
6OZiVTm0Z8mHselX8oe5gJDjl6kiy1qItRCsy3R0z3563AnzrnC11hpikJ/zheSnposNyKau2O1v
QmvfpGK9NTAO4rK/AK/GOQIKrtCguOgTHxNQBnMvCjwOIAJBgeCvjHHXm1g0OUWF4cMT5VILgUQe
eD9XixiHVztzBQTBgZsrNoqXCRebV8YxqivYS8y91V9pVFmMVFN8MkvZUzj5zzC8aeeebbL4pXcU
3R1TYi8RahKYqovJhPZ0B0/t3K3XAEeI/Jcf0wiXeGuQqxxkrCFUbL0vNjrL92Z4UjD2n9oVTi4t
c6y46OTctQuxDIX8iCN5WCEUBHGpPXpihhs8jvMVz0wCoYvsCQSATbg5Wp8eKsaljdxsWwhuLE+M
Tm5vm38T3GjDTnB0M17M+m4hwgtfCB6Z4QBoNrSXybTy3lRSIOynSiZR4FMTXpe4qS8nmzw06GhO
hXl0IvNDu3oHbItmzxtAYK1j7lmNbdQYj57ZfBSxM5FzIhTaW9tI+8kWkFunzE9hh6Bc/hcq4Ku2
zgwnJKRBQ4/D6iObzQHlSZmONtaHtlcPUGSokMCzDLKZcS4sgnQN1Wilr4FLNKXHEJVg7KagIGrW
SfbitS/1zkW2Te1aTaUykCo+aH29CZfm81G8ISp7k2yJK+qLLzEdpJFRhk/ueEgiUyK8S4sfEwny
Z4gQ7oZXjU1aeXf5BUZs8AkcuUzJozvnikWC+AlaYf2LXFHfOf+MBZZtdmuEKY4NOSdDgOMkG/w5
ercE2a236WuuOwrcMKJi9GGeqXmk3/vxkPMZh+adi5KKALl/nGZAwGz/9r1N3Oom2I7rDjQSn7VQ
bR2KS8Y+mv8BR0m28JJMw+4gidtYGk72Pux5sKYeIDHGVg1/7rIxLShBWhCmxy36UPrD/L6V7Xrc
ERReZ7VEOKyDFxVlOVcOs2wImRIxNoVnwy4OnAsSQRRnvtus7d1EHBhX8pSxePjbyW6ZEofWdJPm
pdlE4x4dxmF4ucY7e4VP8EQGo5qbRDikrXCWhqvi+iCd+ONNHSPsB+ICZ7vq3eW1E24ZJ+NgIdZM
3nGV8GCIDQ2gs/4eex/ENqk/BjIJZLde5HyzeFTbxp12KEOV1fdinkaF2iytGpYFWkfpAxKweJ24
QfBAKYmn4N6Xd4+Km3Ze7uw5T4YW5VLdku+L3hOdPrwflOvgJ/OqZxIFQq+xsPcTnWE7eIgiCeve
gLce4nVpwI5Ck/xdZmeKoeYE8/c4jCieLVpG9/7aWQM1aGcijgEUeEicYq+gRuj5qsPGm1J+VKnz
fHEshxH+7n5WcgqqX2nofo4PMqP+g3+CzJtktbGpDrMw0rY455AkNWeNIHp/kvH7QtGKzefIJu80
0oQrpvwGYgBYSMw/fFS4Ms5IJi72cKpF6ASP5LAgLJQbIBdtyYT0GGep81nBC/dSLTJorqa3Kg3e
NQ8QjB6jR0W6CZ6MxB71zLX92JbByBO7XzL2a90cEPdU0dnFF9eGyEq5LmLlA+Pg3Dke5c5sb8B5
rIegLuypXc0ZrHWd+uVLexDJykzzdp3rautLUT7mRwPez7ERpL9AenirF9dPmFOg+cnLRce518Q/
MzOQcFrpxAO7Eo4Skm6tQr22O0hoz8hRllkPiNp+BlNdqIYq1H+VO+l8puVFopUTXmfs4UN7lHyk
qMQM5K/4cl4/lUCXnnG05gKd/Jr1GLiPWSnbDp1zGZ6eZNbBJ8d6NPC1R0hQMEjlPhL686iQJMSf
E/OPykuc+jT7ppP9wFmLPQyAbqta+seckI94aUbgZx3uA8Gjf0Ze6IrncTDyp800zVYtG9Hdo10Z
infreLsPZ8dughgVG+IRb40velD0+YOdNLVxQ3rHI3rAbu9g8O/meg8UfzvJbrPc8gAwGLhMHH+p
CIJYlpaFX8aRwzZlTdYefv7E55LjUIUlOpTHF/0T1KRFvKeM5suco+E74Mj/DeIgnW52hEkmxEtJ
jzdfOrcZEbwGXztMggf+sTzBcuf1r/9zvkMRZDhxVdwAhLgJexECbTef/I70OhE9MdeHPcFH3QmC
HjFyNEY6lvP+EO+anhxWg2eaQnM7GmOfBMxmu2U7dDmpbWLThdfBnncQVfE5FM+buM8OLw1rDdLz
ASrEKSuRBDV+xyPR6iWDzvJQ+h/PsnvLn28l8bRfbKuVYZXnnuwtv8Ov7ZLdvG9kZM3tiwD83Jwp
wRoPES2afQzVbF4LBoeMFB1G6jgxYS/QVYWsL5Hvb9+ZNbiI94IeOE8Wpe5MZYj5lCrmuJs1TZUV
tRFwjWCd1GtNsg6TsyQ15evpWxpX/djPIHYebUJx/v99GKrYtLD1Y5csSJuse+LRqMNDYPESR/04
rgRmWpaAcwL9ki7U3Q0SYqYSzlslrYV0TUd8EdnalSXM+19I1QRe7wrQFzvdQQLRxvfkq79UBdQF
yW3w1A8bZx2xKgsuWNAYk3mgZR86n/sCgxbmuHkhjnVPcNXQoesEql6dke6rQmvxzpE4TF2RUel2
a4CpexuZl7bhbszziUfv7vU6w1fo38kPcrKNvk4yHRH1HRI/fbkbfXkEe6RCyzr2mnuOf4jwXBN6
yoz4TEALodgkSyA1EDtlLEZpHZaoh1TlCknu0hjD7FAT9yLpH07qaDL75xe/oxwQFE9qjWuAoFPY
fO2G4P0YSFaVQtST447cZCOZ6JKUt4p0OQh9dVbLuHA18ehbH3hgr+0bdIuvLZhjLY8ktha0FQG1
RA+OcfKB6jldGTm4+c/nYyLrOSs+BsTElzfL+yPChjfuUSW46/GusNew0h4TAIOML/9rgZtNBX+Z
wbTYF4j3WoWE0ZiNlLSoGyetdk699RGqTx1FhBQIFTtQznCBaTeT97MtygMzf1sesG+Tg+j4rypA
FgRvXPXcFGlgy2kU8D+8HGCEJxAF52HdSKk//rBtdVUU5OwGMFzGbyuNOI0RRb6MAVkPYPTn33Dj
ZcAnCRPPYc9mT09+YKVWpeHdrMwfLx5RDwWGsoCEsrntI5m/NuDdmKg/lX7Ql17lib5bVHcHr8Cl
rq1VVTsYVwuQ84KJxqFj8G9T0j/5ZrLq0Fq2EMa/SpCku85RBFvtXrsDCV4bqO2xwmzY+gxmgTfL
wipWEkiEyT9an5b3Vp29xXfqAq7lzNSfS+dJgjFXUfKTa1dNbdB5QP2EHPkYARiuztN7jo5njaMa
iqw41EtfjW5/RBknV1lfs6QssNj+SGp97Mp4g8aKlQ/wCZXNGe4aJobOY+Ax/0pdG7Ab17A2Xskr
+9Hg1BB0I9fNIa9tmdBQ6FcQpGrW+OX7UY4qkepO+Ek5hNGCC0W9gOn9dHjFrVnj9UGJ5zxvsBSG
ow5oyGCN5/QKGQ7L0i+2VWB+CVevkacBMbhT2lW8A2uWGXgz+9EpNKm1EXDVHgJyKJ0CMC1KzzBm
g7JPb95ty6gNfwGqeLjIR+asJR3wrBeKRxJbw3MAegyNrIktSB74EadvrCZQBKJ7JsDmB8i7S4I9
5swK+kZNVI4ZmSp0bVLneoy+w7rk8eetSb8v1Uo3PBmfB5Q9X8nC8mIkakBKGdWXy3MGv4xUl4P0
TS4BvilNvJunnwC/jYPODH/YM17floQGCY5qRIbbabfFnWiC+6/12X6lJuPJk/eUsQk4IQWUqhTb
9rwaZeKEsh5Tn6uoMKGcD6VnPBWpjOsOyMap0AOoltNUrL1lr06VClG5yjdJIfEHWXxU4XGNhFCR
JEJJXR/zkCiC5EQ0cj5gQAtfYZHQ9dsikwMqkcXrvQCEX1tmgoCbzcLMsgEvOfl/qQXLXzIw8wHF
s07Z3iL/OV7kQS5PSsm0t0fB5iiftClX+bH9CIttqnnau6MKdRybv26YNcnmM4S52GOpim9FJEe5
olQRwTernari7pImt1EDHZ2h0l0ycL8OedJt6VjKZhvLVdE4CFjXS26vMT3WAW39kUt6LpbApl2e
RPuTlBkDZcfX9PsvHbRrjIwHlQiMNnB5oz+vod8vKyDTvn3RX0JqH4JFlqmtcXJoLqy7P2A/xT7X
HsqU/8CTjabatG7ScKds1CwTjwMVDXKKeArembVgNFHjD1KPdlBZc2rMSf78cd13aCSj7LIapLRs
8oijq67BiGCB6lkMjushxEjORxOHAMVcR9SdHpCBicQh2B0C/TNuF+HYHDIQADZtnE1NSVdP4Fhf
QdCUPEhqDTbBW4WzOc6PlyZK6w/UkBMgua39nE942IyEdMEeY4HudcRmt0u9k7T5D1adMKFoXJ/f
hSvbPRS1I1I+5x7xFRdfRhGTQcjZchCipvWwouGNbMHMH9skm3I3AxftOSyj55/iiaDXjIB/6/vJ
4W5ZfJ6QDnpBc+SfEeMHSwO3h5LkNMFI5spesjLaeDFFu8oIK0phZcwnt829yrNB8VzTbVf0Fyzi
qejP9i8U3Sngpc+AzK6SuIuuZMsReRSUfy0Nt2+f86Vof5UI1pQ+ZLZT9rqdQkIsoDoiornFvazM
tHZH+e88y3IekM3ait2bTDDesZgbDpHt5h7sNu/PMLvx9e9Mb+xFV4+QhBL2S+YCsldUc8Yr54hP
v1NDp2rCbZoVRQG50rkoH1xBT2l1ZbgCw36v3FJqCaBCianE51i01/v2wU7IH6O0BC+45wEVl9p+
Sse11k/PYz4bHsYdBia8pnhRw2tzAxOqG3rkmvoFGuHSAie0hYWZTRPEzF7udKdnIc2vZyvuTC9P
Fbb7dMwrOscnRBHyrbef+ihLBg0+fgno95SijnXu4egs6mflOElgOyTxpVof/E5RdVZ2B8oHP7cv
YKOKbTp4nnLX0Ip6B7xqNA==
`protect end_protected
|
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
library altera;
use altera.alt_dspbuilder_package.all;
library lpm;
use lpm.lpm_components.all;
entity alt_dspbuilder_case_statement_GNWMX2GCN2 is
generic ( number_outputs : integer := 2;
hasDefault : natural := 1;
pipeline : natural := 0;
width : integer := 16);
port(
clock : in std_logic;
aclr : in std_logic;
input : in std_logic_vector(15 downto 0);
r0 : out std_logic;
r1 : out std_logic);
end entity;
architecture rtl of alt_dspbuilder_case_statement_GNWMX2GCN2 is
begin
caseproc:process( input )
begin
case input is
when "0000000000000100" =>
r0 <= '1';
r1 <= '0';
when others =>
r0 <= '0';
r1 <= '1';
end case;
end process;
end architecture;
|
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
library altera;
use altera.alt_dspbuilder_package.all;
library lpm;
use lpm.lpm_components.all;
entity alt_dspbuilder_case_statement_GNWMX2GCN2 is
generic ( number_outputs : integer := 2;
hasDefault : natural := 1;
pipeline : natural := 0;
width : integer := 16);
port(
clock : in std_logic;
aclr : in std_logic;
input : in std_logic_vector(15 downto 0);
r0 : out std_logic;
r1 : out std_logic);
end entity;
architecture rtl of alt_dspbuilder_case_statement_GNWMX2GCN2 is
begin
caseproc:process( input )
begin
case input is
when "0000000000000100" =>
r0 <= '1';
r1 <= '0';
when others =>
r0 <= '0';
r1 <= '1';
end case;
end process;
end architecture;
|
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
library altera;
use altera.alt_dspbuilder_package.all;
library lpm;
use lpm.lpm_components.all;
entity alt_dspbuilder_case_statement_GNWMX2GCN2 is
generic ( number_outputs : integer := 2;
hasDefault : natural := 1;
pipeline : natural := 0;
width : integer := 16);
port(
clock : in std_logic;
aclr : in std_logic;
input : in std_logic_vector(15 downto 0);
r0 : out std_logic;
r1 : out std_logic);
end entity;
architecture rtl of alt_dspbuilder_case_statement_GNWMX2GCN2 is
begin
caseproc:process( input )
begin
case input is
when "0000000000000100" =>
r0 <= '1';
r1 <= '0';
when others =>
r0 <= '0';
r1 <= '1';
end case;
end process;
end architecture;
|
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
library altera;
use altera.alt_dspbuilder_package.all;
library lpm;
use lpm.lpm_components.all;
entity alt_dspbuilder_case_statement_GNWMX2GCN2 is
generic ( number_outputs : integer := 2;
hasDefault : natural := 1;
pipeline : natural := 0;
width : integer := 16);
port(
clock : in std_logic;
aclr : in std_logic;
input : in std_logic_vector(15 downto 0);
r0 : out std_logic;
r1 : out std_logic);
end entity;
architecture rtl of alt_dspbuilder_case_statement_GNWMX2GCN2 is
begin
caseproc:process( input )
begin
case input is
when "0000000000000100" =>
r0 <= '1';
r1 <= '0';
when others =>
r0 <= '0';
r1 <= '1';
end case;
end process;
end architecture;
|
-- file: clk32to40_tb.vhd
--
-- (c) Copyright 2008 - 2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
------------------------------------------------------------------------------
-- Clocking wizard demonstration testbench
------------------------------------------------------------------------------
-- This demonstration testbench instantiates the example design for the
-- clocking wizard. Input clocks are toggled, which cause the clocking
-- network to lock and the counters to increment.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;
library std;
use std.textio.all;
library work;
use work.all;
entity clk32to40_tb is
end clk32to40_tb;
architecture test of clk32to40_tb is
-- Clock to Q delay of 100 ps
constant TCQ : time := 100 ps;
-- timescale is 1ps
constant ONE_NS : time := 1 ns;
-- how many cycles to run
constant COUNT_PHASE : integer := 1024 + 1;
-- we'll be using the period in many locations
constant PER1 : time := 31.25 ns;
-- Declare the input clock signals
signal CLK_IN1 : std_logic := '1';
-- The high bit of the sampling counter
signal COUNT : std_logic;
signal COUNTER_RESET : std_logic := '0';
signal timeout_counter : std_logic_vector (13 downto 0) := (others => '0');
-- signal defined to stop mti simulation without severity failure in the report
signal end_of_sim : std_logic := '0';
signal CLK_OUT : std_logic_vector(1 downto 1);
--Freq Check using the M & D values setting and actual Frequency generated
component clk32to40_exdes
port
(-- Clock in ports
CLK_IN1 : in std_logic;
-- Reset that only drives logic in example design
COUNTER_RESET : in std_logic;
CLK_OUT : out std_logic_vector(1 downto 1) ;
-- High bits of counters driven by clocks
COUNT : out std_logic
);
end component;
begin
-- Input clock generation
--------------------------------------
process begin
CLK_IN1 <= not CLK_IN1; wait for (PER1/2);
end process;
-- Test sequence
process
procedure simtimeprint is
variable outline : line;
begin
write(outline, string'("## SYSTEM_CYCLE_COUNTER "));
write(outline, NOW/PER1);
write(outline, string'(" ns"));
writeline(output,outline);
end simtimeprint;
procedure simfreqprint (period : time; clk_num : integer) is
variable outputline : LINE;
variable str1 : string(1 to 16);
variable str2 : integer;
variable str3 : string(1 to 2);
variable str4 : integer;
variable str5 : string(1 to 4);
begin
str1 := "Freq of CLK_OUT(";
str2 := clk_num;
str3 := ") ";
str4 := 1000000 ps/period ;
str5 := " MHz" ;
write(outputline, str1 );
write(outputline, str2);
write(outputline, str3);
write(outputline, str4);
write(outputline, str5);
writeline(output, outputline);
end simfreqprint;
begin
report "Timing checks are not valid" severity note;
-- can't probe into hierarchy, wait "some time" for lock
wait for (PER1*2500);
wait for (PER1*20);
COUNTER_RESET <= '1';
wait for (PER1*19.5);
COUNTER_RESET <= '0';
wait for (PER1*1);
report "Timing checks are valid" severity note;
wait for (PER1*COUNT_PHASE);
simtimeprint;
end_of_sim <= '1';
wait for 1 ps;
report "Simulation Stopped." severity failure;
wait;
end process;
-- Instantiation of the example design containing the clock
-- network and sampling counters
-----------------------------------------------------------
dut : clk32to40_exdes
port map
(-- Clock in ports
CLK_IN1 => CLK_IN1,
-- Reset for logic in example design
COUNTER_RESET => COUNTER_RESET,
CLK_OUT => CLK_OUT,
-- High bits of the counters
COUNT => COUNT);
-- Freq Check
end test;
|
-- file: clk32to40_tb.vhd
--
-- (c) Copyright 2008 - 2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
------------------------------------------------------------------------------
-- Clocking wizard demonstration testbench
------------------------------------------------------------------------------
-- This demonstration testbench instantiates the example design for the
-- clocking wizard. Input clocks are toggled, which cause the clocking
-- network to lock and the counters to increment.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;
library std;
use std.textio.all;
library work;
use work.all;
entity clk32to40_tb is
end clk32to40_tb;
architecture test of clk32to40_tb is
-- Clock to Q delay of 100 ps
constant TCQ : time := 100 ps;
-- timescale is 1ps
constant ONE_NS : time := 1 ns;
-- how many cycles to run
constant COUNT_PHASE : integer := 1024 + 1;
-- we'll be using the period in many locations
constant PER1 : time := 31.25 ns;
-- Declare the input clock signals
signal CLK_IN1 : std_logic := '1';
-- The high bit of the sampling counter
signal COUNT : std_logic;
signal COUNTER_RESET : std_logic := '0';
signal timeout_counter : std_logic_vector (13 downto 0) := (others => '0');
-- signal defined to stop mti simulation without severity failure in the report
signal end_of_sim : std_logic := '0';
signal CLK_OUT : std_logic_vector(1 downto 1);
--Freq Check using the M & D values setting and actual Frequency generated
component clk32to40_exdes
port
(-- Clock in ports
CLK_IN1 : in std_logic;
-- Reset that only drives logic in example design
COUNTER_RESET : in std_logic;
CLK_OUT : out std_logic_vector(1 downto 1) ;
-- High bits of counters driven by clocks
COUNT : out std_logic
);
end component;
begin
-- Input clock generation
--------------------------------------
process begin
CLK_IN1 <= not CLK_IN1; wait for (PER1/2);
end process;
-- Test sequence
process
procedure simtimeprint is
variable outline : line;
begin
write(outline, string'("## SYSTEM_CYCLE_COUNTER "));
write(outline, NOW/PER1);
write(outline, string'(" ns"));
writeline(output,outline);
end simtimeprint;
procedure simfreqprint (period : time; clk_num : integer) is
variable outputline : LINE;
variable str1 : string(1 to 16);
variable str2 : integer;
variable str3 : string(1 to 2);
variable str4 : integer;
variable str5 : string(1 to 4);
begin
str1 := "Freq of CLK_OUT(";
str2 := clk_num;
str3 := ") ";
str4 := 1000000 ps/period ;
str5 := " MHz" ;
write(outputline, str1 );
write(outputline, str2);
write(outputline, str3);
write(outputline, str4);
write(outputline, str5);
writeline(output, outputline);
end simfreqprint;
begin
report "Timing checks are not valid" severity note;
-- can't probe into hierarchy, wait "some time" for lock
wait for (PER1*2500);
wait for (PER1*20);
COUNTER_RESET <= '1';
wait for (PER1*19.5);
COUNTER_RESET <= '0';
wait for (PER1*1);
report "Timing checks are valid" severity note;
wait for (PER1*COUNT_PHASE);
simtimeprint;
end_of_sim <= '1';
wait for 1 ps;
report "Simulation Stopped." severity failure;
wait;
end process;
-- Instantiation of the example design containing the clock
-- network and sampling counters
-----------------------------------------------------------
dut : clk32to40_exdes
port map
(-- Clock in ports
CLK_IN1 => CLK_IN1,
-- Reset for logic in example design
COUNTER_RESET => COUNTER_RESET,
CLK_OUT => CLK_OUT,
-- High bits of the counters
COUNT => COUNT);
-- Freq Check
end test;
|
-------------------------------------------------------------------------------
-- File Name : QUANT_TOP.vhd
--
-- Project : JPEG_ENC
--
-- Module : QUANT_TOP
--
-- Content : Quantizer Top level
--
-- Description : Quantizer Top level
--
-- Spec. :
--
-- Author : Michal Krepa
--
-------------------------------------------------------------------------------
-- History :
-- 20090328: (MK): Initial Creation.
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- LIBRARY/PACKAGE ---------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- generic packages/libraries:
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-------------------------------------------------------------------------------
-- user packages/libraries:
-------------------------------------------------------------------------------
library work;
use work.JPEG_PKG.all;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- ENTITY ------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
entity QUANT_TOP is
port
(
CLK : in std_logic;
RST : in std_logic;
-- CTRL
start_pb : in std_logic;
ready_pb : out std_logic;
qua_sm_settings : in T_SM_SETTINGS;
-- RLE
rle_buf_sel : in std_logic;
rle_rdaddr : in std_logic_vector(5 downto 0);
rle_data : out std_logic_vector(11 downto 0);
-- ZIGZAG
zig_buf_sel : out std_logic;
zig_rd_addr : out std_logic_vector(5 downto 0);
zig_data : in std_logic_vector(11 downto 0);
-- HOST
qdata : in std_logic_vector(7 downto 0);
qaddr : in std_logic_vector(6 downto 0);
qwren : in std_logic
);
end entity QUANT_TOP;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- ARCHITECTURE ------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
architecture RTL of QUANT_TOP is
signal dbuf_data : std_logic_vector(11 downto 0);
signal dbuf_q : std_logic_vector(11 downto 0);
signal dbuf_we : std_logic;
signal dbuf_waddr : std_logic_vector(6 downto 0);
signal dbuf_raddr : std_logic_vector(6 downto 0);
signal zigzag_di : std_logic_vector(11 downto 0);
signal zigzag_divalid : std_logic;
signal quant_dout : std_logic_vector(11 downto 0);
signal quant_dovalid : std_logic;
signal wr_cnt : unsigned(5 downto 0);
signal rd_cnt : unsigned(5 downto 0);
signal rd_en_d : std_logic_vector(5 downto 0);
signal rd_en : std_logic;
signal zig_buf_sel_s : std_logic;
signal zz_rd_addr : std_logic_vector(5 downto 0);
signal fifo_empty : std_logic;
-------------------------------------------------------------------------------
-- Architecture: begin
-------------------------------------------------------------------------------
begin
zig_rd_addr <= std_logic_vector(rd_cnt);
rle_data <= dbuf_q;
zig_buf_sel <= zig_buf_sel_s;
zigzag_di <= zig_data;
zigzag_divalid <= rd_en_d(0);
-------------------------------------------------------------------
-- Quantizer
-------------------------------------------------------------------
U_quantizer : entity work.quantizer
generic map
(
SIZE_C => 12,
RAMQADDR_W => 7,
RAMQDATA_W => 8
)
port map
(
rst => RST,
clk => CLK,
di => zigzag_di,
divalid => zigzag_divalid,
qdata => qdata,
qwaddr => qaddr,
qwren => qwren,
cmp_idx => qua_sm_settings.cmp_idx,
do => quant_dout,
dovalid => quant_dovalid
);
-------------------------------------------------------------------
-- DBUF
-------------------------------------------------------------------
U_RAMZ : entity work.RAMZ
generic map
(
RAMADDR_W => 7,
RAMDATA_W => 12
)
port map
(
d => dbuf_data,
waddr => dbuf_waddr,
raddr => dbuf_raddr,
we => dbuf_we,
clk => CLK,
q => dbuf_q
);
dbuf_data <= quant_dout;
dbuf_waddr <= (not rle_buf_sel) & std_logic_vector(wr_cnt);
dbuf_we <= quant_dovalid;
dbuf_raddr <= rle_buf_sel & rle_rdaddr;
-------------------------------------------------------------------
-- Counter1
-------------------------------------------------------------------
p_counter1 : process(CLK, RST)
begin
if RST = '1' then
rd_en <= '0';
rd_en_d <= (others => '0');
rd_cnt <= (others => '0');
elsif CLK'event and CLK = '1' then
rd_en_d <= rd_en_d(rd_en_d'length-2 downto 0) & rd_en;
if start_pb = '1' then
rd_cnt <= (others => '0');
rd_en <= '1';
end if;
if rd_en = '1' then
if rd_cnt = 64-1 then
rd_cnt <= (others => '0');
rd_en <= '0';
else
rd_cnt <= rd_cnt + 1;
end if;
end if;
end if;
end process;
-------------------------------------------------------------------
-- wr_cnt
-------------------------------------------------------------------
p_wr_cnt : process(CLK, RST)
begin
if RST = '1' then
wr_cnt <= (others => '0');
ready_pb <= '0';
elsif CLK'event and CLK = '1' then
ready_pb <= '0';
if start_pb = '1' then
wr_cnt <= (others => '0');
end if;
if quant_dovalid = '1' then
if wr_cnt = 64-1 then
wr_cnt <= (others => '0');
else
wr_cnt <=wr_cnt + 1;
end if;
-- give ready ahead to save cycles!
if wr_cnt = 64-1-3 then
ready_pb <= '1';
end if;
end if;
end if;
end process;
-------------------------------------------------------------------
-- zig_buf_sel
-------------------------------------------------------------------
p_buf_sel : process(CLK, RST)
begin
if RST = '1' then
zig_buf_sel_s <= '0';
elsif CLK'event and CLK = '1' then
if start_pb = '1' then
zig_buf_sel_s <= not zig_buf_sel_s;
end if;
end if;
end process;
end architecture RTL;
-------------------------------------------------------------------------------
-- Architecture: end
------------------------------------------------------------------------------- |
-------------------------------------------------------------------------------
-- File Name : QUANT_TOP.vhd
--
-- Project : JPEG_ENC
--
-- Module : QUANT_TOP
--
-- Content : Quantizer Top level
--
-- Description : Quantizer Top level
--
-- Spec. :
--
-- Author : Michal Krepa
--
-------------------------------------------------------------------------------
-- History :
-- 20090328: (MK): Initial Creation.
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- LIBRARY/PACKAGE ---------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- generic packages/libraries:
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-------------------------------------------------------------------------------
-- user packages/libraries:
-------------------------------------------------------------------------------
library work;
use work.JPEG_PKG.all;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- ENTITY ------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
entity QUANT_TOP is
port
(
CLK : in std_logic;
RST : in std_logic;
-- CTRL
start_pb : in std_logic;
ready_pb : out std_logic;
qua_sm_settings : in T_SM_SETTINGS;
-- RLE
rle_buf_sel : in std_logic;
rle_rdaddr : in std_logic_vector(5 downto 0);
rle_data : out std_logic_vector(11 downto 0);
-- ZIGZAG
zig_buf_sel : out std_logic;
zig_rd_addr : out std_logic_vector(5 downto 0);
zig_data : in std_logic_vector(11 downto 0);
-- HOST
qdata : in std_logic_vector(7 downto 0);
qaddr : in std_logic_vector(6 downto 0);
qwren : in std_logic
);
end entity QUANT_TOP;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
----------------------------------- ARCHITECTURE ------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
architecture RTL of QUANT_TOP is
signal dbuf_data : std_logic_vector(11 downto 0);
signal dbuf_q : std_logic_vector(11 downto 0);
signal dbuf_we : std_logic;
signal dbuf_waddr : std_logic_vector(6 downto 0);
signal dbuf_raddr : std_logic_vector(6 downto 0);
signal zigzag_di : std_logic_vector(11 downto 0);
signal zigzag_divalid : std_logic;
signal quant_dout : std_logic_vector(11 downto 0);
signal quant_dovalid : std_logic;
signal wr_cnt : unsigned(5 downto 0);
signal rd_cnt : unsigned(5 downto 0);
signal rd_en_d : std_logic_vector(5 downto 0);
signal rd_en : std_logic;
signal zig_buf_sel_s : std_logic;
signal zz_rd_addr : std_logic_vector(5 downto 0);
signal fifo_empty : std_logic;
-------------------------------------------------------------------------------
-- Architecture: begin
-------------------------------------------------------------------------------
begin
zig_rd_addr <= std_logic_vector(rd_cnt);
rle_data <= dbuf_q;
zig_buf_sel <= zig_buf_sel_s;
zigzag_di <= zig_data;
zigzag_divalid <= rd_en_d(0);
-------------------------------------------------------------------
-- Quantizer
-------------------------------------------------------------------
U_quantizer : entity work.quantizer
generic map
(
SIZE_C => 12,
RAMQADDR_W => 7,
RAMQDATA_W => 8
)
port map
(
rst => RST,
clk => CLK,
di => zigzag_di,
divalid => zigzag_divalid,
qdata => qdata,
qwaddr => qaddr,
qwren => qwren,
cmp_idx => qua_sm_settings.cmp_idx,
do => quant_dout,
dovalid => quant_dovalid
);
-------------------------------------------------------------------
-- DBUF
-------------------------------------------------------------------
U_RAMZ : entity work.RAMZ
generic map
(
RAMADDR_W => 7,
RAMDATA_W => 12
)
port map
(
d => dbuf_data,
waddr => dbuf_waddr,
raddr => dbuf_raddr,
we => dbuf_we,
clk => CLK,
q => dbuf_q
);
dbuf_data <= quant_dout;
dbuf_waddr <= (not rle_buf_sel) & std_logic_vector(wr_cnt);
dbuf_we <= quant_dovalid;
dbuf_raddr <= rle_buf_sel & rle_rdaddr;
-------------------------------------------------------------------
-- Counter1
-------------------------------------------------------------------
p_counter1 : process(CLK, RST)
begin
if RST = '1' then
rd_en <= '0';
rd_en_d <= (others => '0');
rd_cnt <= (others => '0');
elsif CLK'event and CLK = '1' then
rd_en_d <= rd_en_d(rd_en_d'length-2 downto 0) & rd_en;
if start_pb = '1' then
rd_cnt <= (others => '0');
rd_en <= '1';
end if;
if rd_en = '1' then
if rd_cnt = 64-1 then
rd_cnt <= (others => '0');
rd_en <= '0';
else
rd_cnt <= rd_cnt + 1;
end if;
end if;
end if;
end process;
-------------------------------------------------------------------
-- wr_cnt
-------------------------------------------------------------------
p_wr_cnt : process(CLK, RST)
begin
if RST = '1' then
wr_cnt <= (others => '0');
ready_pb <= '0';
elsif CLK'event and CLK = '1' then
ready_pb <= '0';
if start_pb = '1' then
wr_cnt <= (others => '0');
end if;
if quant_dovalid = '1' then
if wr_cnt = 64-1 then
wr_cnt <= (others => '0');
else
wr_cnt <=wr_cnt + 1;
end if;
-- give ready ahead to save cycles!
if wr_cnt = 64-1-3 then
ready_pb <= '1';
end if;
end if;
end if;
end process;
-------------------------------------------------------------------
-- zig_buf_sel
-------------------------------------------------------------------
p_buf_sel : process(CLK, RST)
begin
if RST = '1' then
zig_buf_sel_s <= '0';
elsif CLK'event and CLK = '1' then
if start_pb = '1' then
zig_buf_sel_s <= not zig_buf_sel_s;
end if;
end if;
end process;
end architecture RTL;
-------------------------------------------------------------------------------
-- Architecture: end
------------------------------------------------------------------------------- |
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_19_queue.vhd,v 1.2 2001-10-24 22:18:13 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
library qsim;
use qsim.qsim_types.all;
entity queue is
generic ( name : string;
time_unit : delay_length := ns;
info_file_name : string := "info_file.dat" );
port ( in_arc : in arc_type;
out_arc : out arc_type;
out_ready : in boolean;
info_detail : in info_detail_type );
end entity queue;
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_19_queue.vhd,v 1.2 2001-10-24 22:18:13 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
library qsim;
use qsim.qsim_types.all;
entity queue is
generic ( name : string;
time_unit : delay_length := ns;
info_file_name : string := "info_file.dat" );
port ( in_arc : in arc_type;
out_arc : out arc_type;
out_ready : in boolean;
info_detail : in info_detail_type );
end entity queue;
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_19_queue.vhd,v 1.2 2001-10-24 22:18:13 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
library qsim;
use qsim.qsim_types.all;
entity queue is
generic ( name : string;
time_unit : delay_length := ns;
info_file_name : string := "info_file.dat" );
port ( in_arc : in arc_type;
out_arc : out arc_type;
out_ready : in boolean;
info_detail : in info_detail_type );
end entity queue;
|
----------------------------------------------------------------------------------
-- Module Name: gtp_refclock_only - Behavioral
--
-- Description: Receive the reference clock and pass it over to the other bank
--
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-- FPGA_DisplayPort from https://github.com/hamsternz/FPGA_DisplayPort
------------------------------------------------------------------------------------
-- The MIT License (MIT)
--
-- Copyright (c) 2015 Michael Alan Field <hamster@snap.net.nz>
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this software and associated documentation files (the "Software"), to deal
-- in the Software without restriction, including without limitation the rights
-- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
-- copies of the Software, and to permit persons to whom the Software is
-- furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
-- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
-- THE SOFTWARE.
------------------------------------------------------------------------------------
----- Want to say thanks? ----------------------------------------------------------
------------------------------------------------------------------------------------
--
-- This design has taken many hours - 3 months of work. I'm more than happy
-- to share it if you can make use of it. It is released under the MIT license,
-- so you are not under any onus to say thanks, but....
--
-- If you what to say thanks for this design either drop me an email, or how about
-- trying PayPal to my email (hamster@snap.net.nz)?
--
-- Educational use - Enough for a beer
-- Hobbyist use - Enough for a pizza
-- Research use - Enough to take the family out to dinner
-- Commercial use - A weeks pay for an engineer (I wish!)
--------------------------------------------------------------------------------------
-- Ver | Date | Change
--------+------------+---------------------------------------------------------------
-- 0.1 | 2015-09-17 | Initial Version
------------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity gtp_refclock_only is
Port ( clk : in STD_LOGIC;
refclk0_p : in STD_LOGIC;
refclk0_n : in STD_LOGIC;
refclk1_p : in STD_LOGIC;
refclk1_n : in STD_LOGIC;
testlock0 : out STD_LOGIC;
testlock1 : out STD_LOGIC;
out_ref_clk0 : out STD_LOGIC;
out_ref_clk1 : out STD_LOGIC);
end gtp_refclock_only;
architecture Behavioral of gtp_refclock_only is
signal refclk0 : std_logic;
signal refclk1 : std_logic;
begin
------------- GT txdata_i Assignments for 20 bit datapath -------
I_IBUFDS_0 : IBUFDS
port map
(
O => refclk0,
I => refclk0_p,
IB => refclk0_n
);
I_IBUFDS_1 : IBUFDS
port map
(
O => refclk1,
I => refclk1_p,
IB => refclk1_n
);
--------------------------------------------------------------------
-- From here down this is all crap that is just to get the refclock1
-- out of the GTPA1_DUAL and across to the other transceiver block
---------------------------------------------------------------------
gtpa1_dual_i:GTPA1_DUAL
generic map
(
--_______________________ Simulation-Only Attributes ___________________
SIM_RECEIVER_DETECT_PASS => (TRUE),
SIM_TX_ELEC_IDLE_LEVEL => ("Z"),
SIM_VERSION => ("2.0"),
SIM_REFCLK0_SOURCE => ("100"),
SIM_REFCLK1_SOURCE => ("100"),
SIM_GTPRESET_SPEEDUP => (1),
CLK25_DIVIDER_0 => (5),
CLK25_DIVIDER_1 => (5),
PLL_DIVSEL_FB_0 => (2),
PLL_DIVSEL_FB_1 => (2),
PLL_DIVSEL_REF_0 => (1),
PLL_DIVSEL_REF_1 => (1),
CLK_OUT_GTP_SEL_0 => ("REFCLKPLL0"),
CLK_OUT_GTP_SEL_1 => ("REFCLKPLL1"),
--PLL Attributes
CLKINDC_B_0 => (TRUE),
CLKRCV_TRST_0 => (TRUE),
OOB_CLK_DIVIDER_0 => (4),
PLL_COM_CFG_0 => (x"21680a"),
PLL_CP_CFG_0 => (x"00"),
PLL_RXDIVSEL_OUT_0 => (1),
PLL_SATA_0 => (FALSE),
PLL_SOURCE_0 => ("PLL0"), -- Source from PLL 0
PLL_TXDIVSEL_OUT_0 => (1),
PLLLKDET_CFG_0 => ("111"),
--
CLKINDC_B_1 => (TRUE),
CLKRCV_TRST_1 => (TRUE),
OOB_CLK_DIVIDER_1 => (4),
PLL_COM_CFG_1 => (x"21680a"),
PLL_CP_CFG_1 => (x"00"),
PLL_RXDIVSEL_OUT_1 => (1),
PLL_SATA_1 => (FALSE),
PLL_SOURCE_1 => ("PLL1"), -- Source from PLL1
PLL_TXDIVSEL_OUT_1 => (1),
PLLLKDET_CFG_1 => ("111"),
PMA_COM_CFG_EAST => (x"000008000"),
PMA_COM_CFG_WEST => (x"00000a000"),
TST_ATTR_0 => (x"00000000"),
TST_ATTR_1 => (x"00000000"),
--TX Interface Attributes
TX_TDCC_CFG_0 => ("11"),
TX_TDCC_CFG_1 => ("11"),
--TX Buffer and Phase Alignment Attributes
PMA_TX_CFG_0 => (x"00082"),
TX_BUFFER_USE_0 => (TRUE),
TX_XCLK_SEL_0 => ("TXOUT"),
TXRX_INVERT_0 => ("111"),
PMA_TX_CFG_1 => (x"00082"),
TX_BUFFER_USE_1 => (TRUE),
TX_XCLK_SEL_1 => ("TXOUT"),
TXRX_INVERT_1 => ("111"),
--TX Driver and OOB signalling Attributes
CM_TRIM_0 => ("00"),
TX_IDLE_DELAY_0 => ("011"),
CM_TRIM_1 => ("00"),
TX_IDLE_DELAY_1 => ("011"),
--TX PIPE/SATA Attributes
COM_BURST_VAL_0 => ("1111"),
COM_BURST_VAL_1 => ("1111"),
--RX Driver,OOB signalling,Coupling and Eq,CDR Attributes
AC_CAP_DIS_0 => (TRUE),
OOBDETECT_THRESHOLD_0 => ("110"),
PMA_CDR_SCAN_0 => (x"6404040"),
PMA_RX_CFG_0 => (x"05ce089"),
PMA_RXSYNC_CFG_0 => (x"00"),
RCV_TERM_GND_0 => (FALSE),
RCV_TERM_VTTRX_0 => (TRUE),
RXEQ_CFG_0 => ("01111011"),
TERMINATION_CTRL_0 => ("10100"),
TERMINATION_OVRD_0 => (FALSE),
TX_DETECT_RX_CFG_0 => (x"1832"),
AC_CAP_DIS_1 => (TRUE),
OOBDETECT_THRESHOLD_1 => ("110"),
PMA_CDR_SCAN_1 => (x"6404040"),
PMA_RX_CFG_1 => (x"05ce089"),
PMA_RXSYNC_CFG_1 => (x"00"),
RCV_TERM_GND_1 => (FALSE),
RCV_TERM_VTTRX_1 => (TRUE),
RXEQ_CFG_1 => ("01111011"),
TERMINATION_CTRL_1 => ("10100"),
TERMINATION_OVRD_1 => (FALSE),
TX_DETECT_RX_CFG_1 => (x"1832"),
--PRBS Detection Attributes
RXPRBSERR_LOOPBACK_0 => ('0'),
RXPRBSERR_LOOPBACK_1 => ('0'),
--Comma Detection and Alignment Attributes
ALIGN_COMMA_WORD_0 => (1),
COMMA_10B_ENABLE_0 => ("1111111111"),
DEC_MCOMMA_DETECT_0 => (TRUE),
DEC_PCOMMA_DETECT_0 => (TRUE),
DEC_VALID_COMMA_ONLY_0 => (TRUE),
MCOMMA_10B_VALUE_0 => ("1010000011"),
MCOMMA_DETECT_0 => (TRUE),
PCOMMA_10B_VALUE_0 => ("0101111100"),
PCOMMA_DETECT_0 => (TRUE),
RX_SLIDE_MODE_0 => ("PCS"),
ALIGN_COMMA_WORD_1 => (1),
COMMA_10B_ENABLE_1 => ("1111111111"),
DEC_MCOMMA_DETECT_1 => (TRUE),
DEC_PCOMMA_DETECT_1 => (TRUE),
DEC_VALID_COMMA_ONLY_1 => (TRUE),
MCOMMA_10B_VALUE_1 => ("1010000011"),
MCOMMA_DETECT_1 => (TRUE),
PCOMMA_10B_VALUE_1 => ("0101111100"),
PCOMMA_DETECT_1 => (TRUE),
RX_SLIDE_MODE_1 => ("PCS"),
--RX Loss-of-sync State Machine Attributes
RX_LOS_INVALID_INCR_0 => (8),
RX_LOS_THRESHOLD_0 => (128),
RX_LOSS_OF_SYNC_FSM_0 => (TRUE),
RX_LOS_INVALID_INCR_1 => (8),
RX_LOS_THRESHOLD_1 => (128),
RX_LOSS_OF_SYNC_FSM_1 => (TRUE),
--RX Elastic Buffer and Phase alignment Attributes
RX_BUFFER_USE_0 => (TRUE),
RX_EN_IDLE_RESET_BUF_0 => (TRUE),
RX_IDLE_HI_CNT_0 => ("1000"),
RX_IDLE_LO_CNT_0 => ("0000"),
RX_XCLK_SEL_0 => ("RXREC"),
RX_BUFFER_USE_1 => (TRUE),
RX_EN_IDLE_RESET_BUF_1 => (TRUE),
RX_IDLE_HI_CNT_1 => ("1000"),
RX_IDLE_LO_CNT_1 => ("0000"),
RX_XCLK_SEL_1 => ("RXREC"),
--Clock Correction Attributes
CLK_COR_ADJ_LEN_0 => (1),
CLK_COR_DET_LEN_0 => (1),
CLK_COR_INSERT_IDLE_FLAG_0 => (FALSE),
CLK_COR_KEEP_IDLE_0 => (FALSE),
CLK_COR_MAX_LAT_0 => (18),
CLK_COR_MIN_LAT_0 => (16),
CLK_COR_PRECEDENCE_0 => (TRUE),
CLK_COR_REPEAT_WAIT_0 => (5),
CLK_COR_SEQ_1_1_0 => ("0100000000"),
CLK_COR_SEQ_1_2_0 => ("0100000000"),
CLK_COR_SEQ_1_3_0 => ("0100000000"),
CLK_COR_SEQ_1_4_0 => ("0100000000"),
CLK_COR_SEQ_1_ENABLE_0 => ("0000"),
CLK_COR_SEQ_2_1_0 => ("0100000000"),
CLK_COR_SEQ_2_2_0 => ("0100000000"),
CLK_COR_SEQ_2_3_0 => ("0100000000"),
CLK_COR_SEQ_2_4_0 => ("0100000000"),
CLK_COR_SEQ_2_ENABLE_0 => ("0000"),
CLK_COR_SEQ_2_USE_0 => (FALSE),
CLK_CORRECT_USE_0 => (FALSE),
RX_DECODE_SEQ_MATCH_0 => (TRUE),
CLK_COR_ADJ_LEN_1 => (1),
CLK_COR_DET_LEN_1 => (1),
CLK_COR_INSERT_IDLE_FLAG_1 => (FALSE),
CLK_COR_KEEP_IDLE_1 => (FALSE),
CLK_COR_MAX_LAT_1 => (18),
CLK_COR_MIN_LAT_1 => (16),
CLK_COR_PRECEDENCE_1 => (TRUE),
CLK_COR_REPEAT_WAIT_1 => (5),
CLK_COR_SEQ_1_1_1 => ("0100000000"),
CLK_COR_SEQ_1_2_1 => ("0100000000"),
CLK_COR_SEQ_1_3_1 => ("0100000000"),
CLK_COR_SEQ_1_4_1 => ("0100000000"),
CLK_COR_SEQ_1_ENABLE_1 => ("0000"),
CLK_COR_SEQ_2_1_1 => ("0100000000"),
CLK_COR_SEQ_2_2_1 => ("0100000000"),
CLK_COR_SEQ_2_3_1 => ("0100000000"),
CLK_COR_SEQ_2_4_1 => ("0100000000"),
CLK_COR_SEQ_2_ENABLE_1 => ("0000"),
CLK_COR_SEQ_2_USE_1 => (FALSE),
CLK_CORRECT_USE_1 => (FALSE),
RX_DECODE_SEQ_MATCH_1 => (TRUE),
--Channel Bonding Attributes
CHAN_BOND_1_MAX_SKEW_0 => (1),
CHAN_BOND_2_MAX_SKEW_0 => (1),
CHAN_BOND_KEEP_ALIGN_0 => (FALSE),
CHAN_BOND_SEQ_1_1_0 => ("0110111100"),
CHAN_BOND_SEQ_1_2_0 => ("0011001011"),
CHAN_BOND_SEQ_1_3_0 => ("0110111100"),
CHAN_BOND_SEQ_1_4_0 => ("0011001011"),
CHAN_BOND_SEQ_1_ENABLE_0 => ("0000"),
CHAN_BOND_SEQ_2_1_0 => ("0000000000"),
CHAN_BOND_SEQ_2_2_0 => ("0000000000"),
CHAN_BOND_SEQ_2_3_0 => ("0000000000"),
CHAN_BOND_SEQ_2_4_0 => ("0000000000"),
CHAN_BOND_SEQ_2_ENABLE_0 => ("0000"),
CHAN_BOND_SEQ_2_USE_0 => (FALSE),
CHAN_BOND_SEQ_LEN_0 => (1),
RX_EN_MODE_RESET_BUF_0 => (FALSE),
CHAN_BOND_1_MAX_SKEW_1 => (1),
CHAN_BOND_2_MAX_SKEW_1 => (1),
CHAN_BOND_KEEP_ALIGN_1 => (FALSE),
CHAN_BOND_SEQ_1_1_1 => ("0110111100"),
CHAN_BOND_SEQ_1_2_1 => ("0011001011"),
CHAN_BOND_SEQ_1_3_1 => ("0110111100"),
CHAN_BOND_SEQ_1_4_1 => ("0011001011"),
CHAN_BOND_SEQ_1_ENABLE_1 => ("0000"),
CHAN_BOND_SEQ_2_1_1 => ("0000000000"),
CHAN_BOND_SEQ_2_2_1 => ("0000000000"),
CHAN_BOND_SEQ_2_3_1 => ("0000000000"),
CHAN_BOND_SEQ_2_4_1 => ("0000000000"),
CHAN_BOND_SEQ_2_ENABLE_1 => ("0000"),
CHAN_BOND_SEQ_2_USE_1 => (FALSE),
CHAN_BOND_SEQ_LEN_1 => (1),
RX_EN_MODE_RESET_BUF_1 => (FALSE),
--RX PCI Express Attributes
CB2_INH_CC_PERIOD_0 => (8),
CDR_PH_ADJ_TIME_0 => ("01010"),
PCI_EXPRESS_MODE_0 => (FALSE),
RX_EN_IDLE_HOLD_CDR_0 => (FALSE),
RX_EN_IDLE_RESET_FR_0 => (TRUE),
RX_EN_IDLE_RESET_PH_0 => (TRUE),
RX_STATUS_FMT_0 => ("PCIE"),
TRANS_TIME_FROM_P2_0 => (x"03c"),
TRANS_TIME_NON_P2_0 => (x"19"),
TRANS_TIME_TO_P2_0 => (x"064"),
CB2_INH_CC_PERIOD_1 => (8),
CDR_PH_ADJ_TIME_1 => ("01010"),
PCI_EXPRESS_MODE_1 => (FALSE),
RX_EN_IDLE_HOLD_CDR_1 => (FALSE),
RX_EN_IDLE_RESET_FR_1 => (TRUE),
RX_EN_IDLE_RESET_PH_1 => (TRUE),
RX_STATUS_FMT_1 => ("PCIE"),
TRANS_TIME_FROM_P2_1 => (x"03c"),
TRANS_TIME_NON_P2_1 => (x"19"),
TRANS_TIME_TO_P2_1 => (x"064"),
--RX SATA Attributes
SATA_BURST_VAL_0 => ("100"),
SATA_IDLE_VAL_0 => ("100"),
SATA_MAX_BURST_0 => (10),
SATA_MAX_INIT_0 => (29),
SATA_MAX_WAKE_0 => (10),
SATA_MIN_BURST_0 => (5),
SATA_MIN_INIT_0 => (16),
SATA_MIN_WAKE_0 => (5),
SATA_BURST_VAL_1 => ("100"),
SATA_IDLE_VAL_1 => ("100"),
SATA_MAX_BURST_1 => (10),
SATA_MAX_INIT_1 => (29),
SATA_MAX_WAKE_1 => (10),
SATA_MIN_BURST_1 => (5),
SATA_MIN_INIT_1 => (16),
SATA_MIN_WAKE_1 => (5)
)
port map
(
------------------------ Loopback and Powerdown Ports ----------------------
LOOPBACK0 => (others => '0'),
LOOPBACK1 => (others => '0'),
RXPOWERDOWN0 => "11",
RXPOWERDOWN1 => "11",
TXPOWERDOWN0 => "11",
TXPOWERDOWN1 => "11",
--------------------------------- PLL Ports --------------------------------
CLK00 => refclk0,
CLK01 => refclk0,
CLK10 => refclk1,
CLK11 => refclk1,
CLKINEAST0 => '0',
CLKINEAST1 => '0',
CLKINWEST0 => '0',
CLKINWEST1 => '0',
GCLK00 => '0',
GCLK01 => '0',
GCLK10 => '0',
GCLK11 => '0',
GTPRESET0 => '0',
GTPRESET1 => '0',
GTPTEST0 => "00010000",
GTPTEST1 => "00010000",
INTDATAWIDTH0 => '1',
INTDATAWIDTH1 => '1',
PLLCLK00 => '0',
PLLCLK01 => '0',
PLLCLK10 => '0',
PLLCLK11 => '0',
PLLLKDET0 => testlock0,
PLLLKDET1 => testlock1,
PLLLKDETEN0 => '1',
PLLLKDETEN1 => '1',
PLLPOWERDOWN0 => '0',
PLLPOWERDOWN1 => '0',
REFCLKOUT0 => open,
REFCLKOUT1 => open,
REFCLKPLL0 => out_ref_clk0,
REFCLKPLL1 => out_ref_clk1,
REFCLKPWRDNB0 => '0', -- Used- must be powered up
REFCLKPWRDNB1 => '0', -- Not used - should power down
REFSELDYPLL0 => "100", -- CLK10
REFSELDYPLL1 => "100", -- CLK11
RESETDONE0 => open,
RESETDONE1 => open,
TSTCLK0 => '0',
TSTCLK1 => '0',
TSTIN0 => (others => '0'),
TSTIN1 => (others => '0'),
TSTOUT0 => open,
TSTOUT1 => open,
----------------------- Receive Ports - 8b10b Decoder ----------------------
RXCHARISCOMMA0 => open,
RXCHARISCOMMA1 => open,
RXCHARISK0 => open,
RXCHARISK1 => open,
RXDEC8B10BUSE0 => '1',
RXDEC8B10BUSE1 => '1',
RXDISPERR0 => open,
RXDISPERR1 => open,
RXNOTINTABLE0 => open,
RXNOTINTABLE1 => open,
RXRUNDISP0 => open,
RXRUNDISP1 => open,
USRCODEERR0 => '0',
USRCODEERR1 => '0',
---------------------- Receive Ports - Channel Bonding ---------------------
RXCHANBONDSEQ0 => open,
RXCHANBONDSEQ1 => open,
RXCHANISALIGNED0 => open,
RXCHANISALIGNED1 => open,
RXCHANREALIGN0 => open,
RXCHANREALIGN1 => open,
RXCHBONDI => (others => '0'),
RXCHBONDMASTER0 => '0',
RXCHBONDMASTER1 => '0',
RXCHBONDO => open,
RXCHBONDSLAVE0 => '0',
RXCHBONDSLAVE1 => '0',
RXENCHANSYNC0 => '0',
RXENCHANSYNC1 => '0',
---------------------- Receive Ports - Clock Correction --------------------
RXCLKCORCNT0 => open,
RXCLKCORCNT1 => open,
--------------- Receive Ports - Comma Detection and Alignment --------------
RXBYTEISALIGNED0 => open,
RXBYTEISALIGNED1 => open,
RXBYTEREALIGN0 => open,
RXBYTEREALIGN1 => open,
RXCOMMADET0 => open,
RXCOMMADET1 => open,
RXCOMMADETUSE0 => '1',
RXCOMMADETUSE1 => '1',
RXENMCOMMAALIGN0 => '0',
RXENMCOMMAALIGN1 => '0',
RXENPCOMMAALIGN0 => '0',
RXENPCOMMAALIGN1 => '0',
RXSLIDE0 => '0',
RXSLIDE1 => '0',
----------------------- Receive Ports - PRBS Detection ---------------------
PRBSCNTRESET0 => '1',
PRBSCNTRESET1 => '1',
RXENPRBSTST0 => "000",
RXENPRBSTST1 => "000",
RXPRBSERR0 => open,
RXPRBSERR1 => open,
------------------- Receive Ports - RX Data Path interface -----------------
RXDATA0 => open,
RXDATA1 => open,
RXDATAWIDTH0 => "01",
RXDATAWIDTH1 => "01",
RXRECCLK0 => open,
RXRECCLK1 => open,
RXRESET0 => '1',
RXRESET1 => '1',
RXUSRCLK0 => '0',
RXUSRCLK1 => '0',
RXUSRCLK20 => '0',
RXUSRCLK21 => '0',
------- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
GATERXELECIDLE0 => '0',
GATERXELECIDLE1 => '0',
IGNORESIGDET0 => '1',
IGNORESIGDET1 => '1',
RCALINEAST => (others =>'0'),
RCALINWEST => (others =>'0'),
RCALOUTEAST => open,
RCALOUTWEST => open,
RXCDRRESET0 => '0',
RXCDRRESET1 => '0',
RXELECIDLE0 => open,
RXELECIDLE1 => open,
RXEQMIX0 => "11",
RXEQMIX1 => "11",
RXN0 => '0',
RXN1 => '0',
RXP0 => '1',
RXP1 => '1',
----------- Receive Ports - RX Elastic Buffer and Phase Alignment ----------
RXBUFRESET0 => '1',
RXBUFRESET1 => '1',
RXBUFSTATUS0 => open,
RXBUFSTATUS1 => open,
RXENPMAPHASEALIGN0 => '0',
RXENPMAPHASEALIGN1 => '0',
RXPMASETPHASE0 => '0',
RXPMASETPHASE1 => '0',
RXSTATUS0 => open,
RXSTATUS1 => open,
--------------- Receive Ports - RX Loss-of-sync State Machine --------------
RXLOSSOFSYNC0 => open,
RXLOSSOFSYNC1 => open,
-------------- Receive Ports - RX Pipe Control for PCI Express -------------
PHYSTATUS0 => open,
PHYSTATUS1 => open,
RXVALID0 => open,
RXVALID1 => open,
-------------------- Receive Ports - RX Polarity Control -------------------
RXPOLARITY0 => '0',
RXPOLARITY1 => '0',
------------- Shared Ports - Dynamic Reconfiguration Port (DRP) ------------
DADDR => (others=>'0'),
DCLK => '0',
DEN => '0',
DI => (others => '0'),
DRDY => open,
DRPDO => open,
DWE => '0',
---------------------------- TX/RX Datapath Ports --------------------------
GTPCLKFBEAST => open,
GTPCLKFBSEL0EAST => "10",
GTPCLKFBSEL0WEST => "00",
GTPCLKFBSEL1EAST => "11",
GTPCLKFBSEL1WEST => "01",
GTPCLKFBWEST => open,
GTPCLKOUT0 => open,
GTPCLKOUT1 => open,
------------------- Transmit Ports - 8b10b Encoder Control -----------------
TXBYPASS8B10B0 => "0000",
TXBYPASS8B10B1 => "0000",
TXCHARDISPMODE0 => (others => '0'),
TXCHARDISPMODE1 => (others => '0'),
TXCHARDISPVAL0 => (others => '0'),
TXCHARDISPVAL1 => (others => '0'),
TXCHARISK0 => "0000",
TXCHARISK1 => "0000",
TXENC8B10BUSE0 => '0',
TXENC8B10BUSE1 => '0',
TXKERR0 => open,
TXKERR1 => open,
TXRUNDISP0 => open,
TXRUNDISP1 => open,
--------------- Transmit Ports - TX Buffer and Phase Alignment -------------
TXBUFSTATUS0 => open,
TXBUFSTATUS1 => open,
TXENPMAPHASEALIGN0 => '0',
TXENPMAPHASEALIGN1 => '0',
TXPMASETPHASE0 => '0',
TXPMASETPHASE1 => '0',
------------------ Transmit Ports - TX Data Path interface -----------------
TXDATA0 => (others => '0'),
TXDATA1 => (others => '0'),
TXDATAWIDTH0 => "01",
TXDATAWIDTH1 => "01",
TXOUTCLK0 => open,
TXOUTCLK1 => open,
TXRESET0 => '1',
TXRESET1 => '1',
TXUSRCLK0 => '0',
TXUSRCLK1 => '0',
TXUSRCLK20 => '0',
TXUSRCLK21 => '0',
--------------- Transmit Ports - TX Driver and OOB signalling --------------
TXBUFDIFFCTRL0 => "101",
TXBUFDIFFCTRL1 => "101",
TXDIFFCTRL0 => "0000",
TXDIFFCTRL1 => "0000",
TXINHIBIT0 => '0',
TXINHIBIT1 => '0',
TXP0 => open,
TXN0 => open,
TXP1 => open,
TXN1 => open,
TXPREEMPHASIS0 => "000",
TXPREEMPHASIS1 => "000",
--------------------- Transmit Ports - TX PRBS Generator -------------------
TXENPRBSTST0 => "000",
TXENPRBSTST1 => "000",
TXPRBSFORCEERR0 => '0',
TXPRBSFORCEERR1 => '0',
-------------------- Transmit Ports - TX Polarity Control ------------------
TXPOLARITY0 => '0',
TXPOLARITY1 => '0',
----------------- Transmit Ports - TX Ports for PCI Express ----------------
TXDETECTRX0 => '0',
TXDETECTRX1 => '0',
TXELECIDLE0 => '0',
TXELECIDLE1 => '0',
TXPDOWNASYNCH0 => '0',
TXPDOWNASYNCH1 => '0',
--------------------- Transmit Ports - TX Ports for SATA -------------------
TXCOMSTART0 => '0',
TXCOMSTART1 => '0',
TXCOMTYPE0 => '0',
TXCOMTYPE1 => '0'
);
end Behavioral;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity sub_160 is
port (
output : out std_logic_vector(63 downto 0);
lt : out std_logic;
le : out std_logic;
sign : in std_logic;
ge : out std_logic;
in_a : in std_logic_vector(63 downto 0);
in_b : in std_logic_vector(63 downto 0)
);
end sub_160;
architecture augh of sub_160 is
signal carry_inA : std_logic_vector(65 downto 0);
signal carry_inB : std_logic_vector(65 downto 0);
signal carry_res : std_logic_vector(65 downto 0);
-- Signals to generate the comparison outputs
signal msb_abr : std_logic_vector(2 downto 0);
signal tmp_sign : std_logic;
signal tmp_eq : std_logic;
signal tmp_le : std_logic;
signal tmp_ge : std_logic;
begin
-- To handle the CI input, the operation is '0' - CI
-- If CI is not present, the operation is '0' - '0'
carry_inA <= '0' & in_a & '0';
carry_inB <= '0' & in_b & '0';
-- Compute the result
carry_res <= std_logic_vector(unsigned(carry_inA) - unsigned(carry_inB));
-- Set the outputs
output <= carry_res(64 downto 1);
-- Other comparison outputs
-- Temporary signals
msb_abr <= in_a(63) & in_b(63) & carry_res(64);
tmp_sign <= sign;
tmp_eq <= '1' when in_a = in_b else '0';
tmp_le <=
tmp_eq when msb_abr = "000" or msb_abr = "110" else
'1' when msb_abr = "001" else
'1' when tmp_sign = '0' and (msb_abr = "010" or msb_abr = "001" or msb_abr = "111") else
'1' when tmp_sign = '1' and (msb_abr = "100" or msb_abr = "101") else
'0';
tmp_ge <=
'1' when msb_abr = "000" or msb_abr = "110" else
'1' when tmp_sign = '0' and (msb_abr = "100" or msb_abr = "101") else
'1' when tmp_sign = '1' and (msb_abr = "010" or msb_abr = "011" or msb_abr = "111") else
'0';
ge <= tmp_ge;
lt <= not(tmp_ge);
le <= tmp_le;
end architecture;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity sub_160 is
port (
output : out std_logic_vector(63 downto 0);
lt : out std_logic;
le : out std_logic;
sign : in std_logic;
ge : out std_logic;
in_a : in std_logic_vector(63 downto 0);
in_b : in std_logic_vector(63 downto 0)
);
end sub_160;
architecture augh of sub_160 is
signal carry_inA : std_logic_vector(65 downto 0);
signal carry_inB : std_logic_vector(65 downto 0);
signal carry_res : std_logic_vector(65 downto 0);
-- Signals to generate the comparison outputs
signal msb_abr : std_logic_vector(2 downto 0);
signal tmp_sign : std_logic;
signal tmp_eq : std_logic;
signal tmp_le : std_logic;
signal tmp_ge : std_logic;
begin
-- To handle the CI input, the operation is '0' - CI
-- If CI is not present, the operation is '0' - '0'
carry_inA <= '0' & in_a & '0';
carry_inB <= '0' & in_b & '0';
-- Compute the result
carry_res <= std_logic_vector(unsigned(carry_inA) - unsigned(carry_inB));
-- Set the outputs
output <= carry_res(64 downto 1);
-- Other comparison outputs
-- Temporary signals
msb_abr <= in_a(63) & in_b(63) & carry_res(64);
tmp_sign <= sign;
tmp_eq <= '1' when in_a = in_b else '0';
tmp_le <=
tmp_eq when msb_abr = "000" or msb_abr = "110" else
'1' when msb_abr = "001" else
'1' when tmp_sign = '0' and (msb_abr = "010" or msb_abr = "001" or msb_abr = "111") else
'1' when tmp_sign = '1' and (msb_abr = "100" or msb_abr = "101") else
'0';
tmp_ge <=
'1' when msb_abr = "000" or msb_abr = "110" else
'1' when tmp_sign = '0' and (msb_abr = "100" or msb_abr = "101") else
'1' when tmp_sign = '1' and (msb_abr = "010" or msb_abr = "011" or msb_abr = "111") else
'0';
ge <= tmp_ge;
lt <= not(tmp_ge);
le <= tmp_le;
end architecture;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity sub_160 is
port (
output : out std_logic_vector(63 downto 0);
lt : out std_logic;
le : out std_logic;
sign : in std_logic;
ge : out std_logic;
in_a : in std_logic_vector(63 downto 0);
in_b : in std_logic_vector(63 downto 0)
);
end sub_160;
architecture augh of sub_160 is
signal carry_inA : std_logic_vector(65 downto 0);
signal carry_inB : std_logic_vector(65 downto 0);
signal carry_res : std_logic_vector(65 downto 0);
-- Signals to generate the comparison outputs
signal msb_abr : std_logic_vector(2 downto 0);
signal tmp_sign : std_logic;
signal tmp_eq : std_logic;
signal tmp_le : std_logic;
signal tmp_ge : std_logic;
begin
-- To handle the CI input, the operation is '0' - CI
-- If CI is not present, the operation is '0' - '0'
carry_inA <= '0' & in_a & '0';
carry_inB <= '0' & in_b & '0';
-- Compute the result
carry_res <= std_logic_vector(unsigned(carry_inA) - unsigned(carry_inB));
-- Set the outputs
output <= carry_res(64 downto 1);
-- Other comparison outputs
-- Temporary signals
msb_abr <= in_a(63) & in_b(63) & carry_res(64);
tmp_sign <= sign;
tmp_eq <= '1' when in_a = in_b else '0';
tmp_le <=
tmp_eq when msb_abr = "000" or msb_abr = "110" else
'1' when msb_abr = "001" else
'1' when tmp_sign = '0' and (msb_abr = "010" or msb_abr = "001" or msb_abr = "111") else
'1' when tmp_sign = '1' and (msb_abr = "100" or msb_abr = "101") else
'0';
tmp_ge <=
'1' when msb_abr = "000" or msb_abr = "110" else
'1' when tmp_sign = '0' and (msb_abr = "100" or msb_abr = "101") else
'1' when tmp_sign = '1' and (msb_abr = "010" or msb_abr = "011" or msb_abr = "111") else
'0';
ge <= tmp_ge;
lt <= not(tmp_ge);
le <= tmp_le;
end architecture;
|
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>
--
-- Copyright (C) 2014 Jakub Kicinski <kubakici@wp.pl>
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
-- Generic bus append module
-- Appends Value (N_BYTES long) after packet on the bus
-- Value is latched with InPkt, what is seen on the last cycle
-- with InPkt high will be transmitted byte by byte onto the wire
-- NOTE: Transmission is big endian
--
-- WARNING: Pkt signal must be (and is kept) continuous
entity bus_append is
generic (N_BYTES : integer);
port (Clk : in std_logic;
Rst : in std_logic;
Value : in std_logic_vector (N_BYTES*8 - 1 downto 0);
InPkt : in std_logic;
InData : in std_logic_vector (7 downto 0);
OutPkt : out std_logic;
OutData : out std_logic_vector (7 downto 0));
end bus_append;
architecture Behavioral of bus_append is
constant UBIT : integer := N_BYTES * 8 - 1;
begin
main : process (Clk)
variable delayPkt : std_logic;
variable delayData : std_logic_vector(7 downto 0);
variable saveValue : std_logic_vector (UBIT downto 0);
variable write_out : std_logic := '0';
variable write_cnt : integer range 0 to N_BYTES - 1;
begin
if RISING_EDGE(Clk) then
OutPkt <= delayPkt;
OutData <= delayData;
if write_out = '1' then
OutPkt <= '1';
OutData <= saveValue(UBIT - write_cnt*8 downto UBIT - 7 - write_cnt*8);
if write_cnt = N_BYTES - 1 then
write_out := '0';
end if;
write_cnt := write_cnt + 1;
end if;
if InPkt = '1' then
saveValue := Value;
end if;
if delayPkt = '1' and InPkt = '0' then
write_out := '1';
write_cnt := 0;
end if;
delayPkt := InPkt;
delayData := InData;
if rst = '1' then
write_out := '0';
end if;
end if;
end process;
end Behavioral;
|
--##############################################################################
-- RS-232 receiver, hardwired to 9600 bauds when clocked at 50MHz.
-- WARNING: Hacked up for light8080 demo. Poor performance, no formal testing!
-- I don't advise using this for any purpose.
--##############################################################################
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity rs232_rx is
Port (
rxd : in std_logic;
data_rx : out std_logic_vector(7 downto 0);
rx_rdy : out std_logic;
read_rx : in std_logic;
clk : in std_logic;
reset : in std_logic);
end rs232_rx;
architecture demo of rs232_rx is
--##############################################################################
-- Serial port signals
signal rxd_q : std_logic;
signal tick_ctr : std_logic_vector(3 downto 0);
signal state : std_logic_vector(3 downto 0);
signal next_state : std_logic_vector(3 downto 0);
signal start_bit_detected : std_logic;
signal reset_tick_ctr : std_logic;
signal stop_bit_sampled : std_logic;
signal load_rx_buffer : std_logic;
signal stop_error : std_logic;
signal samples : std_logic_vector(2 downto 0);
signal sampled_bit : std_logic;
signal do_shift : std_logic;
signal rx_buffer : std_logic_vector(7 downto 0);
signal rx_shift_reg : std_logic_vector(9 downto 0);
signal tick_ctr_enable : std_logic;
signal tick_baud_ctr : integer;
signal rx_rdy_flag : std_logic;
signal set_rx_rdy_flag : std_logic;
begin
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
tick_baud_ctr <= 0;
else
if tick_baud_ctr=325 then
tick_baud_ctr <= 0;
else
tick_baud_ctr <= tick_baud_ctr + 1;
end if;
end if;
end if;
end process;
tick_ctr_enable <= '1' when tick_baud_ctr=325 else '0';
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
rxd_q <= '0';
else
if tick_ctr_enable='1' then
rxd_q <= rxd;
end if;
end if;
end if;
end process;
start_bit_detected <= '1' when state="0000" and rxd_q='1' and rxd='0' else '0';
reset_tick_ctr <= '1' when start_bit_detected='1' else '0';
stop_bit_sampled <= '1' when state="1010" and tick_ctr="1011" else '0';
load_rx_buffer <= '1' when stop_bit_sampled='1' and sampled_bit='1' else '0';
stop_error <= '1' when stop_bit_sampled='1' and sampled_bit='0' else '0';
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
tick_ctr <= "0000";
else
if tick_ctr_enable='1' then
if tick_ctr="1111" or reset_tick_ctr='1' then
tick_ctr <= "0000";
else
tick_ctr <= tick_ctr + 1;
end if;
end if;
end if;
end if;
end process;
next_state <=
"0001" when state="0000" and start_bit_detected='1' else
"0000" when state="0001" and tick_ctr="1010" and sampled_bit='1' else
"0000" when state="1010" and tick_ctr="1111" else
state + 1 when tick_ctr="1111" and do_shift='1' else
state;
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
state <= "0000";
else
if tick_ctr_enable='1' then
state <= next_state;
end if;
end if;
end if;
end process;
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
samples <= "000";
else
if tick_ctr_enable='1' then
if tick_ctr="0111" then
samples(0) <= rxd;
end if;
if tick_ctr="1000" then
samples(1) <= rxd;
end if;
if tick_ctr="1001" then
samples(2) <= rxd;
end if;
end if;
end if;
end if;
end process;
with samples select
sampled_bit <= '0' when "000",
'0' when "001",
'0' when "010",
'1' when "011",
'0' when "100",
'1' when "101",
'1' when "110",
'1' when others;
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
rx_buffer <= "00000000";
set_rx_rdy_flag <= '0';
else
if tick_ctr_enable='1' and load_rx_buffer='1' and rx_rdy_flag='0' then
rx_buffer <= rx_shift_reg(8 downto 1);
set_rx_rdy_flag <= '1';
else
set_rx_rdy_flag <= '0';
end if;
end if;
end if;
end process;
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
rx_rdy_flag <= '0';
else
if set_rx_rdy_flag='1' then
rx_rdy_flag <= '1';
else
if read_rx = '1' then
rx_rdy_flag <= '0';
end if;
end if;
end if;
end if;
end process;
do_shift <= state(0) or state(1) or state(2) or state(3);
-- reception shift register
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
rx_shift_reg <= "1111111111";
else
if tick_ctr_enable='1' then
if tick_ctr="1010" and do_shift='1' then
rx_shift_reg(9) <= sampled_bit;
rx_shift_reg(8 downto 0) <= rx_shift_reg(9 downto 1);
end if;
end if;
end if;
end if;
end process;
rx_rdy <= rx_rdy_flag;
data_rx <= rx_buffer;
end demo;
|
---------------------------------------------------
-- Module: skew_channels
--
-- Description: Delay the symbols by the inter-channel skew (2 symbols per channel)
--
----------------------------------------------------------------------------------
-- FPGA_DisplayPort from https://github.com/hamsternz/FPGA_DisplayPort
------------------------------------------------------------------------------------
-- The MIT License (MIT)
--
-- Copyright (c) 2015 Michael Alan Field <hamster@snap.net.nz>
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this software and associated documentation files (the "Software"), to deal
-- in the Software without restriction, including without limitation the rights
-- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
-- copies of the Software, and to permit persons to whom the Software is
-- furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
-- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
-- THE SOFTWARE.
------------------------------------------------------------------------------------
----- Want to say thanks? ----------------------------------------------------------
------------------------------------------------------------------------------------
--
-- This design has taken many hours - 3 months of work. I'm more than happy
-- to share it if you can make use of it. It is released under the MIT license,
-- so you are not under any onus to say thanks, but....
--
-- If you what to say thanks for this design either drop me an email, or how about
-- trying PayPal to my email (hamster@snap.net.nz)?
--
-- Educational use - Enough for a beer
-- Hobbyist use - Enough for a pizza
-- Research use - Enough to take the family out to dinner
-- Commercial use - A weeks pay for an engineer (I wish!)
--------------------------------------------------------------------------------------
-- Ver | Date | Change
--------+------------+---------------------------------------------------------------
-- 0.1 | 2015-10-17 | Initial Version
------------------------------------------------------------------------------------
---------------------------------------------------
--
-- This is set up so the change over from test patters
-- to data happens seamlessly - e.g. the value for
-- on data_in when send_patter_1 and send_pattern_2
-- are both become zero is guarranteed to be sent
--
-- +----+--------------------+--------------------+
-- |Word| Training pattern 1 | Training pattern 2 |
-- | | Code MSB LSB | Code MSB LSB |
-- +----+--------------------+-------------------+
-- | 0 | D10.2 1010101010 | K28.5- 0101111100 |
-- | 1 | D10.2 1010101010 | D11.6 0110001011 |
-- | 2 | D10.2 1010101010 | K28.5+ 1010000011 |
-- | 3 | D10.2 1010101010 | D11.6 0110001011 |
-- | 4 | D10.2 1010101010 | D10.2 1010101010 |
-- | 5 | D10.2 1010101010 | D10.2 1010101010 |
-- | 6 | D10.2 1010101010 | D10.2 1010101010 |
-- | 7 | D10.2 1010101010 | D10.2 1010101010 |
-- | 8 | D10.2 1010101010 | D10.2 1010101010 |
-- | 9 | D10.2 1010101010 | D10.2 1010101010 |
-- +----+--------------------+--------------------+
-- Patterns are transmitted LSB first.
---------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity skew_channels is
port (
clk : in std_logic;
in_data : in std_logic_vector(79 downto 0);
out_data : out std_logic_vector(79 downto 0) := (others => '0')
);
end skew_channels;
architecture arch of skew_channels is
type a_delay_line is array (0 to 2) of std_logic_vector(79 downto 0);
signal delay_line : a_delay_line := (others => (others => '0'));
begin
out_data <= delay_line(2)(79 downto 60) &
delay_line(1)(59 downto 40) &
delay_line(0)(39 downto 20) &
in_data(19 downto 0);
process(clk)
begin
if rising_edge(clk) then
-- Move the dalay line along
delay_line(1 to 2) <= delay_line(0 to 1);
delay_line(0) <= in_data;
end if;
end process;
end architecture; |
-- $Id: nx_cram_dummy.vhd 433 2011-11-27 22:04:39Z mueller $
--
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: nx_cram_dummy - syn
-- Description: nexys2/3: CRAM protection dummy
--
-- Dependencies: -
-- Test bench: -
-- Target Devices: generic
-- Tool versions: xst 11.4, 13.1; ghdl 0.26-0.29
-- Revision History:
-- Date Rev Version Comment
-- 2011-11-26 433 1.2 renamed from n2_cram_dummy
-- 2011-11-23 432 1.1 remove O_FLA_CE_N port
-- 2010-05-28 295 1.0.1 use _ADV_N
-- 2010-05-21 292 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.slvtypes.all;
entity nx_cram_dummy is -- CRAM protection dummy
port (
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
O_MEM_CLK : out slbit; -- cram: clock
O_MEM_CRE : out slbit; -- cram: command register enable
I_MEM_WAIT : in slbit; -- cram: mem wait
O_MEM_ADDR : out slv23; -- cram: address lines
IO_MEM_DATA : inout slv16 -- cram: data lines
);
end nx_cram_dummy;
architecture syn of nx_cram_dummy is
begin
O_MEM_CE_N <= '1'; -- disable cram chip
O_MEM_BE_N <= "11";
O_MEM_WE_N <= '1';
O_MEM_OE_N <= '1';
O_MEM_ADV_N <= '1';
O_MEM_CLK <= '0';
O_MEM_CRE <= '0';
O_MEM_ADDR <= (others=>'0');
IO_MEM_DATA <= (others=>'0');
end syn;
|
-- $Id: nx_cram_dummy.vhd 433 2011-11-27 22:04:39Z mueller $
--
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: nx_cram_dummy - syn
-- Description: nexys2/3: CRAM protection dummy
--
-- Dependencies: -
-- Test bench: -
-- Target Devices: generic
-- Tool versions: xst 11.4, 13.1; ghdl 0.26-0.29
-- Revision History:
-- Date Rev Version Comment
-- 2011-11-26 433 1.2 renamed from n2_cram_dummy
-- 2011-11-23 432 1.1 remove O_FLA_CE_N port
-- 2010-05-28 295 1.0.1 use _ADV_N
-- 2010-05-21 292 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.slvtypes.all;
entity nx_cram_dummy is -- CRAM protection dummy
port (
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
O_MEM_CLK : out slbit; -- cram: clock
O_MEM_CRE : out slbit; -- cram: command register enable
I_MEM_WAIT : in slbit; -- cram: mem wait
O_MEM_ADDR : out slv23; -- cram: address lines
IO_MEM_DATA : inout slv16 -- cram: data lines
);
end nx_cram_dummy;
architecture syn of nx_cram_dummy is
begin
O_MEM_CE_N <= '1'; -- disable cram chip
O_MEM_BE_N <= "11";
O_MEM_WE_N <= '1';
O_MEM_OE_N <= '1';
O_MEM_ADV_N <= '1';
O_MEM_CLK <= '0';
O_MEM_CRE <= '0';
O_MEM_ADDR <= (others=>'0');
IO_MEM_DATA <= (others=>'0');
end syn;
|
--another function is adjust BCD ,like the instruct DA in 8051;
entity Adder4 is
port(A,B:in bit_vector (3 downto 0);
cin:in bit ;
S:out bit_vector(3 downto 0);
cout:buffer bit
);
end Adder4;
architecture Bcd4bit_fullAdder of Adder4 is
component FullAdder
port(a,b,cin:in bit ;
s,cout:out bit );
end component;
signal C:bit_vector(3 downto 1);--internal carry bit ;
signal s_mid:bit_vector(3 downto 0);
signal z,cout_mid:bit;
begin
-- process(A,B,cin)
-- begin
FA0:FullAdder port map(A(0),B(0),cin ,s_mid(0),C(1));
FA1:FullAdder port map(A(1),B(1),C(1),s_mid(1),C(2));
FA2:FullAdder port map(A(2),B(2),C(2),s_mid(2),C(3));
FA3:FullAdder port map(A(3),B(3),C(3),s_mid(3),cout_mid);
-- z<= cout_mid or s_mid(3)or (s_mid(2)and s_mid(1));
-- if z='0' then S<=s_mid;
-- else Adder4 port map (s_mid,"0110",'0',S,cout);
-- end if;
-- cout<=z;
-- end process;
process( A)
begin
report " 9 mod 5 = " & integer'image(9 mod 5);
report " 9 rem 5 = " & integer'image(9 rem 5);
report " 9 mod (-5) = " & integer'image(9 mod (-5));
report " 9 rem (-5) = " & integer'image(9 rem (-5));
report "(-9) mod 5 = " & integer'image((-9) mod 5);
report "(-9) rem 5 = " & integer'image((-9) rem 5);
report "(-9) mod (-5) = " & integer'image((-9) mod (-5));
report "(-9) rem (-5) = " & integer'image((-9) rem (-5));
--wait for 0 us;
end process;
S<=s_mid;
end Bcd4bit_fullAdder;
|
--========================================================================================================================
-- Copyright (c) 2017 by Bitvis AS. All rights reserved.
-- You should have received a copy of the license file containing the MIT License (see LICENSE.TXT), if not,
-- contact Bitvis AS <support@bitvis.no>.
--
-- UVVM AND ANY PART THEREOF ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
-- WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS
-- OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
-- OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH UVVM OR THE USE OR OTHER DEALINGS IN UVVM.
--========================================================================================================================
------------------------------------------------------------------------------------------
-- Description : See library quick reference (under 'doc') and README-file(s)
------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library uvvm_util;
context uvvm_util.uvvm_util_context;
library uvvm_vvc_framework;
use uvvm_vvc_framework.ti_vvc_framework_support_pkg.all;
use work.avalon_mm_bfm_pkg.all;
use work.vvc_cmd_pkg.all;
use work.td_target_support_pkg.all;
--=================================================================================================
--=================================================================================================
--=================================================================================================
package vvc_methods_pkg is
--===============================================================================================
-- Types and constants for the SBI VVC
--===============================================================================================
constant C_VVC_NAME : string := "AVALON_MM_VVC";
signal AVALON_MM_VVCT : t_vvc_target_record := set_vvc_target_defaults(C_VVC_NAME);
alias THIS_VVCT : t_vvc_target_record is AVALON_MM_VVCT;
alias t_bfm_config is t_avalon_mm_bfm_config;
-- Type found in UVVM-Util types_pkg
constant C_AVALON_MM_INTER_BFM_DELAY_DEFAULT : t_inter_bfm_delay := (
delay_type => NO_DELAY,
delay_in_time => 0 ns,
inter_bfm_delay_violation_severity => WARNING
);
type t_vvc_config is
record
inter_bfm_delay : t_inter_bfm_delay; -- Minimum delay between BFM accesses from the VVC. If parameter delay_type is set to NO_DELAY, BFM accesses will be back to back, i.e. no delay.
cmd_queue_count_max : natural; -- Maximum pending number in command queue before queue is full. Adding additional commands will result in an ERROR.
cmd_queue_count_threshold : natural; -- An alert with severity cmd_queue_count_threshold_severity will be issued if command queue exceeds this count. Used for early warning if command queue is almost full. Will be ignored if set to 0.
cmd_queue_count_threshold_severity : t_alert_level; -- Severity of alert to be initiated if exceeding cmd_queue_count_threshold
result_queue_count_max : natural; -- Maximum number of unfetched results before result_queue is full.
result_queue_count_threshold_severity : t_alert_level; -- An alert with severity 'result_queue_count_threshold_severity' will be issued if command queue exceeds this count. Used for early warning if result queue is almost full. Will be ignored if set to 0.
result_queue_count_threshold : natural; -- Severity of alert to be initiated if exceeding result_queue_count_threshold
bfm_config : t_bfm_config; -- Configuration for Avalon-MM BFM. See quick reference for Avalon-MM BFM
use_read_pipeline : boolean; -- When true, allows sending multiple read_requests before receiving a read_response
num_pipeline_stages : natural; -- Max read_requests in pipeline
msg_id_panel : t_msg_id_panel; -- VVC dedicated message ID panel
end record;
type t_vvc_config_array is array (natural range <>) of t_vvc_config;
constant C_AVALON_MM_VVC_CONFIG_DEFAULT : t_vvc_config := (
inter_bfm_delay => C_AVALON_MM_INTER_BFM_DELAY_DEFAULT,
cmd_queue_count_max => C_CMD_QUEUE_COUNT_MAX, -- from adaptation package
cmd_queue_count_threshold_severity => C_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY,
cmd_queue_count_threshold => C_CMD_QUEUE_COUNT_THRESHOLD,
result_queue_count_max => C_RESULT_QUEUE_COUNT_MAX,
result_queue_count_threshold_severity => C_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY,
result_queue_count_threshold => C_RESULT_QUEUE_COUNT_THRESHOLD,
bfm_config => C_AVALON_MM_BFM_CONFIG_DEFAULT,
use_read_pipeline => TRUE,
num_pipeline_stages => 5,
msg_id_panel => C_VVC_MSG_ID_PANEL_DEFAULT
);
type t_vvc_status is
record
current_cmd_idx : natural;
previous_cmd_idx : natural;
pending_cmd_cnt : natural;
end record;
type t_vvc_status_array is array (natural range <>) of t_vvc_status;
constant C_VVC_STATUS_DEFAULT : t_vvc_status := (
current_cmd_idx => 0,
previous_cmd_idx => 0,
pending_cmd_cnt => 0
);
-- Transaction information to include in the wave view during simulation
type t_transaction_info is
record
operation : t_operation;
addr : unsigned(C_VVC_CMD_ADDR_MAX_LENGTH-1 downto 0);
data : std_logic_vector(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
byte_enable : std_logic_vector(C_VVC_CMD_BYTE_ENABLE_MAX_LENGTH-1 downto 0);
msg : string(1 to C_VVC_CMD_STRING_MAX_LENGTH);
end record;
type t_transaction_info_array is array (natural range <>) of t_transaction_info;
constant C_TRANSACTION_INFO_DEFAULT : t_transaction_info := (
operation => NO_OPERATION,
addr => (others => '0'),
data => (others => '0'),
byte_enable => (others => '1'),
msg => (others => ' ')
);
shared variable shared_avalon_mm_vvc_config : t_vvc_config_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_AVALON_MM_VVC_CONFIG_DEFAULT);
shared variable shared_avalon_mm_vvc_status : t_vvc_status_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_VVC_STATUS_DEFAULT);
shared variable shared_avalon_mm_transaction_info : t_transaction_info_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_TRANSACTION_INFO_DEFAULT);
--==============================================================================
-- Methods dedicated to this VVC
-- - These procedures are called from the testbench in order to queue BFM calls
-- in the VVC command queue. The VVC will store and forward these calls to the
-- SBI BFM when the command is at the from of the VVC command queue.
-- - For details on how the BFM procedures work, see sbi_bfm_pkg.vhd or the
-- quickref.
--==============================================================================
-- Without byte enable
procedure avalon_mm_write (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string
);
-- With byte enable
procedure avalon_mm_write (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant byte_enable : in std_logic_vector;
constant msg : in string
);
procedure avalon_mm_read (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant msg : in string
);
procedure avalon_mm_check (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string;
constant alert_level : in t_alert_level := ERROR
);
procedure avalon_mm_reset (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant num_rst_cycles : in integer;
constant msg : in string
);
procedure avalon_mm_lock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
);
procedure avalon_mm_unlock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
);
end package vvc_methods_pkg;
package body vvc_methods_pkg is
--==============================================================================
-- Methods dedicated to this VVC
-- Notes:
-- - shared_vvc_cmd is initialised to C_VVC_CMD_DEFAULT, and also reset to this after every command
--==============================================================================
procedure avalon_mm_write(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_write";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, WRITE);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_write(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant byte_enable : in std_logic_vector;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_write";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX)
& ", " & to_string(byte_enable, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
variable v_normalised_byte_ena : std_logic_vector(shared_vvc_cmd.byte_enable'length-1 downto 0) :=
normalize_and_check(byte_enable, shared_vvc_cmd.byte_enable, ALLOW_WIDER_NARROWER, "byte_enable", "shared_vvc_cmd.byte_enable", proc_call & " called with to wide byte_enable. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, WRITE);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
shared_vvc_cmd.byte_enable := v_normalised_byte_ena;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_read(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_read";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr",proc_call & " called with to wide address. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, READ);
shared_vvc_cmd.operation := READ;
shared_vvc_cmd.addr := v_normalised_addr;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_check(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string;
constant alert_level : in t_alert_level := ERROR
) is
constant proc_name : string := "avalon_mm_check";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, CHECK);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
shared_vvc_cmd.alert_level := alert_level;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_reset(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant num_rst_cycles : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_reset";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(num_rst_cycles) & ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, RESET);
shared_vvc_cmd.gen_integer_array(0) := num_rst_cycles;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_lock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_lock";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, LOCK);
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_unlock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_unlock";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, UNLOCK);
send_command_to_vvc(VVCT);
end procedure;
end package body vvc_methods_pkg;
|
--========================================================================================================================
-- Copyright (c) 2017 by Bitvis AS. All rights reserved.
-- You should have received a copy of the license file containing the MIT License (see LICENSE.TXT), if not,
-- contact Bitvis AS <support@bitvis.no>.
--
-- UVVM AND ANY PART THEREOF ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
-- WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS
-- OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
-- OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH UVVM OR THE USE OR OTHER DEALINGS IN UVVM.
--========================================================================================================================
------------------------------------------------------------------------------------------
-- Description : See library quick reference (under 'doc') and README-file(s)
------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library uvvm_util;
context uvvm_util.uvvm_util_context;
library uvvm_vvc_framework;
use uvvm_vvc_framework.ti_vvc_framework_support_pkg.all;
use work.avalon_mm_bfm_pkg.all;
use work.vvc_cmd_pkg.all;
use work.td_target_support_pkg.all;
--=================================================================================================
--=================================================================================================
--=================================================================================================
package vvc_methods_pkg is
--===============================================================================================
-- Types and constants for the SBI VVC
--===============================================================================================
constant C_VVC_NAME : string := "AVALON_MM_VVC";
signal AVALON_MM_VVCT : t_vvc_target_record := set_vvc_target_defaults(C_VVC_NAME);
alias THIS_VVCT : t_vvc_target_record is AVALON_MM_VVCT;
alias t_bfm_config is t_avalon_mm_bfm_config;
-- Type found in UVVM-Util types_pkg
constant C_AVALON_MM_INTER_BFM_DELAY_DEFAULT : t_inter_bfm_delay := (
delay_type => NO_DELAY,
delay_in_time => 0 ns,
inter_bfm_delay_violation_severity => WARNING
);
type t_vvc_config is
record
inter_bfm_delay : t_inter_bfm_delay; -- Minimum delay between BFM accesses from the VVC. If parameter delay_type is set to NO_DELAY, BFM accesses will be back to back, i.e. no delay.
cmd_queue_count_max : natural; -- Maximum pending number in command queue before queue is full. Adding additional commands will result in an ERROR.
cmd_queue_count_threshold : natural; -- An alert with severity cmd_queue_count_threshold_severity will be issued if command queue exceeds this count. Used for early warning if command queue is almost full. Will be ignored if set to 0.
cmd_queue_count_threshold_severity : t_alert_level; -- Severity of alert to be initiated if exceeding cmd_queue_count_threshold
result_queue_count_max : natural; -- Maximum number of unfetched results before result_queue is full.
result_queue_count_threshold_severity : t_alert_level; -- An alert with severity 'result_queue_count_threshold_severity' will be issued if command queue exceeds this count. Used for early warning if result queue is almost full. Will be ignored if set to 0.
result_queue_count_threshold : natural; -- Severity of alert to be initiated if exceeding result_queue_count_threshold
bfm_config : t_bfm_config; -- Configuration for Avalon-MM BFM. See quick reference for Avalon-MM BFM
use_read_pipeline : boolean; -- When true, allows sending multiple read_requests before receiving a read_response
num_pipeline_stages : natural; -- Max read_requests in pipeline
msg_id_panel : t_msg_id_panel; -- VVC dedicated message ID panel
end record;
type t_vvc_config_array is array (natural range <>) of t_vvc_config;
constant C_AVALON_MM_VVC_CONFIG_DEFAULT : t_vvc_config := (
inter_bfm_delay => C_AVALON_MM_INTER_BFM_DELAY_DEFAULT,
cmd_queue_count_max => C_CMD_QUEUE_COUNT_MAX, -- from adaptation package
cmd_queue_count_threshold_severity => C_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY,
cmd_queue_count_threshold => C_CMD_QUEUE_COUNT_THRESHOLD,
result_queue_count_max => C_RESULT_QUEUE_COUNT_MAX,
result_queue_count_threshold_severity => C_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY,
result_queue_count_threshold => C_RESULT_QUEUE_COUNT_THRESHOLD,
bfm_config => C_AVALON_MM_BFM_CONFIG_DEFAULT,
use_read_pipeline => TRUE,
num_pipeline_stages => 5,
msg_id_panel => C_VVC_MSG_ID_PANEL_DEFAULT
);
type t_vvc_status is
record
current_cmd_idx : natural;
previous_cmd_idx : natural;
pending_cmd_cnt : natural;
end record;
type t_vvc_status_array is array (natural range <>) of t_vvc_status;
constant C_VVC_STATUS_DEFAULT : t_vvc_status := (
current_cmd_idx => 0,
previous_cmd_idx => 0,
pending_cmd_cnt => 0
);
-- Transaction information to include in the wave view during simulation
type t_transaction_info is
record
operation : t_operation;
addr : unsigned(C_VVC_CMD_ADDR_MAX_LENGTH-1 downto 0);
data : std_logic_vector(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
byte_enable : std_logic_vector(C_VVC_CMD_BYTE_ENABLE_MAX_LENGTH-1 downto 0);
msg : string(1 to C_VVC_CMD_STRING_MAX_LENGTH);
end record;
type t_transaction_info_array is array (natural range <>) of t_transaction_info;
constant C_TRANSACTION_INFO_DEFAULT : t_transaction_info := (
operation => NO_OPERATION,
addr => (others => '0'),
data => (others => '0'),
byte_enable => (others => '1'),
msg => (others => ' ')
);
shared variable shared_avalon_mm_vvc_config : t_vvc_config_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_AVALON_MM_VVC_CONFIG_DEFAULT);
shared variable shared_avalon_mm_vvc_status : t_vvc_status_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_VVC_STATUS_DEFAULT);
shared variable shared_avalon_mm_transaction_info : t_transaction_info_array(0 to C_MAX_VVC_INSTANCE_NUM) := (others => C_TRANSACTION_INFO_DEFAULT);
--==============================================================================
-- Methods dedicated to this VVC
-- - These procedures are called from the testbench in order to queue BFM calls
-- in the VVC command queue. The VVC will store and forward these calls to the
-- SBI BFM when the command is at the from of the VVC command queue.
-- - For details on how the BFM procedures work, see sbi_bfm_pkg.vhd or the
-- quickref.
--==============================================================================
-- Without byte enable
procedure avalon_mm_write (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string
);
-- With byte enable
procedure avalon_mm_write (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant byte_enable : in std_logic_vector;
constant msg : in string
);
procedure avalon_mm_read (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant msg : in string
);
procedure avalon_mm_check (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string;
constant alert_level : in t_alert_level := ERROR
);
procedure avalon_mm_reset (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant num_rst_cycles : in integer;
constant msg : in string
);
procedure avalon_mm_lock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
);
procedure avalon_mm_unlock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
);
end package vvc_methods_pkg;
package body vvc_methods_pkg is
--==============================================================================
-- Methods dedicated to this VVC
-- Notes:
-- - shared_vvc_cmd is initialised to C_VVC_CMD_DEFAULT, and also reset to this after every command
--==============================================================================
procedure avalon_mm_write(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_write";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, WRITE);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_write(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant byte_enable : in std_logic_vector;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_write";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX)
& ", " & to_string(byte_enable, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
variable v_normalised_byte_ena : std_logic_vector(shared_vvc_cmd.byte_enable'length-1 downto 0) :=
normalize_and_check(byte_enable, shared_vvc_cmd.byte_enable, ALLOW_WIDER_NARROWER, "byte_enable", "shared_vvc_cmd.byte_enable", proc_call & " called with to wide byte_enable. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, WRITE);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
shared_vvc_cmd.byte_enable := v_normalised_byte_ena;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_read(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_read";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr",proc_call & " called with to wide address. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, READ);
shared_vvc_cmd.operation := READ;
shared_vvc_cmd.addr := v_normalised_addr;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_check(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant addr : in unsigned;
constant data : in std_logic_vector;
constant msg : in string;
constant alert_level : in t_alert_level := ERROR
) is
constant proc_name : string := "avalon_mm_check";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(addr, HEX, AS_IS, INCL_RADIX) & ", " & to_string(data, HEX, AS_IS, INCL_RADIX) & ")";
variable v_normalised_addr : unsigned(shared_vvc_cmd.addr'length-1 downto 0) :=
normalize_and_check(addr, shared_vvc_cmd.addr, ALLOW_WIDER_NARROWER, "addr", "shared_vvc_cmd.addr", proc_call & " called with to wide address. " & add_msg_delimiter(msg));
variable v_normalised_data : std_logic_vector(shared_vvc_cmd.data'length-1 downto 0) :=
normalize_and_check(data, shared_vvc_cmd.data, ALLOW_WIDER_NARROWER, "data", "shared_vvc_cmd.data", proc_call & " called with to wide data. " & add_msg_delimiter(msg));
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, CHECK);
shared_vvc_cmd.addr := v_normalised_addr;
shared_vvc_cmd.data := v_normalised_data;
shared_vvc_cmd.alert_level := alert_level;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_reset(
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant num_rst_cycles : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_reset";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ", " & to_string(num_rst_cycles) & ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, RESET);
shared_vvc_cmd.gen_integer_array(0) := num_rst_cycles;
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_lock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_lock";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, LOCK);
send_command_to_vvc(VVCT);
end procedure;
procedure avalon_mm_unlock (
signal VVCT : inout t_vvc_target_record;
constant vvc_instance_idx : in integer;
constant msg : in string
) is
constant proc_name : string := "avalon_mm_unlock";
constant proc_call : string := proc_name & "(" & to_string(VVCT, vvc_instance_idx) -- First part common for all
& ")";
begin
-- Create command by setting common global 'VVCT' signal record and dedicated VVC 'shared_vvc_cmd' record
-- locking semaphore in set_general_target_and_command_fields to gain exclusive right to VVCT and shared_vvc_cmd
-- semaphore gets unlocked in await_cmd_from_sequencer of the targeted VVC
set_general_target_and_command_fields(VVCT, vvc_instance_idx, proc_call, msg, QUEUED, UNLOCK);
send_command_to_vvc(VVCT);
end procedure;
end package body vvc_methods_pkg;
|
-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_aa_e
--
-- Generated
-- by: wig
-- on: Mon Mar 5 07:51:26 2007
-- cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -nodelta ../../case.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_aa_e-rtl-a.vhd,v 1.1 2007/03/05 08:59:00 wig Exp $
-- $Date: 2007/03/05 08:59:00 $
-- $Log: inst_aa_e-rtl-a.vhd,v $
-- Revision 1.1 2007/03/05 08:59:00 wig
-- Upgraded testcases
-- case/force still not fully operational (internal names keep case).
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp
--
-- Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
-- No project specific VHDL libraries/arch
--
--
-- Start of Generated Architecture rtl of inst_aa_e
--
architecture rtl of inst_aa_e is
--
-- Generated Constant Declarations
--
--
-- Generated Components
--
--
-- Generated Signal List
--
--
-- End of Generated Signal List
--
begin
--
-- Generated Concurrent Statements
--
--
-- Generated Signal Assignments
--
--
-- Generated Instances and Port Mappings
--
end rtl;
--
--!End of Architecture/s
-- --------------------------------------------------------------
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;
-- ADDcc : 010000
-- ADDxcc : 011000
-- SUBcc: 010100
-- SUBxcc: 011100
-- ANDcc : 010001
-- ANDNcc : 010101
-- ORcc : 010010
-- ORNcc : 010110
-- XORcc : 010011
-- XNORcc : 010111
entity PSR_Modifier is
Port ( AluOp : in STD_LOGIC_VECTOR (5 downto 0);
Crs1 : in STD_LOGIC_VECTOR (31 downto 0);
Crs2 : in STD_LOGIC_VECTOR (31 downto 0);
ALU_Result : in STD_LOGIC_VECTOR (31 downto 0);
nzvc : out STD_LOGIC_VECTOR (3 downto 0);
rst: in STD_LOGIC
);
end PSR_Modifier;
architecture Behavioral of PSR_Modifier is
begin
process(AluOp, ALU_Result, Crs1, Crs2, rst)
begin
if (rst = '1') then
nzvc <= "0000";
else
-- ANDcc o ANDNcc, ORcc, ORNcc, XORcc, XNORcc
if (AluOp="001111" OR AluOp="010001" OR AluOp="001110" OR AluOp="010010" OR AluOp="010000" OR AluOp="010011") then
nzvc(3) <= ALU_result(31);--asignacion del bit mas significativo, al bit que indica si es negativo o positivo
if (conv_integer(ALU_result)=0) then--si el resultado de la alu es igual a 0
nzvc(2) <= '1';--el bit que indica que son iguales es 1
else
nzvc(2) <= '0';
end if;
nzvc(1) <= '0';--los bits de carry y overflow siguen siendo 0
nzvc(0) <= '0';
end if;
-- ADDcc o ADDxcc
if (AluOp="001000" or AluOp="001011") then
nzvc(3) <= ALU_result(31);--lo mismo se asigna el primer bit a n
if (conv_integer(ALU_result)=0) then
nzvc(2) <= '1';
else
nzvc(2) <= '0';
end if;
nzvc(1) <= (Crs1(31) and Crs2(31) and (not ALU_result(31))) or ((not Crs1(31)) and (not Crs2(31)) and ALU_result(31));
nzvc(0) <= (Crs1(31) and Crs2(31)) or ((not ALU_result(31)) and (Crs1(31) or Crs2(31)) );
end if;
--SUBcc or SUBxcc
if (AluOp="001001" or AluOp="001101") then
nzvc(3) <= ALU_result(31);
if (conv_integer(ALU_result)=0) then
nzvc(2) <= '1';
else
nzvc(2) <= '0';
end if;
nzvc(1) <= (Crs1(31) and (not Crs2(31)) and (not ALU_result(31))) or ((not Crs1(31)) and Crs2(31) and ALU_result(31));
nzvc(0) <= ((not Crs1(31)) and Crs2(31)) or (ALU_result(31) and ((not Crs1(31)) or Crs2(31)));
end if;
end if;
end process;
end Behavioral; |
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2818.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity OF is
end OF;
ENTITY c13s09b00x00p99n01i02818ent IS
END c13s09b00x00p99n01i02818ent;
ARCHITECTURE c13s09b00x00p99n01i02818arch OF c13s09b00x00p99n01i02818ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02818 - Reserved word OF can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02818arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2818.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity OF is
end OF;
ENTITY c13s09b00x00p99n01i02818ent IS
END c13s09b00x00p99n01i02818ent;
ARCHITECTURE c13s09b00x00p99n01i02818arch OF c13s09b00x00p99n01i02818ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02818 - Reserved word OF can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02818arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2818.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity OF is
end OF;
ENTITY c13s09b00x00p99n01i02818ent IS
END c13s09b00x00p99n01i02818ent;
ARCHITECTURE c13s09b00x00p99n01i02818arch OF c13s09b00x00p99n01i02818ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02818 - Reserved word OF can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02818arch;
|
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date : Mon Sep 18 13:00:13 2017
-- Host : vldmr-PC running 64-bit Service Pack 1 (build 7601)
-- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ fifo_generator_0_sim_netlist.vhdl
-- Design : fifo_generator_0
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7k325tffg676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
port (
dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 35 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
attribute CLOCK_DOMAINS : string;
attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
attribute box_type : string;
attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
generic map(
DOA_REG => 0,
DOB_REG => 0,
EN_ECC_READ => false,
EN_ECC_WRITE => false,
INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_A => X"000000000",
INIT_B => X"000000000",
INIT_FILE => "NONE",
IS_CLKARDCLK_INVERTED => '0',
IS_CLKBWRCLK_INVERTED => '0',
IS_ENARDEN_INVERTED => '0',
IS_ENBWREN_INVERTED => '0',
IS_RSTRAMARSTRAM_INVERTED => '0',
IS_RSTRAMB_INVERTED => '0',
IS_RSTREGARSTREG_INVERTED => '0',
IS_RSTREGB_INVERTED => '0',
RAM_EXTENSION_A => "NONE",
RAM_EXTENSION_B => "NONE",
RAM_MODE => "TDP",
RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
READ_WIDTH_A => 36,
READ_WIDTH_B => 36,
RSTREG_PRIORITY_A => "REGCE",
RSTREG_PRIORITY_B => "REGCE",
SIM_COLLISION_CHECK => "ALL",
SIM_DEVICE => "7SERIES",
SRVAL_A => X"000000000",
SRVAL_B => X"000000000",
WRITE_MODE_A => "WRITE_FIRST",
WRITE_MODE_B => "WRITE_FIRST",
WRITE_WIDTH_A => 36,
WRITE_WIDTH_B => 36
)
port map (
ADDRARDADDR(15) => '1',
ADDRARDADDR(14 downto 5) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
ADDRARDADDR(4 downto 0) => B"11111",
ADDRBWRADDR(15) => '1',
ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
ADDRBWRADDR(4 downto 0) => B"11111",
CASCADEINA => '0',
CASCADEINB => '0',
CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
CLKARDCLK => wr_clk,
CLKBWRCLK => rd_clk,
DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
DIADI(31 downto 24) => din(34 downto 27),
DIADI(23 downto 16) => din(25 downto 18),
DIADI(15 downto 8) => din(16 downto 9),
DIADI(7 downto 0) => din(7 downto 0),
DIBDI(31 downto 0) => B"00000000000000000000000000000000",
DIPADIP(3) => din(35),
DIPADIP(2) => din(26),
DIPADIP(1) => din(17),
DIPADIP(0) => din(8),
DIPBDIP(3 downto 0) => B"0000",
DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
DOBDO(31 downto 24) => dout(34 downto 27),
DOBDO(23 downto 16) => dout(25 downto 18),
DOBDO(15 downto 8) => dout(16 downto 9),
DOBDO(7 downto 0) => dout(7 downto 0),
DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
DOPBDOP(3) => dout(35),
DOPBDOP(2) => dout(26),
DOPBDOP(1) => dout(17),
DOPBDOP(0) => dout(8),
ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
ENARDEN => E(0),
ENBWREN => tmp_ram_rd_en,
INJECTDBITERR => '0',
INJECTSBITERR => '0',
RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
REGCEAREGCE => '0',
REGCEB => '0',
RSTRAMARSTRAM => '0',
RSTRAMB => \out\(0),
RSTREGARSTREG => '0',
RSTREGB => '0',
SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
WEA(3) => E(0),
WEA(2) => E(0),
WEA(1) => E(0),
WEA(0) => E(0),
WEBWE(7 downto 0) => B"00000000"
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
port (
dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 27 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_89\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_90\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_91\ : STD_LOGIC;
signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
attribute CLOCK_DOMAINS : string;
attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
attribute box_type : string;
attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
generic map(
DOA_REG => 0,
DOB_REG => 0,
EN_ECC_READ => false,
EN_ECC_WRITE => false,
INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_A => X"000000000",
INIT_B => X"000000000",
INIT_FILE => "NONE",
IS_CLKARDCLK_INVERTED => '0',
IS_CLKBWRCLK_INVERTED => '0',
IS_ENARDEN_INVERTED => '0',
IS_ENBWREN_INVERTED => '0',
IS_RSTRAMARSTRAM_INVERTED => '0',
IS_RSTRAMB_INVERTED => '0',
IS_RSTREGARSTREG_INVERTED => '0',
IS_RSTREGB_INVERTED => '0',
RAM_EXTENSION_A => "NONE",
RAM_EXTENSION_B => "NONE",
RAM_MODE => "TDP",
RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
READ_WIDTH_A => 36,
READ_WIDTH_B => 36,
RSTREG_PRIORITY_A => "REGCE",
RSTREG_PRIORITY_B => "REGCE",
SIM_COLLISION_CHECK => "ALL",
SIM_DEVICE => "7SERIES",
SRVAL_A => X"000000000",
SRVAL_B => X"000000000",
WRITE_MODE_A => "WRITE_FIRST",
WRITE_MODE_B => "WRITE_FIRST",
WRITE_WIDTH_A => 36,
WRITE_WIDTH_B => 36
)
port map (
ADDRARDADDR(15) => '1',
ADDRARDADDR(14 downto 5) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
ADDRARDADDR(4 downto 0) => B"11111",
ADDRBWRADDR(15) => '1',
ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
ADDRBWRADDR(4 downto 0) => B"11111",
CASCADEINA => '0',
CASCADEINB => '0',
CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
CLKARDCLK => wr_clk,
CLKBWRCLK => rd_clk,
DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
DIADI(31) => '0',
DIADI(30 downto 24) => din(27 downto 21),
DIADI(23) => '0',
DIADI(22 downto 16) => din(20 downto 14),
DIADI(15) => '0',
DIADI(14 downto 8) => din(13 downto 7),
DIADI(7) => '0',
DIADI(6 downto 0) => din(6 downto 0),
DIBDI(31 downto 0) => B"00000000000000000000000000000000",
DIPADIP(3 downto 0) => B"0000",
DIPBDIP(3 downto 0) => B"0000",
DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\,
DOBDO(30 downto 24) => dout(27 downto 21),
DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
DOBDO(22 downto 16) => dout(20 downto 14),
DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_69\,
DOBDO(14 downto 8) => dout(13 downto 7),
DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
DOBDO(6 downto 0) => dout(6 downto 0),
DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_89\,
DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_90\,
DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_91\,
DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
ENARDEN => E(0),
ENBWREN => tmp_ram_rd_en,
INJECTDBITERR => '0',
INJECTSBITERR => '0',
RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
REGCEAREGCE => '0',
REGCEB => '0',
RSTRAMARSTRAM => '0',
RSTRAMB => \out\(0),
RSTREGARSTREG => '0',
RSTREGB => '0',
SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
WEA(3) => E(0),
WEA(2) => E(0),
WEA(1) => E(0),
WEA(0) => E(0),
WEBWE(7 downto 0) => B"00000000"
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
port (
comp1 : out STD_LOGIC;
\gnxpm_cdc.rd_pntr_bin_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
signal carrynet_0 : STD_LOGIC;
signal carrynet_1 : STD_LOGIC;
signal carrynet_2 : STD_LOGIC;
signal carrynet_3 : STD_LOGIC;
signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
attribute XILINX_LEGACY_PRIM : string;
attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type : string;
attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => carrynet_3,
CO(2) => carrynet_2,
CO(1) => carrynet_1,
CO(0) => carrynet_0,
CYINIT => '1',
DI(3 downto 0) => B"0000",
O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0)
);
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => carrynet_3,
CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
CO(0) => comp1,
CYINIT => '0',
DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
DI(0) => '0',
O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
S(0) => v1_reg_0(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 is
port (
ram_full_fb_i_reg : out STD_LOGIC;
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
\out\ : in STD_LOGIC;
wr_en : in STD_LOGIC;
wr_rst_busy : in STD_LOGIC;
comp1 : in STD_LOGIC
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 is
signal carrynet_0 : STD_LOGIC;
signal carrynet_1 : STD_LOGIC;
signal carrynet_2 : STD_LOGIC;
signal carrynet_3 : STD_LOGIC;
signal comp2 : STD_LOGIC;
signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
attribute XILINX_LEGACY_PRIM : string;
attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type : string;
attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => carrynet_3,
CO(2) => carrynet_2,
CO(1) => carrynet_1,
CO(0) => carrynet_0,
CYINIT => '1',
DI(3 downto 0) => B"0000",
O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 0) => v1_reg(3 downto 0)
);
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => carrynet_3,
CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
CO(0) => comp2,
CYINIT => '0',
DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
DI(0) => '0',
O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
S(0) => v1_reg(4)
);
ram_full_i_i_1: unisim.vcomponents.LUT5
generic map(
INIT => X"00FF0020"
)
port map (
I0 => comp2,
I1 => \out\,
I2 => wr_en,
I3 => wr_rst_busy,
I4 => comp1,
O => ram_full_fb_i_reg
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 is
port (
ram_empty_fb_i_reg : out STD_LOGIC;
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC;
comp1 : in STD_LOGIC
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 is
signal carrynet_0 : STD_LOGIC;
signal carrynet_1 : STD_LOGIC;
signal carrynet_2 : STD_LOGIC;
signal carrynet_3 : STD_LOGIC;
signal comp0 : STD_LOGIC;
signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
attribute XILINX_LEGACY_PRIM : string;
attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type : string;
attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => carrynet_3,
CO(2) => carrynet_2,
CO(1) => carrynet_1,
CO(0) => carrynet_0,
CYINIT => '1',
DI(3 downto 0) => B"0000",
O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 0) => v1_reg(3 downto 0)
);
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => carrynet_3,
CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
CO(0) => comp0,
CYINIT => '0',
DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
DI(0) => '0',
O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
S(0) => v1_reg(4)
);
ram_empty_i_i_1: unisim.vcomponents.LUT4
generic map(
INIT => X"AEAA"
)
port map (
I0 => comp0,
I1 => rd_en,
I2 => \out\,
I3 => comp1,
O => ram_empty_fb_i_reg
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 is
port (
comp1 : out STD_LOGIC;
v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 is
signal carrynet_0 : STD_LOGIC;
signal carrynet_1 : STD_LOGIC;
signal carrynet_2 : STD_LOGIC;
signal carrynet_3 : STD_LOGIC;
signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
attribute XILINX_LEGACY_PRIM : string;
attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type : string;
attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => carrynet_3,
CO(2) => carrynet_2,
CO(1) => carrynet_1,
CO(0) => carrynet_0,
CYINIT => '1',
DI(3 downto 0) => B"0000",
O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 0) => v1_reg_0(3 downto 0)
);
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
port map (
CI => carrynet_3,
CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
CO(0) => comp1,
CYINIT => '0',
DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
DI(0) => '0',
O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
S(0) => v1_reg_0(4)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
port (
Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
E : in STD_LOGIC_VECTOR ( 0 to 0 );
rd_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute SOFT_HLUTNM : string;
attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair11";
attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair11";
attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair9";
attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair9";
attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair10";
attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair10";
attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair8";
attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair8";
begin
Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => \^q\(0),
O => \plusOp__0\(0)
);
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \^q\(0),
I1 => \^q\(1),
O => \plusOp__0\(1)
);
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"78"
)
port map (
I0 => \^q\(0),
I1 => \^q\(1),
I2 => \^q\(2),
O => \plusOp__0\(2)
);
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"7F80"
)
port map (
I0 => \^q\(1),
I1 => \^q\(0),
I2 => \^q\(2),
I3 => \^q\(3),
O => \plusOp__0\(3)
);
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"7FFF8000"
)
port map (
I0 => \^q\(2),
I1 => \^q\(0),
I2 => \^q\(1),
I3 => \^q\(3),
I4 => \^q\(4),
O => \plusOp__0\(4)
);
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"7FFFFFFF80000000"
)
port map (
I0 => \^q\(3),
I1 => \^q\(1),
I2 => \^q\(0),
I3 => \^q\(2),
I4 => \^q\(4),
I5 => \^q\(5),
O => \plusOp__0\(5)
);
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gc0.count[9]_i_2_n_0\,
I1 => \^q\(6),
O => \plusOp__0\(6)
);
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"78"
)
port map (
I0 => \gc0.count[9]_i_2_n_0\,
I1 => \^q\(6),
I2 => \^q\(7),
O => \plusOp__0\(7)
);
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"7F80"
)
port map (
I0 => \^q\(6),
I1 => \gc0.count[9]_i_2_n_0\,
I2 => \^q\(7),
I3 => \^q\(8),
O => \plusOp__0\(8)
);
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"7FFF8000"
)
port map (
I0 => \^q\(7),
I1 => \gc0.count[9]_i_2_n_0\,
I2 => \^q\(6),
I3 => \^q\(8),
I4 => \^q\(9),
O => \plusOp__0\(9)
);
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"8000000000000000"
)
port map (
I0 => \^q\(5),
I1 => \^q\(3),
I2 => \^q\(1),
I3 => \^q\(0),
I4 => \^q\(2),
I5 => \^q\(4),
O => \gc0.count[9]_i_2_n_0\
);
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(0),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
);
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(1),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
);
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(2),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2)
);
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(3),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3)
);
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(4),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4)
);
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(5),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5)
);
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(6),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6)
);
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(7),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7)
);
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(8),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8)
);
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(9),
Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9)
);
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => E(0),
D => \plusOp__0\(0),
PRE => AR(0),
Q => \^q\(0)
);
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(1),
Q => \^q\(1)
);
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(2),
Q => \^q\(2)
);
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(3),
Q => \^q\(3)
);
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(4),
Q => \^q\(4)
);
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(5),
Q => \^q\(5)
);
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(6),
Q => \^q\(6)
);
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(7),
Q => \^q\(7)
);
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(8),
Q => \^q\(8)
);
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__0\(9),
Q => \^q\(9)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
port (
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
\gnxpm_cdc.wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
rd_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
begin
\rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(0),
Q => rd_data_count(0)
);
\rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(1),
Q => rd_data_count(1)
);
\rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(2),
Q => rd_data_count(2)
);
\rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(3),
Q => rd_data_count(3)
);
\rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(4),
Q => rd_data_count(4)
);
\rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(5),
Q => rd_data_count(5)
);
\rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(6),
Q => rd_data_count(6)
);
\rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(7),
Q => rd_data_count(7)
);
\rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.wr_pntr_bin_reg[8]\(8),
Q => rd_data_count(8)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_pe_as is
port (
prog_empty : out STD_LOGIC;
rd_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 );
\out\ : in STD_LOGIC;
D : in STD_LOGIC_VECTOR ( 8 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_pe_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_pe_as is
signal \gdiff.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
signal \gpe1.prog_empty_i_i_1_n_0\ : STD_LOGIC;
signal \gpe1.prog_empty_i_i_2_n_0\ : STD_LOGIC;
signal \gpe1.prog_empty_i_i_3_n_0\ : STD_LOGIC;
signal \^prog_empty\ : STD_LOGIC;
begin
prog_empty <= \^prog_empty\;
\gdiff.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(8),
Q => \gdiff.diff_pntr_pad_reg_n_0_[10]\
);
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(0),
Q => \gdiff.diff_pntr_pad_reg_n_0_[2]\
);
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(1),
Q => \gdiff.diff_pntr_pad_reg_n_0_[3]\
);
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(2),
Q => \gdiff.diff_pntr_pad_reg_n_0_[4]\
);
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(3),
Q => \gdiff.diff_pntr_pad_reg_n_0_[5]\
);
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(4),
Q => \gdiff.diff_pntr_pad_reg_n_0_[6]\
);
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(5),
Q => \gdiff.diff_pntr_pad_reg_n_0_[7]\
);
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(6),
Q => \gdiff.diff_pntr_pad_reg_n_0_[8]\
);
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => AR(0),
D => D(7),
Q => \gdiff.diff_pntr_pad_reg_n_0_[9]\
);
\gpe1.prog_empty_i_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"88B8"
)
port map (
I0 => \^prog_empty\,
I1 => \out\,
I2 => \gpe1.prog_empty_i_i_2_n_0\,
I3 => \gpe1.prog_empty_i_i_3_n_0\,
O => \gpe1.prog_empty_i_i_1_n_0\
);
\gpe1.prog_empty_i_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"7F7F7FFFFFFFFFFF"
)
port map (
I0 => \gdiff.diff_pntr_pad_reg_n_0_[9]\,
I1 => \gdiff.diff_pntr_pad_reg_n_0_[4]\,
I2 => \gdiff.diff_pntr_pad_reg_n_0_[6]\,
I3 => \gdiff.diff_pntr_pad_reg_n_0_[3]\,
I4 => \gdiff.diff_pntr_pad_reg_n_0_[2]\,
I5 => \gdiff.diff_pntr_pad_reg_n_0_[5]\,
O => \gpe1.prog_empty_i_i_2_n_0\
);
\gpe1.prog_empty_i_i_3\: unisim.vcomponents.LUT4
generic map(
INIT => X"FAEA"
)
port map (
I0 => \gdiff.diff_pntr_pad_reg_n_0_[10]\,
I1 => \gdiff.diff_pntr_pad_reg_n_0_[7]\,
I2 => \gdiff.diff_pntr_pad_reg_n_0_[9]\,
I3 => \gdiff.diff_pntr_pad_reg_n_0_[8]\,
O => \gpe1.prog_empty_i_i_3_n_0\
);
\gpe1.prog_empty_i_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => \gpe1.prog_empty_i_i_1_n_0\,
PRE => AR(0),
Q => \^prog_empty\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
port (
\out\ : out STD_LOGIC;
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
rd_clk : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
signal Q_reg : STD_LOGIC;
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
D => in0(0),
Q => Q_reg,
R => '0'
);
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => in0(0),
I1 => Q_reg,
O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_0 is
port (
\out\ : out STD_LOGIC;
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
wr_clk : in STD_LOGIC
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_0 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_0;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_0 is
signal Q_reg : STD_LOGIC;
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
D => in0(0),
Q => Q_reg,
R => '0'
);
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => in0(0),
I1 => Q_reg,
O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 is
port (
AS : out STD_LOGIC_VECTOR ( 0 to 0 );
\out\ : in STD_LOGIC;
rd_clk : in STD_LOGIC;
in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 is
signal Q_reg : STD_LOGIC;
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
D => \out\,
Q => Q_reg,
R => '0'
);
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => in0(0),
I1 => Q_reg,
O => AS(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 is
port (
AS : out STD_LOGIC_VECTOR ( 0 to 0 );
\out\ : in STD_LOGIC;
wr_clk : in STD_LOGIC;
in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 is
signal Q_reg : STD_LOGIC;
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
D => \out\,
Q => Q_reg,
R => '0'
);
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => in0(0),
I1 => Q_reg,
O => AS(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
port (
D : out STD_LOGIC_VECTOR ( 9 downto 0 );
Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
rd_clk : in STD_LOGIC;
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
signal Q_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
attribute msgon of \Q_reg_reg[1]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
attribute msgon of \Q_reg_reg[2]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
attribute msgon of \Q_reg_reg[3]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
attribute msgon of \Q_reg_reg[4]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
attribute msgon of \Q_reg_reg[5]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
attribute msgon of \Q_reg_reg[6]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
attribute msgon of \Q_reg_reg[7]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
attribute msgon of \Q_reg_reg[8]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
D(9 downto 0) <= Q_reg(9 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(0),
Q => Q_reg(0)
);
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(1),
Q => Q_reg(1)
);
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(2),
Q => Q_reg(2)
);
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(3),
Q => Q_reg(3)
);
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(4),
Q => Q_reg(4)
);
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(5),
Q => Q_reg(5)
);
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(6),
Q => Q_reg(6)
);
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(7),
Q => Q_reg(7)
);
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(8),
Q => Q_reg(8)
);
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(9),
Q => Q_reg(9)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
port (
D : out STD_LOGIC_VECTOR ( 9 downto 0 );
Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
wr_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
signal Q_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
attribute msgon of \Q_reg_reg[1]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
attribute msgon of \Q_reg_reg[2]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
attribute msgon of \Q_reg_reg[3]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
attribute msgon of \Q_reg_reg[4]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
attribute msgon of \Q_reg_reg[5]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
attribute msgon of \Q_reg_reg[6]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
attribute msgon of \Q_reg_reg[7]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
attribute msgon of \Q_reg_reg[8]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
D(9 downto 0) <= Q_reg(9 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(0),
Q => Q_reg(0)
);
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(1),
Q => Q_reg(1)
);
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(2),
Q => Q_reg(2)
);
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(3),
Q => Q_reg(3)
);
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(4),
Q => Q_reg(4)
);
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(5),
Q => Q_reg(5)
);
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(6),
Q => Q_reg(6)
);
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(7),
Q => Q_reg(7)
);
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(8),
Q => Q_reg(8)
);
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => Q(9),
Q => Q_reg(9)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
port (
\out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
\gnxpm_cdc.wr_pntr_bin_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
D : in STD_LOGIC_VECTOR ( 9 downto 0 );
rd_clk : in STD_LOGIC;
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
signal Q_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
signal \gnxpm_cdc.wr_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\ : STD_LOGIC;
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
attribute msgon of \Q_reg_reg[1]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
attribute msgon of \Q_reg_reg[2]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
attribute msgon of \Q_reg_reg[3]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
attribute msgon of \Q_reg_reg[4]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
attribute msgon of \Q_reg_reg[5]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
attribute msgon of \Q_reg_reg[6]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
attribute msgon of \Q_reg_reg[7]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
attribute msgon of \Q_reg_reg[8]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
\out\(0) <= Q_reg(9);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(0),
Q => Q_reg(0)
);
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(1),
Q => Q_reg(1)
);
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(2),
Q => Q_reg(2)
);
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(3),
Q => Q_reg(3)
);
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(4),
Q => Q_reg(4)
);
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(5),
Q => Q_reg(5)
);
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(6),
Q => Q_reg(6)
);
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(7),
Q => Q_reg(7)
);
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(8),
Q => Q_reg(8)
);
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => D(9),
Q => Q_reg(9)
);
\gnxpm_cdc.wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => Q_reg(1),
I1 => Q_reg(0),
I2 => Q_reg(2),
I3 => \gnxpm_cdc.wr_pntr_bin[0]_i_2_n_0\,
I4 => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\,
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(0)
);
\gnxpm_cdc.wr_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
generic map(
INIT => X"96"
)
port map (
I0 => Q_reg(4),
I1 => Q_reg(3),
I2 => Q_reg(9),
O => \gnxpm_cdc.wr_pntr_bin[0]_i_2_n_0\
);
\gnxpm_cdc.wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(2),
I1 => Q_reg(9),
I2 => Q_reg(3),
I3 => Q_reg(4),
I4 => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\,
I5 => Q_reg(1),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(1)
);
\gnxpm_cdc.wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\,
I1 => Q_reg(4),
I2 => Q_reg(3),
I3 => Q_reg(9),
I4 => Q_reg(2),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(2)
);
\gnxpm_cdc.wr_pntr_bin[2]_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"6996"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(7),
I2 => Q_reg(6),
I3 => Q_reg(5),
O => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\
);
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(9),
I1 => Q_reg(3),
I2 => Q_reg(4),
I3 => \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\,
I4 => Q_reg(7),
I5 => Q_reg(8),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(3)
);
\gnxpm_cdc.wr_pntr_bin[3]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q_reg(5),
I1 => Q_reg(6),
O => \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\
);
\gnxpm_cdc.wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(6),
I1 => Q_reg(4),
I2 => Q_reg(5),
I3 => Q_reg(9),
I4 => Q_reg(7),
I5 => Q_reg(8),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(4)
);
\gnxpm_cdc.wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => Q_reg(7),
I1 => Q_reg(5),
I2 => Q_reg(6),
I3 => Q_reg(9),
I4 => Q_reg(8),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(5)
);
\gnxpm_cdc.wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"6996"
)
port map (
I0 => Q_reg(7),
I1 => Q_reg(6),
I2 => Q_reg(9),
I3 => Q_reg(8),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(6)
);
\gnxpm_cdc.wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"96"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(7),
I2 => Q_reg(9),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(7)
);
\gnxpm_cdc.wr_pntr_bin[8]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(9),
O => \gnxpm_cdc.wr_pntr_bin_reg[8]\(8)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
port (
\out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
\gnxpm_cdc.rd_pntr_bin_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
D : in STD_LOGIC_VECTOR ( 9 downto 0 );
wr_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
signal Q_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute async_reg : string;
attribute async_reg of Q_reg : signal is "true";
attribute msgon : string;
attribute msgon of Q_reg : signal is "true";
signal \gnxpm_cdc.rd_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\ : STD_LOGIC;
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
attribute msgon of \Q_reg_reg[0]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
attribute msgon of \Q_reg_reg[1]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
attribute msgon of \Q_reg_reg[2]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
attribute msgon of \Q_reg_reg[3]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
attribute msgon of \Q_reg_reg[4]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
attribute msgon of \Q_reg_reg[5]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
attribute msgon of \Q_reg_reg[6]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
attribute msgon of \Q_reg_reg[7]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
attribute msgon of \Q_reg_reg[8]\ : label is "true";
attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
\out\(0) <= Q_reg(9);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(0),
Q => Q_reg(0)
);
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(1),
Q => Q_reg(1)
);
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(2),
Q => Q_reg(2)
);
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(3),
Q => Q_reg(3)
);
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(4),
Q => Q_reg(4)
);
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(5),
Q => Q_reg(5)
);
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(6),
Q => Q_reg(6)
);
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(7),
Q => Q_reg(7)
);
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(8),
Q => Q_reg(8)
);
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => D(9),
Q => Q_reg(9)
);
\gnxpm_cdc.rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => Q_reg(1),
I1 => Q_reg(0),
I2 => Q_reg(2),
I3 => \gnxpm_cdc.rd_pntr_bin[0]_i_2_n_0\,
I4 => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\,
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(0)
);
\gnxpm_cdc.rd_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
generic map(
INIT => X"96"
)
port map (
I0 => Q_reg(4),
I1 => Q_reg(3),
I2 => Q_reg(9),
O => \gnxpm_cdc.rd_pntr_bin[0]_i_2_n_0\
);
\gnxpm_cdc.rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(2),
I1 => Q_reg(9),
I2 => Q_reg(3),
I3 => Q_reg(4),
I4 => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\,
I5 => Q_reg(1),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(1)
);
\gnxpm_cdc.rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\,
I1 => Q_reg(4),
I2 => Q_reg(3),
I3 => Q_reg(9),
I4 => Q_reg(2),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(2)
);
\gnxpm_cdc.rd_pntr_bin[2]_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"6996"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(7),
I2 => Q_reg(6),
I3 => Q_reg(5),
O => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\
);
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(9),
I1 => Q_reg(3),
I2 => Q_reg(4),
I3 => \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\,
I4 => Q_reg(7),
I5 => Q_reg(8),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(3)
);
\gnxpm_cdc.rd_pntr_bin[3]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q_reg(5),
I1 => Q_reg(6),
O => \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\
);
\gnxpm_cdc.rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"6996966996696996"
)
port map (
I0 => Q_reg(6),
I1 => Q_reg(4),
I2 => Q_reg(5),
I3 => Q_reg(9),
I4 => Q_reg(7),
I5 => Q_reg(8),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(4)
);
\gnxpm_cdc.rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"96696996"
)
port map (
I0 => Q_reg(7),
I1 => Q_reg(5),
I2 => Q_reg(6),
I3 => Q_reg(9),
I4 => Q_reg(8),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(5)
);
\gnxpm_cdc.rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"6996"
)
port map (
I0 => Q_reg(7),
I1 => Q_reg(6),
I2 => Q_reg(9),
I3 => Q_reg(8),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(6)
);
\gnxpm_cdc.rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"96"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(7),
I2 => Q_reg(9),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(7)
);
\gnxpm_cdc.rd_pntr_bin[8]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q_reg(8),
I1 => Q_reg(9),
O => \gnxpm_cdc.rd_pntr_bin_reg[8]\(8)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
port (
\wr_data_count_i_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
\gdiff.diff_pntr_pad_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
\wr_data_count_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
\gdiff.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
S : out STD_LOGIC_VECTOR ( 3 downto 0 );
\gdiff.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
\gic0.gc0.count_d1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
RD_PNTR_WR : in STD_LOGIC_VECTOR ( 9 downto 0 );
E : in STD_LOGIC_VECTOR ( 0 to 0 );
wr_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 9 downto 0 );
signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
signal \gic0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
signal \^gic0.gc0.count_d1_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_13_out : STD_LOGIC_VECTOR ( 9 to 9 );
signal \plusOp__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
attribute SOFT_HLUTNM : string;
attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair15";
attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair15";
attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair12";
attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair12";
attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair14";
attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair14";
attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair13";
attribute SOFT_HLUTNM of \gic0.gc0.count[9]_i_1\ : label is "soft_lutpair13";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9 downto 0);
Q(8 downto 0) <= \^q\(8 downto 0);
\gic0.gc0.count_d1_reg[9]_0\(9 downto 0) <= \^gic0.gc0.count_d1_reg[9]_0\(9 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(0),
O => \plusOp__1\(0)
);
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(1),
O => \plusOp__1\(1)
);
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"78"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(1),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(2),
O => \plusOp__1\(2)
);
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"7F80"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(1),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(2),
I3 => \^gic0.gc0.count_d1_reg[9]_0\(3),
O => \plusOp__1\(3)
);
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"7FFF8000"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(2),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(1),
I3 => \^gic0.gc0.count_d1_reg[9]_0\(3),
I4 => \^gic0.gc0.count_d1_reg[9]_0\(4),
O => \plusOp__1\(4)
);
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"7FFFFFFF80000000"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(3),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(1),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I3 => \^gic0.gc0.count_d1_reg[9]_0\(2),
I4 => \^gic0.gc0.count_d1_reg[9]_0\(4),
I5 => \^gic0.gc0.count_d1_reg[9]_0\(5),
O => \plusOp__1\(5)
);
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \gic0.gc0.count[9]_i_2_n_0\,
I1 => \^gic0.gc0.count_d1_reg[9]_0\(6),
O => \plusOp__1\(6)
);
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"B4"
)
port map (
I0 => \gic0.gc0.count[9]_i_2_n_0\,
I1 => \^gic0.gc0.count_d1_reg[9]_0\(6),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(7),
O => \plusOp__1\(7)
);
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"DF20"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(6),
I1 => \gic0.gc0.count[9]_i_2_n_0\,
I2 => \^gic0.gc0.count_d1_reg[9]_0\(7),
I3 => \^gic0.gc0.count_d1_reg[9]_0\(8),
O => \plusOp__1\(8)
);
\gic0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"F7FF0800"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(8),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(7),
I2 => \gic0.gc0.count[9]_i_2_n_0\,
I3 => \^gic0.gc0.count_d1_reg[9]_0\(6),
I4 => \^gic0.gc0.count_d1_reg[9]_0\(9),
O => \plusOp__1\(9)
);
\gic0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"7FFFFFFFFFFFFFFF"
)
port map (
I0 => \^gic0.gc0.count_d1_reg[9]_0\(5),
I1 => \^gic0.gc0.count_d1_reg[9]_0\(3),
I2 => \^gic0.gc0.count_d1_reg[9]_0\(1),
I3 => \^gic0.gc0.count_d1_reg[9]_0\(0),
I4 => \^gic0.gc0.count_d1_reg[9]_0\(2),
I5 => \^gic0.gc0.count_d1_reg[9]_0\(4),
O => \gic0.gc0.count[9]_i_2_n_0\
);
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => E(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(0),
PRE => AR(0),
Q => \^q\(0)
);
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(1),
Q => \^q\(1)
);
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(2),
Q => \^q\(2)
);
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(3),
Q => \^q\(3)
);
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(4),
Q => \^q\(4)
);
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(5),
Q => \^q\(5)
);
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(6),
Q => \^q\(6)
);
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(7),
Q => \^q\(7)
);
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(8),
Q => \^q\(8)
);
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^gic0.gc0.count_d1_reg[9]_0\(9),
Q => p_13_out(9)
);
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(0),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0)
);
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(1),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1)
);
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(2),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2)
);
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(3),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3)
);
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(4),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4)
);
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(5),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5)
);
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(6),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6)
);
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(7),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7)
);
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \^q\(8),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8)
);
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => p_13_out(9),
Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9)
);
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(0),
Q => \^gic0.gc0.count_d1_reg[9]_0\(0)
);
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => E(0),
D => \plusOp__1\(1),
PRE => AR(0),
Q => \^gic0.gc0.count_d1_reg[9]_0\(1)
);
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(2),
Q => \^gic0.gc0.count_d1_reg[9]_0\(2)
);
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(3),
Q => \^gic0.gc0.count_d1_reg[9]_0\(3)
);
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(4),
Q => \^gic0.gc0.count_d1_reg[9]_0\(4)
);
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(5),
Q => \^gic0.gc0.count_d1_reg[9]_0\(5)
);
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(6),
Q => \^gic0.gc0.count_d1_reg[9]_0\(6)
);
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(7),
Q => \^gic0.gc0.count_d1_reg[9]_0\(7)
);
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(8),
Q => \^gic0.gc0.count_d1_reg[9]_0\(8)
);
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => E(0),
CLR => AR(0),
D => \plusOp__1\(9),
Q => \^gic0.gc0.count_d1_reg[9]_0\(9)
);
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_13_out(9),
I1 => RD_PNTR_WR(9),
I2 => RD_PNTR_WR(8),
I3 => \^q\(8),
O => v1_reg(0)
);
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
I1 => RD_PNTR_WR(7),
O => \wr_data_count_i_reg[7]\(3)
);
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
I1 => RD_PNTR_WR(6),
O => \wr_data_count_i_reg[7]\(2)
);
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
I1 => RD_PNTR_WR(5),
O => \wr_data_count_i_reg[7]\(1)
);
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
I1 => RD_PNTR_WR(4),
O => \wr_data_count_i_reg[7]\(0)
);
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
I1 => RD_PNTR_WR(9),
O => \wr_data_count_i_reg[9]\(1)
);
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
I1 => RD_PNTR_WR(8),
O => \wr_data_count_i_reg[9]\(0)
);
minusOp_carry_i_1: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
I1 => RD_PNTR_WR(3),
O => S(3)
);
minusOp_carry_i_2: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
I1 => RD_PNTR_WR(2),
O => S(2)
);
minusOp_carry_i_3: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
I1 => RD_PNTR_WR(1),
O => S(1)
);
minusOp_carry_i_4: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0),
I1 => RD_PNTR_WR(0),
O => S(0)
);
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(7),
I1 => RD_PNTR_WR(7),
O => \gdiff.diff_pntr_pad_reg[8]\(3)
);
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(6),
I1 => RD_PNTR_WR(6),
O => \gdiff.diff_pntr_pad_reg[8]\(2)
);
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(5),
I1 => RD_PNTR_WR(5),
O => \gdiff.diff_pntr_pad_reg[8]\(1)
);
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(4),
I1 => RD_PNTR_WR(4),
O => \gdiff.diff_pntr_pad_reg[8]\(0)
);
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_13_out(9),
I1 => RD_PNTR_WR(9),
O => \gdiff.diff_pntr_pad_reg[10]\(1)
);
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(8),
I1 => RD_PNTR_WR(8),
O => \gdiff.diff_pntr_pad_reg[10]\(0)
);
plusOp_carry_i_1: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(3),
I1 => RD_PNTR_WR(3),
O => \gdiff.diff_pntr_pad_reg[4]\(3)
);
plusOp_carry_i_2: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(2),
I1 => RD_PNTR_WR(2),
O => \gdiff.diff_pntr_pad_reg[4]\(2)
);
plusOp_carry_i_3: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(1),
I1 => RD_PNTR_WR(1),
O => \gdiff.diff_pntr_pad_reg[4]\(1)
);
plusOp_carry_i_4: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => \^q\(0),
I1 => RD_PNTR_WR(0),
O => \gdiff.diff_pntr_pad_reg[4]\(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
port (
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
\gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
S : in STD_LOGIC_VECTOR ( 3 downto 0 );
\gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
wr_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
signal \minusOp_carry__0_n_0\ : STD_LOGIC;
signal \minusOp_carry__0_n_1\ : STD_LOGIC;
signal \minusOp_carry__0_n_2\ : STD_LOGIC;
signal \minusOp_carry__0_n_3\ : STD_LOGIC;
signal \minusOp_carry__0_n_4\ : STD_LOGIC;
signal \minusOp_carry__0_n_5\ : STD_LOGIC;
signal \minusOp_carry__0_n_6\ : STD_LOGIC;
signal \minusOp_carry__0_n_7\ : STD_LOGIC;
signal \minusOp_carry__1_n_3\ : STD_LOGIC;
signal \minusOp_carry__1_n_6\ : STD_LOGIC;
signal \minusOp_carry__1_n_7\ : STD_LOGIC;
signal minusOp_carry_n_0 : STD_LOGIC;
signal minusOp_carry_n_1 : STD_LOGIC;
signal minusOp_carry_n_2 : STD_LOGIC;
signal minusOp_carry_n_3 : STD_LOGIC;
signal minusOp_carry_n_4 : STD_LOGIC;
signal minusOp_carry_n_5 : STD_LOGIC;
signal minusOp_carry_n_6 : STD_LOGIC;
signal minusOp_carry_n_7 : STD_LOGIC;
signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => minusOp_carry_n_0,
CO(2) => minusOp_carry_n_1,
CO(1) => minusOp_carry_n_2,
CO(0) => minusOp_carry_n_3,
CYINIT => '1',
DI(3 downto 0) => \gic0.gc0.count_d2_reg[8]\(3 downto 0),
O(3) => minusOp_carry_n_4,
O(2) => minusOp_carry_n_5,
O(1) => minusOp_carry_n_6,
O(0) => minusOp_carry_n_7,
S(3 downto 0) => S(3 downto 0)
);
\minusOp_carry__0\: unisim.vcomponents.CARRY4
port map (
CI => minusOp_carry_n_0,
CO(3) => \minusOp_carry__0_n_0\,
CO(2) => \minusOp_carry__0_n_1\,
CO(1) => \minusOp_carry__0_n_2\,
CO(0) => \minusOp_carry__0_n_3\,
CYINIT => '0',
DI(3 downto 0) => \gic0.gc0.count_d2_reg[8]\(7 downto 4),
O(3) => \minusOp_carry__0_n_4\,
O(2) => \minusOp_carry__0_n_5\,
O(1) => \minusOp_carry__0_n_6\,
O(0) => \minusOp_carry__0_n_7\,
S(3 downto 0) => \gic0.gc0.count_d2_reg[7]\(3 downto 0)
);
\minusOp_carry__1\: unisim.vcomponents.CARRY4
port map (
CI => \minusOp_carry__0_n_0\,
CO(3 downto 1) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 1),
CO(0) => \minusOp_carry__1_n_3\,
CYINIT => '0',
DI(3 downto 1) => B"000",
DI(0) => \gic0.gc0.count_d2_reg[8]\(8),
O(3 downto 2) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 2),
O(1) => \minusOp_carry__1_n_6\,
O(0) => \minusOp_carry__1_n_7\,
S(3 downto 2) => B"00",
S(1 downto 0) => \gic0.gc0.count_d2_reg[9]\(1 downto 0)
);
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => minusOp_carry_n_7,
Q => wr_data_count(0)
);
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => minusOp_carry_n_6,
Q => wr_data_count(1)
);
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => minusOp_carry_n_5,
Q => wr_data_count(2)
);
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => minusOp_carry_n_4,
Q => wr_data_count(3)
);
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__0_n_7\,
Q => wr_data_count(4)
);
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__0_n_6\,
Q => wr_data_count(5)
);
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__0_n_5\,
Q => wr_data_count(6)
);
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__0_n_4\,
Q => wr_data_count(7)
);
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__1_n_7\,
Q => wr_data_count(8)
);
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \minusOp_carry__1_n_6\,
Q => wr_data_count(9)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as is
port (
prog_full : out STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
S : in STD_LOGIC_VECTOR ( 3 downto 0 );
\gic0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
\gic0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
wr_clk : in STD_LOGIC;
\out\ : in STD_LOGIC;
wr_rst_busy : in STD_LOGIC;
ram_full_fb_i_reg : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as is
signal diff_pntr : STD_LOGIC_VECTOR ( 9 downto 1 );
signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
signal \gpf1.prog_full_i_i_2_n_0\ : STD_LOGIC;
signal \gpf1.prog_full_i_i_3_n_0\ : STD_LOGIC;
signal \plusOp_carry__0_n_0\ : STD_LOGIC;
signal \plusOp_carry__0_n_1\ : STD_LOGIC;
signal \plusOp_carry__0_n_2\ : STD_LOGIC;
signal \plusOp_carry__0_n_3\ : STD_LOGIC;
signal \plusOp_carry__0_n_4\ : STD_LOGIC;
signal \plusOp_carry__0_n_5\ : STD_LOGIC;
signal \plusOp_carry__0_n_6\ : STD_LOGIC;
signal \plusOp_carry__0_n_7\ : STD_LOGIC;
signal \plusOp_carry__1_n_3\ : STD_LOGIC;
signal \plusOp_carry__1_n_6\ : STD_LOGIC;
signal \plusOp_carry__1_n_7\ : STD_LOGIC;
signal plusOp_carry_n_0 : STD_LOGIC;
signal plusOp_carry_n_1 : STD_LOGIC;
signal plusOp_carry_n_2 : STD_LOGIC;
signal plusOp_carry_n_3 : STD_LOGIC;
signal plusOp_carry_n_4 : STD_LOGIC;
signal plusOp_carry_n_5 : STD_LOGIC;
signal plusOp_carry_n_6 : STD_LOGIC;
signal \^prog_full\ : STD_LOGIC;
signal NLW_plusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__1_n_6\,
Q => diff_pntr(9)
);
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => plusOp_carry_n_6,
Q => diff_pntr(1)
);
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => plusOp_carry_n_5,
Q => diff_pntr(2)
);
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => plusOp_carry_n_4,
Q => diff_pntr(3)
);
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__0_n_7\,
Q => diff_pntr(4)
);
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__0_n_6\,
Q => diff_pntr(5)
);
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__0_n_5\,
Q => diff_pntr(6)
);
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__0_n_4\,
Q => diff_pntr(7)
);
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \plusOp_carry__1_n_7\,
Q => diff_pntr(8)
);
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"0F070007"
)
port map (
I0 => \gpf1.prog_full_i_i_2_n_0\,
I1 => \gpf1.prog_full_i_i_3_n_0\,
I2 => wr_rst_busy,
I3 => ram_full_fb_i_reg,
I4 => \^prog_full\,
O => \gpf1.prog_full_i_i_1_n_0\
);
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"00000001FFFFFFFF"
)
port map (
I0 => diff_pntr(4),
I1 => diff_pntr(5),
I2 => diff_pntr(3),
I3 => diff_pntr(2),
I4 => diff_pntr(1),
I5 => diff_pntr(6),
O => \gpf1.prog_full_i_i_2_n_0\
);
\gpf1.prog_full_i_i_3\: unisim.vcomponents.LUT3
generic map(
INIT => X"01"
)
port map (
I0 => diff_pntr(9),
I1 => diff_pntr(8),
I2 => diff_pntr(7),
O => \gpf1.prog_full_i_i_3_n_0\
);
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => \gpf1.prog_full_i_i_1_n_0\,
PRE => \out\,
Q => \^prog_full\
);
plusOp_carry: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => plusOp_carry_n_0,
CO(2) => plusOp_carry_n_1,
CO(1) => plusOp_carry_n_2,
CO(0) => plusOp_carry_n_3,
CYINIT => E(0),
DI(3 downto 0) => Q(3 downto 0),
O(3) => plusOp_carry_n_4,
O(2) => plusOp_carry_n_5,
O(1) => plusOp_carry_n_6,
O(0) => NLW_plusOp_carry_O_UNCONNECTED(0),
S(3 downto 0) => S(3 downto 0)
);
\plusOp_carry__0\: unisim.vcomponents.CARRY4
port map (
CI => plusOp_carry_n_0,
CO(3) => \plusOp_carry__0_n_0\,
CO(2) => \plusOp_carry__0_n_1\,
CO(1) => \plusOp_carry__0_n_2\,
CO(0) => \plusOp_carry__0_n_3\,
CYINIT => '0',
DI(3 downto 0) => Q(7 downto 4),
O(3) => \plusOp_carry__0_n_4\,
O(2) => \plusOp_carry__0_n_5\,
O(1) => \plusOp_carry__0_n_6\,
O(0) => \plusOp_carry__0_n_7\,
S(3 downto 0) => \gic0.gc0.count_d1_reg[7]\(3 downto 0)
);
\plusOp_carry__1\: unisim.vcomponents.CARRY4
port map (
CI => \plusOp_carry__0_n_0\,
CO(3 downto 1) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 1),
CO(0) => \plusOp_carry__1_n_3\,
CYINIT => '0',
DI(3 downto 1) => B"000",
DI(0) => Q(8),
O(3 downto 2) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 2),
O(1) => \plusOp_carry__1_n_6\,
O(0) => \plusOp_carry__1_n_7\,
S(3 downto 2) => B"00",
S(1 downto 0) => \gic0.gc0.count_d1_reg[9]\(1 downto 0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
port (
dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 35 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
port map (
E(0) => E(0),
din(35 downto 0) => din(35 downto 0),
dout(35 downto 0) => dout(35 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
port (
dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 27 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;
architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
port map (
E(0) => E(0),
din(27 downto 0) => din(27 downto 0),
dout(27 downto 0) => dout(27 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
port (
v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
D : out STD_LOGIC_VECTOR ( 8 downto 0 );
\rd_dc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
RD_PNTR_WR : out STD_LOGIC_VECTOR ( 9 downto 0 );
v1_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
p_0_out : in STD_LOGIC;
\gic0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
\gic0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
wr_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 );
rd_clk : in STD_LOGIC;
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
signal bin2gray : STD_LOGIC_VECTOR ( 8 downto 0 );
signal \gdiff.diff_pntr_pad[10]_i_2_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[10]_i_3_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[4]_i_3_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[4]_i_4_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[4]_i_5_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[4]_i_6_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[8]_i_2_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[8]_i_3_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[8]_i_4_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad[8]_i_5_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[10]_i_1_n_3\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[4]_i_1_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[4]_i_1_n_1\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[4]_i_1_n_2\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[4]_i_1_n_3\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[8]_i_1_n_0\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[8]_i_1_n_1\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[8]_i_1_n_2\ : STD_LOGIC;
signal \gdiff.diff_pntr_pad_reg[8]_i_1_n_3\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\ : STD_LOGIC;
signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
signal \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\ : STD_LOGIC;
signal gray2bin : STD_LOGIC_VECTOR ( 7 downto 0 );
signal p_0_out_0 : STD_LOGIC;
signal p_22_out : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_3_out : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_4_out : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_5_out : STD_LOGIC_VECTOR ( 9 to 9 );
signal p_6_out : STD_LOGIC_VECTOR ( 9 to 9 );
signal \rd_dc_i[3]_i_2_n_0\ : STD_LOGIC;
signal \rd_dc_i[3]_i_3_n_0\ : STD_LOGIC;
signal \rd_dc_i[3]_i_4_n_0\ : STD_LOGIC;
signal \rd_dc_i[3]_i_5_n_0\ : STD_LOGIC;
signal \rd_dc_i[7]_i_2_n_0\ : STD_LOGIC;
signal \rd_dc_i[7]_i_3_n_0\ : STD_LOGIC;
signal \rd_dc_i[7]_i_4_n_0\ : STD_LOGIC;
signal \rd_dc_i[7]_i_5_n_0\ : STD_LOGIC;
signal \rd_dc_i[9]_i_2_n_0\ : STD_LOGIC;
signal \rd_dc_i[9]_i_3_n_0\ : STD_LOGIC;
signal \rd_dc_i_reg[3]_i_1_n_0\ : STD_LOGIC;
signal \rd_dc_i_reg[3]_i_1_n_1\ : STD_LOGIC;
signal \rd_dc_i_reg[3]_i_1_n_2\ : STD_LOGIC;
signal \rd_dc_i_reg[3]_i_1_n_3\ : STD_LOGIC;
signal \rd_dc_i_reg[7]_i_1_n_0\ : STD_LOGIC;
signal \rd_dc_i_reg[7]_i_1_n_1\ : STD_LOGIC;
signal \rd_dc_i_reg[7]_i_1_n_2\ : STD_LOGIC;
signal \rd_dc_i_reg[7]_i_1_n_3\ : STD_LOGIC;
signal \rd_dc_i_reg[9]_i_1_n_3\ : STD_LOGIC;
signal rd_pntr_gc : STD_LOGIC_VECTOR ( 9 downto 0 );
signal wr_pntr_gc : STD_LOGIC_VECTOR ( 9 downto 0 );
signal \NLW_gdiff.diff_pntr_pad_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_gdiff.diff_pntr_pad_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
signal \NLW_gdiff.diff_pntr_pad_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
signal \NLW_rd_dc_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
signal \NLW_rd_dc_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
signal \NLW_rd_dc_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
attribute SOFT_HLUTNM : string;
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[0]_i_1\ : label is "soft_lutpair4";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair4";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair5";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[4]_i_1\ : label is "soft_lutpair6";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[5]_i_1\ : label is "soft_lutpair6";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[6]_i_1\ : label is "soft_lutpair7";
attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[7]_i_1\ : label is "soft_lutpair7";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[4]_i_1\ : label is "soft_lutpair2";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[5]_i_1\ : label is "soft_lutpair2";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[6]_i_1\ : label is "soft_lutpair3";
attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[7]_i_1\ : label is "soft_lutpair3";
begin
RD_PNTR_WR(9 downto 0) <= \^rd_pntr_wr\(9 downto 0);
\gdiff.diff_pntr_pad[10]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(9),
I1 => Q(9),
O => \gdiff.diff_pntr_pad[10]_i_2_n_0\
);
\gdiff.diff_pntr_pad[10]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(8),
I1 => Q(8),
O => \gdiff.diff_pntr_pad[10]_i_3_n_0\
);
\gdiff.diff_pntr_pad[4]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(3),
I1 => Q(3),
O => \gdiff.diff_pntr_pad[4]_i_3_n_0\
);
\gdiff.diff_pntr_pad[4]_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(2),
I1 => Q(2),
O => \gdiff.diff_pntr_pad[4]_i_4_n_0\
);
\gdiff.diff_pntr_pad[4]_i_5\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(1),
I1 => Q(1),
O => \gdiff.diff_pntr_pad[4]_i_5_n_0\
);
\gdiff.diff_pntr_pad[4]_i_6\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(0),
I1 => Q(0),
O => \gdiff.diff_pntr_pad[4]_i_6_n_0\
);
\gdiff.diff_pntr_pad[8]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(7),
I1 => Q(7),
O => \gdiff.diff_pntr_pad[8]_i_2_n_0\
);
\gdiff.diff_pntr_pad[8]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(6),
I1 => Q(6),
O => \gdiff.diff_pntr_pad[8]_i_3_n_0\
);
\gdiff.diff_pntr_pad[8]_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(5),
I1 => Q(5),
O => \gdiff.diff_pntr_pad[8]_i_4_n_0\
);
\gdiff.diff_pntr_pad[8]_i_5\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(4),
I1 => Q(4),
O => \gdiff.diff_pntr_pad[8]_i_5_n_0\
);
\gdiff.diff_pntr_pad_reg[10]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => \gdiff.diff_pntr_pad_reg[8]_i_1_n_0\,
CO(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
CO(0) => \gdiff.diff_pntr_pad_reg[10]_i_1_n_3\,
CYINIT => '0',
DI(3 downto 1) => B"000",
DI(0) => p_22_out(8),
O(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
O(1 downto 0) => D(8 downto 7),
S(3 downto 2) => B"00",
S(1) => \gdiff.diff_pntr_pad[10]_i_2_n_0\,
S(0) => \gdiff.diff_pntr_pad[10]_i_3_n_0\
);
\gdiff.diff_pntr_pad_reg[4]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => \gdiff.diff_pntr_pad_reg[4]_i_1_n_0\,
CO(2) => \gdiff.diff_pntr_pad_reg[4]_i_1_n_1\,
CO(1) => \gdiff.diff_pntr_pad_reg[4]_i_1_n_2\,
CO(0) => \gdiff.diff_pntr_pad_reg[4]_i_1_n_3\,
CYINIT => p_0_out,
DI(3 downto 0) => p_22_out(3 downto 0),
O(3 downto 1) => D(2 downto 0),
O(0) => \NLW_gdiff.diff_pntr_pad_reg[4]_i_1_O_UNCONNECTED\(0),
S(3) => \gdiff.diff_pntr_pad[4]_i_3_n_0\,
S(2) => \gdiff.diff_pntr_pad[4]_i_4_n_0\,
S(1) => \gdiff.diff_pntr_pad[4]_i_5_n_0\,
S(0) => \gdiff.diff_pntr_pad[4]_i_6_n_0\
);
\gdiff.diff_pntr_pad_reg[8]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => \gdiff.diff_pntr_pad_reg[4]_i_1_n_0\,
CO(3) => \gdiff.diff_pntr_pad_reg[8]_i_1_n_0\,
CO(2) => \gdiff.diff_pntr_pad_reg[8]_i_1_n_1\,
CO(1) => \gdiff.diff_pntr_pad_reg[8]_i_1_n_2\,
CO(0) => \gdiff.diff_pntr_pad_reg[8]_i_1_n_3\,
CYINIT => '0',
DI(3 downto 0) => p_22_out(7 downto 4),
O(3 downto 0) => D(6 downto 3),
S(3) => \gdiff.diff_pntr_pad[8]_i_2_n_0\,
S(2) => \gdiff.diff_pntr_pad[8]_i_3_n_0\,
S(1) => \gdiff.diff_pntr_pad[8]_i_4_n_0\,
S(0) => \gdiff.diff_pntr_pad[8]_i_5_n_0\
);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(0),
I1 => Q(0),
I2 => p_22_out(1),
I3 => Q(1),
O => v1_reg(0)
);
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(0),
I1 => \gc0.count_reg[9]\(0),
I2 => p_22_out(1),
I3 => \gc0.count_reg[9]\(1),
O => v1_reg_0(0)
);
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(0),
I1 => \gic0.gc0.count_d1_reg[7]\(0),
I2 => \^rd_pntr_wr\(1),
I3 => \gic0.gc0.count_d1_reg[7]\(1),
O => v1_reg_1(0)
);
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(0),
I1 => \gic0.gc0.count_reg[9]\(0),
I2 => \^rd_pntr_wr\(1),
I3 => \gic0.gc0.count_reg[9]\(1),
O => v1_reg_2(0)
);
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(2),
I1 => Q(2),
I2 => p_22_out(3),
I3 => Q(3),
O => v1_reg(1)
);
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(2),
I1 => \gc0.count_reg[9]\(2),
I2 => p_22_out(3),
I3 => \gc0.count_reg[9]\(3),
O => v1_reg_0(1)
);
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(2),
I1 => \gic0.gc0.count_d1_reg[7]\(2),
I2 => \^rd_pntr_wr\(3),
I3 => \gic0.gc0.count_d1_reg[7]\(3),
O => v1_reg_1(1)
);
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(2),
I1 => \gic0.gc0.count_reg[9]\(2),
I2 => \^rd_pntr_wr\(3),
I3 => \gic0.gc0.count_reg[9]\(3),
O => v1_reg_2(1)
);
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(4),
I1 => Q(4),
I2 => p_22_out(5),
I3 => Q(5),
O => v1_reg(2)
);
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(4),
I1 => \gc0.count_reg[9]\(4),
I2 => p_22_out(5),
I3 => \gc0.count_reg[9]\(5),
O => v1_reg_0(2)
);
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(4),
I1 => \gic0.gc0.count_d1_reg[7]\(4),
I2 => \^rd_pntr_wr\(5),
I3 => \gic0.gc0.count_d1_reg[7]\(5),
O => v1_reg_1(2)
);
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(4),
I1 => \gic0.gc0.count_reg[9]\(4),
I2 => \^rd_pntr_wr\(5),
I3 => \gic0.gc0.count_reg[9]\(5),
O => v1_reg_2(2)
);
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(6),
I1 => Q(6),
I2 => p_22_out(7),
I3 => Q(7),
O => v1_reg(3)
);
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(6),
I1 => \gc0.count_reg[9]\(6),
I2 => p_22_out(7),
I3 => \gc0.count_reg[9]\(7),
O => v1_reg_0(3)
);
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(6),
I1 => \gic0.gc0.count_d1_reg[7]\(6),
I2 => \^rd_pntr_wr\(7),
I3 => \gic0.gc0.count_d1_reg[7]\(7),
O => v1_reg_1(3)
);
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(6),
I1 => \gic0.gc0.count_reg[9]\(6),
I2 => \^rd_pntr_wr\(7),
I3 => \gic0.gc0.count_reg[9]\(7),
O => v1_reg_2(3)
);
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(8),
I1 => Q(8),
I2 => p_22_out(9),
I3 => Q(9),
O => v1_reg(4)
);
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => p_22_out(8),
I1 => \gc0.count_reg[9]\(8),
I2 => p_22_out(9),
I3 => \gc0.count_reg[9]\(9),
O => v1_reg_0(4)
);
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => \^rd_pntr_wr\(8),
I1 => \gic0.gc0.count_reg[9]\(8),
I2 => \^rd_pntr_wr\(9),
I3 => \gic0.gc0.count_reg[9]\(9),
O => v1_reg_2(4)
);
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\
port map (
D(9 downto 0) => p_3_out(9 downto 0),
Q(9 downto 0) => wr_pntr_gc(9 downto 0),
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
rd_clk => rd_clk
);
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\
port map (
AR(0) => AR(0),
D(9 downto 0) => p_4_out(9 downto 0),
Q(9 downto 0) => rd_pntr_gc(9 downto 0),
wr_clk => wr_clk
);
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\
port map (
D(9 downto 0) => p_3_out(9 downto 0),
\gnxpm_cdc.wr_pntr_bin_reg[8]\(8) => p_0_out_0,
\gnxpm_cdc.wr_pntr_bin_reg[8]\(7 downto 0) => gray2bin(7 downto 0),
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
\out\(0) => p_5_out(9),
rd_clk => rd_clk
);
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\
port map (
AR(0) => AR(0),
D(9 downto 0) => p_4_out(9 downto 0),
\gnxpm_cdc.rd_pntr_bin_reg[8]\(8) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(7) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(6) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(5) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(4) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(3) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(2) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(1) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\,
\gnxpm_cdc.rd_pntr_bin_reg[8]\(0) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9\,
\out\(0) => p_6_out(9),
wr_clk => wr_clk
);
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9\,
Q => \^rd_pntr_wr\(0)
);
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8\,
Q => \^rd_pntr_wr\(1)
);
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7\,
Q => \^rd_pntr_wr\(2)
);
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
Q => \^rd_pntr_wr\(3)
);
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
Q => \^rd_pntr_wr\(4)
);
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4\,
Q => \^rd_pntr_wr\(5)
);
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3\,
Q => \^rd_pntr_wr\(6)
);
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2\,
Q => \^rd_pntr_wr\(7)
);
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1\,
Q => \^rd_pntr_wr\(8)
);
\gnxpm_cdc.rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => p_6_out(9),
Q => \^rd_pntr_wr\(9)
);
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(0),
I1 => Q(1),
O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(1),
I1 => Q(2),
O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(2),
I1 => Q(3),
O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(3),
I1 => Q(4),
O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(4),
I1 => Q(5),
O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(5),
I1 => Q(6),
O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(6),
I1 => Q(7),
O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(7),
I1 => Q(8),
O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => Q(8),
I1 => Q(9),
O => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\
);
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
Q => rd_pntr_gc(0)
);
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
Q => rd_pntr_gc(1)
);
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
Q => rd_pntr_gc(2)
);
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
Q => rd_pntr_gc(3)
);
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
Q => rd_pntr_gc(4)
);
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
Q => rd_pntr_gc(5)
);
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
Q => rd_pntr_gc(6)
);
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
Q => rd_pntr_gc(7)
);
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\,
Q => rd_pntr_gc(8)
);
\gnxpm_cdc.rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => Q(9),
Q => rd_pntr_gc(9)
);
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(0),
Q => p_22_out(0)
);
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(1),
Q => p_22_out(1)
);
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(2),
Q => p_22_out(2)
);
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(3),
Q => p_22_out(3)
);
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(4),
Q => p_22_out(4)
);
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(5),
Q => p_22_out(5)
);
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(6),
Q => p_22_out(6)
);
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => gray2bin(7),
Q => p_22_out(7)
);
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => p_0_out_0,
Q => p_22_out(8)
);
\gnxpm_cdc.wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
D => p_5_out(9),
Q => p_22_out(9)
);
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(0),
I1 => \gic0.gc0.count_d2_reg[9]\(1),
O => bin2gray(0)
);
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(1),
I1 => \gic0.gc0.count_d2_reg[9]\(2),
O => bin2gray(1)
);
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(2),
I1 => \gic0.gc0.count_d2_reg[9]\(3),
O => bin2gray(2)
);
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(3),
I1 => \gic0.gc0.count_d2_reg[9]\(4),
O => bin2gray(3)
);
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(4),
I1 => \gic0.gc0.count_d2_reg[9]\(5),
O => bin2gray(4)
);
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(5),
I1 => \gic0.gc0.count_d2_reg[9]\(6),
O => bin2gray(5)
);
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(6),
I1 => \gic0.gc0.count_d2_reg[9]\(7),
O => bin2gray(6)
);
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(7),
I1 => \gic0.gc0.count_d2_reg[9]\(8),
O => bin2gray(7)
);
\gnxpm_cdc.wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \gic0.gc0.count_d2_reg[9]\(8),
I1 => \gic0.gc0.count_d2_reg[9]\(9),
O => bin2gray(8)
);
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(0),
Q => wr_pntr_gc(0)
);
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(1),
Q => wr_pntr_gc(1)
);
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(2),
Q => wr_pntr_gc(2)
);
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(3),
Q => wr_pntr_gc(3)
);
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(4),
Q => wr_pntr_gc(4)
);
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(5),
Q => wr_pntr_gc(5)
);
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(6),
Q => wr_pntr_gc(6)
);
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(7),
Q => wr_pntr_gc(7)
);
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => bin2gray(8),
Q => wr_pntr_gc(8)
);
\gnxpm_cdc.wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
CLR => AR(0),
D => \gic0.gc0.count_d2_reg[9]\(9),
Q => wr_pntr_gc(9)
);
\rd_dc_i[3]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(3),
I1 => Q(3),
O => \rd_dc_i[3]_i_2_n_0\
);
\rd_dc_i[3]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(2),
I1 => Q(2),
O => \rd_dc_i[3]_i_3_n_0\
);
\rd_dc_i[3]_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(1),
I1 => Q(1),
O => \rd_dc_i[3]_i_4_n_0\
);
\rd_dc_i[3]_i_5\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(0),
I1 => Q(0),
O => \rd_dc_i[3]_i_5_n_0\
);
\rd_dc_i[7]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(7),
I1 => Q(7),
O => \rd_dc_i[7]_i_2_n_0\
);
\rd_dc_i[7]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(6),
I1 => Q(6),
O => \rd_dc_i[7]_i_3_n_0\
);
\rd_dc_i[7]_i_4\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(5),
I1 => Q(5),
O => \rd_dc_i[7]_i_4_n_0\
);
\rd_dc_i[7]_i_5\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(4),
I1 => Q(4),
O => \rd_dc_i[7]_i_5_n_0\
);
\rd_dc_i[9]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(9),
I1 => Q(9),
O => \rd_dc_i[9]_i_2_n_0\
);
\rd_dc_i[9]_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"9"
)
port map (
I0 => p_22_out(8),
I1 => Q(8),
O => \rd_dc_i[9]_i_3_n_0\
);
\rd_dc_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => \rd_dc_i_reg[3]_i_1_n_0\,
CO(2) => \rd_dc_i_reg[3]_i_1_n_1\,
CO(1) => \rd_dc_i_reg[3]_i_1_n_2\,
CO(0) => \rd_dc_i_reg[3]_i_1_n_3\,
CYINIT => '1',
DI(3 downto 0) => p_22_out(3 downto 0),
O(3 downto 1) => \rd_dc_i_reg[9]\(2 downto 0),
O(0) => \NLW_rd_dc_i_reg[3]_i_1_O_UNCONNECTED\(0),
S(3) => \rd_dc_i[3]_i_2_n_0\,
S(2) => \rd_dc_i[3]_i_3_n_0\,
S(1) => \rd_dc_i[3]_i_4_n_0\,
S(0) => \rd_dc_i[3]_i_5_n_0\
);
\rd_dc_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => \rd_dc_i_reg[3]_i_1_n_0\,
CO(3) => \rd_dc_i_reg[7]_i_1_n_0\,
CO(2) => \rd_dc_i_reg[7]_i_1_n_1\,
CO(1) => \rd_dc_i_reg[7]_i_1_n_2\,
CO(0) => \rd_dc_i_reg[7]_i_1_n_3\,
CYINIT => '0',
DI(3 downto 0) => p_22_out(7 downto 4),
O(3 downto 0) => \rd_dc_i_reg[9]\(6 downto 3),
S(3) => \rd_dc_i[7]_i_2_n_0\,
S(2) => \rd_dc_i[7]_i_3_n_0\,
S(1) => \rd_dc_i[7]_i_4_n_0\,
S(0) => \rd_dc_i[7]_i_5_n_0\
);
\rd_dc_i_reg[9]_i_1\: unisim.vcomponents.CARRY4
port map (
CI => \rd_dc_i_reg[7]_i_1_n_0\,
CO(3 downto 1) => \NLW_rd_dc_i_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
CO(0) => \rd_dc_i_reg[9]_i_1_n_3\,
CYINIT => '0',
DI(3 downto 1) => B"000",
DI(0) => p_22_out(8),
O(3 downto 2) => \NLW_rd_dc_i_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
O(1 downto 0) => \rd_dc_i_reg[9]\(8 downto 7),
S(3 downto 2) => B"00",
S(1) => \rd_dc_i[9]_i_2_n_0\,
S(0) => \rd_dc_i[9]_i_3_n_0\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
port (
empty : out STD_LOGIC;
\out\ : out STD_LOGIC;
E : out STD_LOGIC_VECTOR ( 0 to 0 );
p_0_out : out STD_LOGIC;
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
rd_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 );
rd_en : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
signal c0_n_0 : STD_LOGIC;
signal comp1 : STD_LOGIC;
signal ram_empty_fb_i : STD_LOGIC;
attribute DONT_TOUCH : boolean;
attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
signal ram_empty_i : STD_LOGIC;
attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of ram_empty_fb_i_reg : label is "yes";
attribute equivalent_register_removal : string;
attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
attribute KEEP of ram_empty_i_reg : label is "yes";
attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
empty <= ram_empty_i;
\out\ <= ram_empty_fb_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4
port map (
comp1 => comp1,
\out\ => ram_empty_fb_i,
ram_empty_fb_i_reg => c0_n_0,
rd_en => rd_en,
v1_reg(4 downto 0) => v1_reg(4 downto 0)
);
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5
port map (
comp1 => comp1,
v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
);
\gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => rd_en,
I1 => ram_empty_fb_i,
O => E(0)
);
\gdiff.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"B"
)
port map (
I0 => ram_empty_fb_i,
I1 => rd_en,
O => p_0_out
);
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => c0_n_0,
PRE => AR(0),
Q => ram_empty_fb_i
);
ram_empty_i_reg: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => c0_n_0,
PRE => AR(0),
Q => ram_empty_i
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
port (
\out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
\gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
\grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
wr_rst_busy : out STD_LOGIC;
tmp_ram_rd_en : out STD_LOGIC;
rd_clk : in STD_LOGIC;
wr_clk : in STD_LOGIC;
rst : in STD_LOGIC;
ram_empty_fb_i_reg : in STD_LOGIC;
rd_en : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\ : STD_LOGIC;
signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\ : STD_LOGIC;
signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\ : STD_LOGIC;
signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\ : STD_LOGIC;
signal p_7_out : STD_LOGIC;
signal p_8_out : STD_LOGIC;
signal rd_rst_asreg : STD_LOGIC;
signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
attribute DONT_TOUCH : boolean;
attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
signal rst_d1 : STD_LOGIC;
attribute async_reg : string;
attribute async_reg of rst_d1 : signal is "true";
attribute msgon : string;
attribute msgon of rst_d1 : signal is "true";
signal rst_d2 : STD_LOGIC;
attribute async_reg of rst_d2 : signal is "true";
attribute msgon of rst_d2 : signal is "true";
signal rst_d3 : STD_LOGIC;
attribute async_reg of rst_d3 : signal is "true";
attribute msgon of rst_d3 : signal is "true";
signal rst_rd_reg1 : STD_LOGIC;
attribute async_reg of rst_rd_reg1 : signal is "true";
attribute msgon of rst_rd_reg1 : signal is "true";
signal rst_rd_reg2 : STD_LOGIC;
attribute async_reg of rst_rd_reg2 : signal is "true";
attribute msgon of rst_rd_reg2 : signal is "true";
signal rst_wr_reg1 : STD_LOGIC;
attribute async_reg of rst_wr_reg1 : signal is "true";
attribute msgon of rst_wr_reg1 : signal is "true";
signal rst_wr_reg2 : STD_LOGIC;
attribute async_reg of rst_wr_reg2 : signal is "true";
attribute msgon of rst_wr_reg2 : signal is "true";
signal wr_rst_asreg : STD_LOGIC;
signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
attribute ASYNC_REG_boolean : boolean;
attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
attribute equivalent_register_removal : string;
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
\gc0.count_reg[1]\(2 downto 0) <= rd_rst_reg(2 downto 0);
\grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d2;
\out\(1 downto 0) <= wr_rst_reg(1 downto 0);
wr_rst_busy <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
generic map(
INIT => X"BA"
)
port map (
I0 => rd_rst_reg(0),
I1 => ram_empty_fb_i_reg,
I2 => rd_en,
O => tmp_ram_rd_en
);
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => '0',
PRE => rst_wr_reg2,
Q => rst_d1
);
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => rst_d1,
PRE => rst_wr_reg2,
Q => rst_d2
);
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => rst_d2,
PRE => rst_wr_reg2,
Q => rst_d3
);
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff
port map (
in0(0) => rd_rst_asreg,
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
\out\ => p_7_out,
rd_clk => rd_clk
);
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_0
port map (
in0(0) => wr_rst_asreg,
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
\out\ => p_8_out,
wr_clk => wr_clk
);
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1
port map (
AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
in0(0) => rd_rst_asreg,
\out\ => p_7_out,
rd_clk => rd_clk
);
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2
port map (
AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
in0(0) => wr_rst_asreg,
\out\ => p_8_out,
wr_clk => wr_clk
);
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1\,
PRE => rst_rd_reg2,
Q => rd_rst_asreg
);
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
Q => rd_rst_reg(0)
);
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
Q => rd_rst_reg(1)
);
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => rd_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0\,
Q => rd_rst_reg(2)
);
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
D => '0',
PRE => rst,
Q => rst_rd_reg1
);
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '0'
)
port map (
C => rd_clk,
CE => '1',
D => rst_rd_reg1,
PRE => rst,
Q => rst_rd_reg2
);
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
D => '0',
PRE => rst,
Q => rst_wr_reg1
);
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '0'
)
port map (
C => wr_clk,
CE => '1',
D => rst_wr_reg1,
PRE => rst,
Q => rst_wr_reg2
);
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1\,
PRE => rst_wr_reg2,
Q => wr_rst_asreg
);
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
Q => wr_rst_reg(0)
);
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
Q => wr_rst_reg(1)
);
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => '0',
PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0\,
Q => wr_rst_reg(2)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
port (
full : out STD_LOGIC;
\out\ : out STD_LOGIC;
E : out STD_LOGIC_VECTOR ( 0 to 0 );
\gnxpm_cdc.rd_pntr_bin_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
wr_clk : in STD_LOGIC;
\grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
wr_en : in STD_LOGIC;
wr_rst_busy : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
signal c2_n_0 : STD_LOGIC;
signal comp1 : STD_LOGIC;
signal ram_full_fb_i : STD_LOGIC;
attribute DONT_TOUCH : boolean;
attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
signal ram_full_i : STD_LOGIC;
attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
attribute KEEP : string;
attribute KEEP of ram_full_fb_i_reg : label is "yes";
attribute equivalent_register_removal : string;
attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
attribute KEEP of ram_full_i_reg : label is "yes";
attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
full <= ram_full_i;
\out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => wr_en,
I1 => ram_full_fb_i,
O => E(0)
);
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
port map (
comp1 => comp1,
\gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0),
v1_reg_0(0) => v1_reg_0(0)
);
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3
port map (
comp1 => comp1,
\out\ => ram_full_fb_i,
ram_full_fb_i_reg => c2_n_0,
v1_reg(4 downto 0) => v1_reg(4 downto 0),
wr_en => wr_en,
wr_rst_busy => wr_rst_busy
);
ram_full_fb_i_reg: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => c2_n_0,
PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
Q => ram_full_fb_i
);
ram_full_i_reg: unisim.vcomponents.FDPE
generic map(
INIT => '1'
)
port map (
C => wr_clk,
CE => '1',
D => c2_n_0,
PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
Q => ram_full_i
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
port (
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
port map (
E(0) => E(0),
din(35 downto 0) => din(35 downto 0),
dout(35 downto 0) => dout(35 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
port map (
E(0) => E(0),
din(27 downto 0) => din(63 downto 36),
dout(27 downto 0) => dout(63 downto 36),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
port (
empty : out STD_LOGIC;
\out\ : out STD_LOGIC;
prog_empty : out STD_LOGIC;
Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
p_0_out : out STD_LOGIC;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
rd_clk : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 );
rd_en : in STD_LOGIC;
D : in STD_LOGIC_VECTOR ( 8 downto 0 );
\gnxpm_cdc.wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
signal \gras.rsts_n_2\ : STD_LOGIC;
signal \^out\ : STD_LOGIC;
begin
\out\ <= \^out\;
\gras.gpe.rdpe\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_pe_as
port map (
AR(0) => AR(0),
D(8 downto 0) => D(8 downto 0),
\out\ => \^out\,
prog_empty => prog_empty,
rd_clk => rd_clk
);
\gras.grdc1.rdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as
port map (
AR(0) => AR(0),
\gnxpm_cdc.wr_pntr_bin_reg[8]\(8 downto 0) => \gnxpm_cdc.wr_pntr_bin_reg[8]\(8 downto 0),
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0)
);
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
port map (
AR(0) => AR(0),
E(0) => \gras.rsts_n_2\,
empty => empty,
\out\ => \^out\,
p_0_out => p_0_out,
rd_clk => rd_clk,
rd_en => rd_en,
v1_reg(4 downto 0) => v1_reg(4 downto 0),
v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
);
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
port map (
AR(0) => AR(0),
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
E(0) => \gras.rsts_n_2\,
Q(9 downto 0) => Q(9 downto 0),
rd_clk => rd_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
port (
full : out STD_LOGIC;
E : out STD_LOGIC_VECTOR ( 0 to 0 );
Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full : out STD_LOGIC;
\gic0.gc0.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
\gnxpm_cdc.rd_pntr_bin_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
wr_clk : in STD_LOGIC;
\out\ : in STD_LOGIC;
RD_PNTR_WR : in STD_LOGIC_VECTOR ( 9 downto 0 );
wr_en : in STD_LOGIC;
wr_rst_busy : in STD_LOGIC;
AR : in STD_LOGIC_VECTOR ( 0 to 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 9 downto 0 );
signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
signal \gwas.wsts_n_1\ : STD_LOGIC;
signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
signal wpntr_n_0 : STD_LOGIC;
signal wpntr_n_1 : STD_LOGIC;
signal wpntr_n_12 : STD_LOGIC;
signal wpntr_n_13 : STD_LOGIC;
signal wpntr_n_23 : STD_LOGIC;
signal wpntr_n_24 : STD_LOGIC;
signal wpntr_n_25 : STD_LOGIC;
signal wpntr_n_26 : STD_LOGIC;
signal wpntr_n_27 : STD_LOGIC;
signal wpntr_n_28 : STD_LOGIC;
signal wpntr_n_29 : STD_LOGIC;
signal wpntr_n_30 : STD_LOGIC;
signal wpntr_n_31 : STD_LOGIC;
signal wpntr_n_32 : STD_LOGIC;
signal wpntr_n_33 : STD_LOGIC;
signal wpntr_n_34 : STD_LOGIC;
signal wpntr_n_35 : STD_LOGIC;
signal wpntr_n_36 : STD_LOGIC;
signal wpntr_n_37 : STD_LOGIC;
signal wpntr_n_38 : STD_LOGIC;
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9 downto 0);
E(0) <= \^e\(0);
Q(7 downto 0) <= \^q\(7 downto 0);
\gwas.gpf.wrpf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as
port map (
AR(0) => AR(0),
E(0) => \^e\(0),
Q(8) => p_13_out(8),
Q(7 downto 0) => \^q\(7 downto 0),
S(3) => wpntr_n_35,
S(2) => wpntr_n_36,
S(1) => wpntr_n_37,
S(0) => wpntr_n_38,
\gic0.gc0.count_d1_reg[7]\(3) => wpntr_n_27,
\gic0.gc0.count_d1_reg[7]\(2) => wpntr_n_28,
\gic0.gc0.count_d1_reg[7]\(1) => wpntr_n_29,
\gic0.gc0.count_d1_reg[7]\(0) => wpntr_n_30,
\gic0.gc0.count_d1_reg[9]\(1) => wpntr_n_12,
\gic0.gc0.count_d1_reg[9]\(0) => wpntr_n_13,
\out\ => \out\,
prog_full => prog_full,
ram_full_fb_i_reg => \gwas.wsts_n_1\,
wr_clk => wr_clk,
wr_rst_busy => wr_rst_busy
);
\gwas.gwdc0.wdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as
port map (
AR(0) => AR(0),
S(3) => wpntr_n_31,
S(2) => wpntr_n_32,
S(1) => wpntr_n_33,
S(0) => wpntr_n_34,
\gic0.gc0.count_d2_reg[7]\(3) => wpntr_n_23,
\gic0.gc0.count_d2_reg[7]\(2) => wpntr_n_24,
\gic0.gc0.count_d2_reg[7]\(1) => wpntr_n_25,
\gic0.gc0.count_d2_reg[7]\(0) => wpntr_n_26,
\gic0.gc0.count_d2_reg[8]\(8 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8 downto 0),
\gic0.gc0.count_d2_reg[9]\(1) => wpntr_n_0,
\gic0.gc0.count_d2_reg[9]\(0) => wpntr_n_1,
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0)
);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
port map (
E(0) => \^e\(0),
full => full,
\gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0),
\grstd1.grst_full.grst_f.rst_d2_reg\ => \out\,
\out\ => \gwas.wsts_n_1\,
v1_reg(4 downto 0) => v1_reg(4 downto 0),
v1_reg_0(0) => \c1/v1_reg\(4),
wr_clk => wr_clk,
wr_en => wr_en,
wr_rst_busy => wr_rst_busy
);
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
port map (
AR(0) => AR(0),
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9 downto 0),
E(0) => \^e\(0),
Q(8) => p_13_out(8),
Q(7 downto 0) => \^q\(7 downto 0),
RD_PNTR_WR(9 downto 0) => RD_PNTR_WR(9 downto 0),
S(3) => wpntr_n_31,
S(2) => wpntr_n_32,
S(1) => wpntr_n_33,
S(0) => wpntr_n_34,
\gdiff.diff_pntr_pad_reg[10]\(1) => wpntr_n_12,
\gdiff.diff_pntr_pad_reg[10]\(0) => wpntr_n_13,
\gdiff.diff_pntr_pad_reg[4]\(3) => wpntr_n_35,
\gdiff.diff_pntr_pad_reg[4]\(2) => wpntr_n_36,
\gdiff.diff_pntr_pad_reg[4]\(1) => wpntr_n_37,
\gdiff.diff_pntr_pad_reg[4]\(0) => wpntr_n_38,
\gdiff.diff_pntr_pad_reg[8]\(3) => wpntr_n_27,
\gdiff.diff_pntr_pad_reg[8]\(2) => wpntr_n_28,
\gdiff.diff_pntr_pad_reg[8]\(1) => wpntr_n_29,
\gdiff.diff_pntr_pad_reg[8]\(0) => wpntr_n_30,
\gic0.gc0.count_d1_reg[9]_0\(9 downto 0) => \gic0.gc0.count_d1_reg[9]\(9 downto 0),
v1_reg(0) => \c1/v1_reg\(4),
wr_clk => wr_clk,
\wr_data_count_i_reg[7]\(3) => wpntr_n_23,
\wr_data_count_i_reg[7]\(2) => wpntr_n_24,
\wr_data_count_i_reg[7]\(1) => wpntr_n_25,
\wr_data_count_i_reg[7]\(0) => wpntr_n_26,
\wr_data_count_i_reg[9]\(1) => wpntr_n_0,
\wr_data_count_i_reg[9]\(0) => wpntr_n_1
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
port (
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
port map (
E(0) => E(0),
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth is
port (
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
port map (
E(0) => E(0),
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4 is
port (
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth
port map (
E(0) => E(0),
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
port (
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
E : in STD_LOGIC_VECTOR ( 0 to 0 );
tmp_ram_rd_en : in STD_LOGIC;
\out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
\gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
\gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4
port map (
E(0) => E(0),
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0),
\out\(0) => \out\(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
port (
wr_rst_busy : out STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
empty : out STD_LOGIC;
full : out STD_LOGIC;
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_empty : out STD_LOGIC;
prog_full : out STD_LOGIC;
rd_en : in STD_LOGIC;
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
din : in STD_LOGIC_VECTOR ( 63 downto 0 );
rst : in STD_LOGIC;
wr_en : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
signal minusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
signal p_0_out : STD_LOGIC;
signal p_0_out_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
signal p_18_out : STD_LOGIC;
signal p_23_out : STD_LOGIC_VECTOR ( 9 downto 0 );
signal p_2_out : STD_LOGIC;
signal plusOp : STD_LOGIC_VECTOR ( 10 downto 2 );
signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
signal rst_full_ff_i : STD_LOGIC;
signal tmp_ram_rd_en : STD_LOGIC;
signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
signal \^wr_rst_busy\ : STD_LOGIC;
signal wr_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
wr_rst_busy <= \^wr_rst_busy\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
port map (
AR(0) => wr_rst_i(0),
D(8 downto 0) => plusOp(10 downto 2),
Q(9 downto 0) => p_0_out_0(9 downto 0),
RD_PNTR_WR(9 downto 0) => p_23_out(9 downto 0),
\gc0.count_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
\gic0.gc0.count_d1_reg[7]\(7 downto 0) => p_13_out(7 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
\gic0.gc0.count_reg[9]\(9 downto 0) => wr_pntr_plus2(9 downto 0),
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
p_0_out => p_0_out,
rd_clk => rd_clk,
\rd_dc_i_reg[9]\(8 downto 0) => minusOp(9 downto 1),
v1_reg(4 downto 0) => \gras.rsts/c0/v1_reg\(4 downto 0),
v1_reg_0(4 downto 0) => \gras.rsts/c1/v1_reg\(4 downto 0),
v1_reg_1(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
v1_reg_2(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0),
wr_clk => wr_clk
);
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
port map (
AR(0) => rd_rst_i(2),
D(8 downto 0) => plusOp(10 downto 2),
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_0_out_0(9 downto 0),
Q(9 downto 0) => rd_pntr_plus1(9 downto 0),
empty => empty,
\gnxpm_cdc.wr_pntr_bin_reg[8]\(8 downto 0) => minusOp(9 downto 1),
\out\ => p_2_out,
p_0_out => p_0_out,
prog_empty => prog_empty,
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
rd_en => rd_en,
v1_reg(4 downto 0) => \gras.rsts/c0/v1_reg\(4 downto 0),
v1_reg_0(4 downto 0) => \gras.rsts/c1/v1_reg\(4 downto 0)
);
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
port map (
AR(0) => wr_rst_i(1),
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_12_out(9 downto 0),
E(0) => p_18_out,
Q(7 downto 0) => p_13_out(7 downto 0),
RD_PNTR_WR(9 downto 0) => p_23_out(9 downto 0),
full => full,
\gic0.gc0.count_d1_reg[9]\(9 downto 0) => wr_pntr_plus2(9 downto 0),
\gnxpm_cdc.rd_pntr_bin_reg[6]\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
\out\ => rst_full_ff_i,
prog_full => prog_full,
v1_reg(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0),
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
wr_en => wr_en,
wr_rst_busy => \^wr_rst_busy\
);
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
port map (
E(0) => p_18_out,
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
\gc0.count_d1_reg[9]\(9 downto 0) => p_0_out_0(9 downto 0),
\gic0.gc0.count_d2_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
\out\(0) => rd_rst_i(0),
rd_clk => rd_clk,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk
);
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
port map (
\gc0.count_reg[1]\(2 downto 0) => rd_rst_i(2 downto 0),
\grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_ff_i,
\out\(1 downto 0) => wr_rst_i(1 downto 0),
ram_empty_fb_i_reg => p_2_out,
rd_clk => rd_clk,
rd_en => rd_en,
rst => rst,
tmp_ram_rd_en => tmp_ram_rd_en,
wr_clk => wr_clk,
wr_rst_busy => \^wr_rst_busy\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
port (
wr_rst_busy : out STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
empty : out STD_LOGIC;
full : out STD_LOGIC;
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_empty : out STD_LOGIC;
prog_full : out STD_LOGIC;
rd_en : in STD_LOGIC;
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
din : in STD_LOGIC_VECTOR ( 63 downto 0 );
rst : in STD_LOGIC;
wr_en : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
port map (
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
empty => empty,
full => full,
prog_empty => prog_empty,
prog_full => prog_full,
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
rd_en => rd_en,
rst => rst,
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
wr_en => wr_en,
wr_rst_busy => wr_rst_busy
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2_synth is
port (
wr_rst_busy : out STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
empty : out STD_LOGIC;
full : out STD_LOGIC;
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_empty : out STD_LOGIC;
prog_full : out STD_LOGIC;
rd_en : in STD_LOGIC;
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
din : in STD_LOGIC_VECTOR ( 63 downto 0 );
rst : in STD_LOGIC;
wr_en : in STD_LOGIC
);
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2_synth;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
port map (
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
empty => empty,
full => full,
prog_empty => prog_empty,
prog_full => prog_full,
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
rd_en => rd_en,
rst => rst,
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
wr_en => wr_en,
wr_rst_busy => wr_rst_busy
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 is
port (
backup : in STD_LOGIC;
backup_marker : in STD_LOGIC;
clk : in STD_LOGIC;
rst : in STD_LOGIC;
srst : in STD_LOGIC;
wr_clk : in STD_LOGIC;
wr_rst : in STD_LOGIC;
rd_clk : in STD_LOGIC;
rd_rst : in STD_LOGIC;
din : in STD_LOGIC_VECTOR ( 63 downto 0 );
wr_en : in STD_LOGIC;
rd_en : in STD_LOGIC;
prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
int_clk : in STD_LOGIC;
injectdbiterr : in STD_LOGIC;
injectsbiterr : in STD_LOGIC;
sleep : in STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
full : out STD_LOGIC;
almost_full : out STD_LOGIC;
wr_ack : out STD_LOGIC;
overflow : out STD_LOGIC;
empty : out STD_LOGIC;
almost_empty : out STD_LOGIC;
valid : out STD_LOGIC;
underflow : out STD_LOGIC;
data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full : out STD_LOGIC;
prog_empty : out STD_LOGIC;
sbiterr : out STD_LOGIC;
dbiterr : out STD_LOGIC;
wr_rst_busy : out STD_LOGIC;
rd_rst_busy : out STD_LOGIC;
m_aclk : in STD_LOGIC;
s_aclk : in STD_LOGIC;
s_aresetn : in STD_LOGIC;
m_aclk_en : in STD_LOGIC;
s_aclk_en : in STD_LOGIC;
s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_awvalid : in STD_LOGIC;
s_axi_awready : out STD_LOGIC;
s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_wlast : in STD_LOGIC;
s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_wvalid : in STD_LOGIC;
s_axi_wready : out STD_LOGIC;
s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_bvalid : out STD_LOGIC;
s_axi_bready : in STD_LOGIC;
m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_awvalid : out STD_LOGIC;
m_axi_awready : in STD_LOGIC;
m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axi_wlast : out STD_LOGIC;
m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_wvalid : out STD_LOGIC;
m_axi_wready : in STD_LOGIC;
m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_bvalid : in STD_LOGIC;
m_axi_bready : out STD_LOGIC;
s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_arvalid : in STD_LOGIC;
s_axi_arready : out STD_LOGIC;
s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_rlast : out STD_LOGIC;
s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_rvalid : out STD_LOGIC;
s_axi_rready : in STD_LOGIC;
m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_arvalid : out STD_LOGIC;
m_axi_arready : in STD_LOGIC;
m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_rlast : in STD_LOGIC;
m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_rvalid : in STD_LOGIC;
m_axi_rready : out STD_LOGIC;
s_axis_tvalid : in STD_LOGIC;
s_axis_tready : out STD_LOGIC;
s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axis_tlast : in STD_LOGIC;
s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
m_axis_tvalid : out STD_LOGIC;
m_axis_tready : in STD_LOGIC;
m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axis_tlast : out STD_LOGIC;
m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
axi_aw_injectsbiterr : in STD_LOGIC;
axi_aw_injectdbiterr : in STD_LOGIC;
axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_aw_sbiterr : out STD_LOGIC;
axi_aw_dbiterr : out STD_LOGIC;
axi_aw_overflow : out STD_LOGIC;
axi_aw_underflow : out STD_LOGIC;
axi_aw_prog_full : out STD_LOGIC;
axi_aw_prog_empty : out STD_LOGIC;
axi_w_injectsbiterr : in STD_LOGIC;
axi_w_injectdbiterr : in STD_LOGIC;
axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_w_sbiterr : out STD_LOGIC;
axi_w_dbiterr : out STD_LOGIC;
axi_w_overflow : out STD_LOGIC;
axi_w_underflow : out STD_LOGIC;
axi_w_prog_full : out STD_LOGIC;
axi_w_prog_empty : out STD_LOGIC;
axi_b_injectsbiterr : in STD_LOGIC;
axi_b_injectdbiterr : in STD_LOGIC;
axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_b_sbiterr : out STD_LOGIC;
axi_b_dbiterr : out STD_LOGIC;
axi_b_overflow : out STD_LOGIC;
axi_b_underflow : out STD_LOGIC;
axi_b_prog_full : out STD_LOGIC;
axi_b_prog_empty : out STD_LOGIC;
axi_ar_injectsbiterr : in STD_LOGIC;
axi_ar_injectdbiterr : in STD_LOGIC;
axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
axi_ar_sbiterr : out STD_LOGIC;
axi_ar_dbiterr : out STD_LOGIC;
axi_ar_overflow : out STD_LOGIC;
axi_ar_underflow : out STD_LOGIC;
axi_ar_prog_full : out STD_LOGIC;
axi_ar_prog_empty : out STD_LOGIC;
axi_r_injectsbiterr : in STD_LOGIC;
axi_r_injectdbiterr : in STD_LOGIC;
axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axi_r_sbiterr : out STD_LOGIC;
axi_r_dbiterr : out STD_LOGIC;
axi_r_overflow : out STD_LOGIC;
axi_r_underflow : out STD_LOGIC;
axi_r_prog_full : out STD_LOGIC;
axi_r_prog_empty : out STD_LOGIC;
axis_injectsbiterr : in STD_LOGIC;
axis_injectdbiterr : in STD_LOGIC;
axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
axis_sbiterr : out STD_LOGIC;
axis_dbiterr : out STD_LOGIC;
axis_overflow : out STD_LOGIC;
axis_underflow : out STD_LOGIC;
axis_prog_full : out STD_LOGIC;
axis_prog_empty : out STD_LOGIC
);
attribute C_ADD_NGC_CONSTRAINT : integer;
attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_AXIS : integer;
attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_RACH : integer;
attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_RDCH : integer;
attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_WACH : integer;
attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_WDCH : integer;
attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_APPLICATION_TYPE_WRCH : integer;
attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_AXIS_TDATA_WIDTH : integer;
attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 8;
attribute C_AXIS_TDEST_WIDTH : integer;
attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXIS_TID_WIDTH : integer;
attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXIS_TKEEP_WIDTH : integer;
attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXIS_TSTRB_WIDTH : integer;
attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXIS_TUSER_WIDTH : integer;
attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 4;
attribute C_AXIS_TYPE : integer;
attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_AXI_ADDR_WIDTH : integer;
attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 32;
attribute C_AXI_ARUSER_WIDTH : integer;
attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_AWUSER_WIDTH : integer;
attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_BUSER_WIDTH : integer;
attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_DATA_WIDTH : integer;
attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 64;
attribute C_AXI_ID_WIDTH : integer;
attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_LEN_WIDTH : integer;
attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 8;
attribute C_AXI_LOCK_WIDTH : integer;
attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_RUSER_WIDTH : integer;
attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_TYPE : integer;
attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_AXI_WUSER_WIDTH : integer;
attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_COMMON_CLOCK : integer;
attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_COUNT_TYPE : integer;
attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_DATA_COUNT_WIDTH : integer;
attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_DEFAULT_VALUE : string;
attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "BlankString";
attribute C_DIN_WIDTH : integer;
attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 64;
attribute C_DIN_WIDTH_AXIS : integer;
attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_DIN_WIDTH_RACH : integer;
attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 32;
attribute C_DIN_WIDTH_RDCH : integer;
attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 64;
attribute C_DIN_WIDTH_WACH : integer;
attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_DIN_WIDTH_WDCH : integer;
attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 64;
attribute C_DIN_WIDTH_WRCH : integer;
attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 2;
attribute C_DOUT_RST_VAL : string;
attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "0";
attribute C_DOUT_WIDTH : integer;
attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 64;
attribute C_ENABLE_RLOCS : integer;
attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ENABLE_RST_SYNC : integer;
attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_EN_SAFETY_CKT : integer;
attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE : integer;
attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_RACH : integer;
attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_WACH : integer;
attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_FAMILY : string;
attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "kintex7";
attribute C_FULL_FLAGS_RST_VAL : integer;
attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_ALMOST_EMPTY : integer;
attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_ALMOST_FULL : integer;
attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TDATA : integer;
attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_AXIS_TDEST : integer;
attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TID : integer;
attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TKEEP : integer;
attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TLAST : integer;
attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TREADY : integer;
attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_AXIS_TSTRB : integer;
attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXIS_TUSER : integer;
attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_AXI_ARUSER : integer;
attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXI_AWUSER : integer;
attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXI_BUSER : integer;
attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXI_ID : integer;
attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXI_RD_CHANNEL : integer;
attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_AXI_RUSER : integer;
attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_AXI_WR_CHANNEL : integer;
attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_AXI_WUSER : integer;
attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_BACKUP : integer;
attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNT : integer;
attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_AXIS : integer;
attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_RACH : integer;
attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_RDCH : integer;
attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_WACH : integer;
attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_WDCH : integer;
attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_DATA_COUNTS_WRCH : integer;
attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_INT_CLK : integer;
attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_MASTER_CE : integer;
attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_MEMINIT_FILE : integer;
attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_OVERFLOW : integer;
attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_AXIS : integer;
attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_RACH : integer;
attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_RDCH : integer;
attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_WACH : integer;
attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_WDCH : integer;
attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_PROG_FLAGS_WRCH : integer;
attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_RD_DATA_COUNT : integer;
attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_RD_RST : integer;
attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_RST : integer;
attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_SLAVE_CE : integer;
attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_SRST : integer;
attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_UNDERFLOW : integer;
attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_VALID : integer;
attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_WR_ACK : integer;
attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_HAS_WR_DATA_COUNT : integer;
attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_HAS_WR_RST : integer;
attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_IMPLEMENTATION_TYPE : integer;
attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 2;
attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_IMPLEMENTATION_TYPE_RACH : integer;
attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_IMPLEMENTATION_TYPE_WACH : integer;
attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_INIT_WR_PNTR_VAL : integer;
attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_INTERFACE_TYPE : integer;
attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_MEMORY_TYPE : integer;
attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_MIF_FILE_NAME : string;
attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "BlankString";
attribute C_MSGON_VAL : integer;
attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_OPTIMIZATION_MODE : integer;
attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_OVERFLOW_LOW : integer;
attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_POWER_SAVING_MODE : integer;
attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PRELOAD_LATENCY : integer;
attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_PRELOAD_REGS : integer;
attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PRIM_FIFO_TYPE : string;
attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "1kx36";
attribute C_PRIM_FIFO_TYPE_AXIS : string;
attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "1kx18";
attribute C_PRIM_FIFO_TYPE_RACH : string;
attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "512x36";
attribute C_PRIM_FIFO_TYPE_RDCH : string;
attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "1kx36";
attribute C_PRIM_FIFO_TYPE_WACH : string;
attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "512x36";
attribute C_PRIM_FIFO_TYPE_WDCH : string;
attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "1kx36";
attribute C_PRIM_FIFO_TYPE_WRCH : string;
attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is "512x36";
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 313;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1022;
attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 314;
attribute C_PROG_EMPTY_TYPE : integer;
attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_PROG_EMPTY_TYPE_AXIS : integer;
attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_EMPTY_TYPE_RACH : integer;
attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_EMPTY_TYPE_RDCH : integer;
attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_EMPTY_TYPE_WACH : integer;
attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_EMPTY_TYPE_WDCH : integer;
attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_EMPTY_TYPE_WRCH : integer;
attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 66;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1023;
attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 65;
attribute C_PROG_FULL_TYPE : integer;
attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_PROG_FULL_TYPE_AXIS : integer;
attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_TYPE_RACH : integer;
attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_TYPE_RDCH : integer;
attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_TYPE_WACH : integer;
attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_TYPE_WDCH : integer;
attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_PROG_FULL_TYPE_WRCH : integer;
attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_RACH_TYPE : integer;
attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_RDCH_TYPE : integer;
attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_RD_DATA_COUNT_WIDTH : integer;
attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 9;
attribute C_RD_DEPTH : integer;
attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1024;
attribute C_RD_FREQ : integer;
attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_RD_PNTR_WIDTH : integer;
attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_REG_SLICE_MODE_AXIS : integer;
attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_REG_SLICE_MODE_RACH : integer;
attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_REG_SLICE_MODE_RDCH : integer;
attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_REG_SLICE_MODE_WACH : integer;
attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_REG_SLICE_MODE_WDCH : integer;
attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_REG_SLICE_MODE_WRCH : integer;
attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_SELECT_XPM : integer;
attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_SYNCHRONIZER_STAGE : integer;
attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 2;
attribute C_UNDERFLOW_LOW : integer;
attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_COMMON_OVERFLOW : integer;
attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_COMMON_UNDERFLOW : integer;
attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_DEFAULT_SETTINGS : integer;
attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_DOUT_RST : integer;
attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_USE_ECC : integer;
attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_AXIS : integer;
attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_RACH : integer;
attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_RDCH : integer;
attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_WACH : integer;
attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_WDCH : integer;
attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_ECC_WRCH : integer;
attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_EMBEDDED_REG : integer;
attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_FIFO16_FLAGS : integer;
attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_FWFT_DATA_COUNT : integer;
attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_USE_PIPELINE_REG : integer;
attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_VALID_LOW : integer;
attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_WACH_TYPE : integer;
attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_WDCH_TYPE : integer;
attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_WRCH_TYPE : integer;
attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_WR_ACK_LOW : integer;
attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 0;
attribute C_WR_DATA_COUNT_WIDTH : integer;
attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_WR_DEPTH : integer;
attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1024;
attribute C_WR_DEPTH_AXIS : integer;
attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1024;
attribute C_WR_DEPTH_RACH : integer;
attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 16;
attribute C_WR_DEPTH_RDCH : integer;
attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1024;
attribute C_WR_DEPTH_WACH : integer;
attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 16;
attribute C_WR_DEPTH_WDCH : integer;
attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1024;
attribute C_WR_DEPTH_WRCH : integer;
attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 16;
attribute C_WR_FREQ : integer;
attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
attribute C_WR_PNTR_WIDTH : integer;
attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_WR_PNTR_WIDTH_AXIS : integer;
attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_WR_PNTR_WIDTH_RACH : integer;
attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 4;
attribute C_WR_PNTR_WIDTH_RDCH : integer;
attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_WR_PNTR_WIDTH_WACH : integer;
attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 4;
attribute C_WR_PNTR_WIDTH_WDCH : integer;
attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 10;
attribute C_WR_PNTR_WIDTH_WRCH : integer;
attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 4;
attribute C_WR_RESPONSE_LATENCY : integer;
attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2 is
signal \<const0>\ : STD_LOGIC;
signal \<const1>\ : STD_LOGIC;
begin
almost_empty <= \<const0>\;
almost_full <= \<const0>\;
axi_ar_data_count(4) <= \<const0>\;
axi_ar_data_count(3) <= \<const0>\;
axi_ar_data_count(2) <= \<const0>\;
axi_ar_data_count(1) <= \<const0>\;
axi_ar_data_count(0) <= \<const0>\;
axi_ar_dbiterr <= \<const0>\;
axi_ar_overflow <= \<const0>\;
axi_ar_prog_empty <= \<const1>\;
axi_ar_prog_full <= \<const0>\;
axi_ar_rd_data_count(4) <= \<const0>\;
axi_ar_rd_data_count(3) <= \<const0>\;
axi_ar_rd_data_count(2) <= \<const0>\;
axi_ar_rd_data_count(1) <= \<const0>\;
axi_ar_rd_data_count(0) <= \<const0>\;
axi_ar_sbiterr <= \<const0>\;
axi_ar_underflow <= \<const0>\;
axi_ar_wr_data_count(4) <= \<const0>\;
axi_ar_wr_data_count(3) <= \<const0>\;
axi_ar_wr_data_count(2) <= \<const0>\;
axi_ar_wr_data_count(1) <= \<const0>\;
axi_ar_wr_data_count(0) <= \<const0>\;
axi_aw_data_count(4) <= \<const0>\;
axi_aw_data_count(3) <= \<const0>\;
axi_aw_data_count(2) <= \<const0>\;
axi_aw_data_count(1) <= \<const0>\;
axi_aw_data_count(0) <= \<const0>\;
axi_aw_dbiterr <= \<const0>\;
axi_aw_overflow <= \<const0>\;
axi_aw_prog_empty <= \<const1>\;
axi_aw_prog_full <= \<const0>\;
axi_aw_rd_data_count(4) <= \<const0>\;
axi_aw_rd_data_count(3) <= \<const0>\;
axi_aw_rd_data_count(2) <= \<const0>\;
axi_aw_rd_data_count(1) <= \<const0>\;
axi_aw_rd_data_count(0) <= \<const0>\;
axi_aw_sbiterr <= \<const0>\;
axi_aw_underflow <= \<const0>\;
axi_aw_wr_data_count(4) <= \<const0>\;
axi_aw_wr_data_count(3) <= \<const0>\;
axi_aw_wr_data_count(2) <= \<const0>\;
axi_aw_wr_data_count(1) <= \<const0>\;
axi_aw_wr_data_count(0) <= \<const0>\;
axi_b_data_count(4) <= \<const0>\;
axi_b_data_count(3) <= \<const0>\;
axi_b_data_count(2) <= \<const0>\;
axi_b_data_count(1) <= \<const0>\;
axi_b_data_count(0) <= \<const0>\;
axi_b_dbiterr <= \<const0>\;
axi_b_overflow <= \<const0>\;
axi_b_prog_empty <= \<const1>\;
axi_b_prog_full <= \<const0>\;
axi_b_rd_data_count(4) <= \<const0>\;
axi_b_rd_data_count(3) <= \<const0>\;
axi_b_rd_data_count(2) <= \<const0>\;
axi_b_rd_data_count(1) <= \<const0>\;
axi_b_rd_data_count(0) <= \<const0>\;
axi_b_sbiterr <= \<const0>\;
axi_b_underflow <= \<const0>\;
axi_b_wr_data_count(4) <= \<const0>\;
axi_b_wr_data_count(3) <= \<const0>\;
axi_b_wr_data_count(2) <= \<const0>\;
axi_b_wr_data_count(1) <= \<const0>\;
axi_b_wr_data_count(0) <= \<const0>\;
axi_r_data_count(10) <= \<const0>\;
axi_r_data_count(9) <= \<const0>\;
axi_r_data_count(8) <= \<const0>\;
axi_r_data_count(7) <= \<const0>\;
axi_r_data_count(6) <= \<const0>\;
axi_r_data_count(5) <= \<const0>\;
axi_r_data_count(4) <= \<const0>\;
axi_r_data_count(3) <= \<const0>\;
axi_r_data_count(2) <= \<const0>\;
axi_r_data_count(1) <= \<const0>\;
axi_r_data_count(0) <= \<const0>\;
axi_r_dbiterr <= \<const0>\;
axi_r_overflow <= \<const0>\;
axi_r_prog_empty <= \<const1>\;
axi_r_prog_full <= \<const0>\;
axi_r_rd_data_count(10) <= \<const0>\;
axi_r_rd_data_count(9) <= \<const0>\;
axi_r_rd_data_count(8) <= \<const0>\;
axi_r_rd_data_count(7) <= \<const0>\;
axi_r_rd_data_count(6) <= \<const0>\;
axi_r_rd_data_count(5) <= \<const0>\;
axi_r_rd_data_count(4) <= \<const0>\;
axi_r_rd_data_count(3) <= \<const0>\;
axi_r_rd_data_count(2) <= \<const0>\;
axi_r_rd_data_count(1) <= \<const0>\;
axi_r_rd_data_count(0) <= \<const0>\;
axi_r_sbiterr <= \<const0>\;
axi_r_underflow <= \<const0>\;
axi_r_wr_data_count(10) <= \<const0>\;
axi_r_wr_data_count(9) <= \<const0>\;
axi_r_wr_data_count(8) <= \<const0>\;
axi_r_wr_data_count(7) <= \<const0>\;
axi_r_wr_data_count(6) <= \<const0>\;
axi_r_wr_data_count(5) <= \<const0>\;
axi_r_wr_data_count(4) <= \<const0>\;
axi_r_wr_data_count(3) <= \<const0>\;
axi_r_wr_data_count(2) <= \<const0>\;
axi_r_wr_data_count(1) <= \<const0>\;
axi_r_wr_data_count(0) <= \<const0>\;
axi_w_data_count(10) <= \<const0>\;
axi_w_data_count(9) <= \<const0>\;
axi_w_data_count(8) <= \<const0>\;
axi_w_data_count(7) <= \<const0>\;
axi_w_data_count(6) <= \<const0>\;
axi_w_data_count(5) <= \<const0>\;
axi_w_data_count(4) <= \<const0>\;
axi_w_data_count(3) <= \<const0>\;
axi_w_data_count(2) <= \<const0>\;
axi_w_data_count(1) <= \<const0>\;
axi_w_data_count(0) <= \<const0>\;
axi_w_dbiterr <= \<const0>\;
axi_w_overflow <= \<const0>\;
axi_w_prog_empty <= \<const1>\;
axi_w_prog_full <= \<const0>\;
axi_w_rd_data_count(10) <= \<const0>\;
axi_w_rd_data_count(9) <= \<const0>\;
axi_w_rd_data_count(8) <= \<const0>\;
axi_w_rd_data_count(7) <= \<const0>\;
axi_w_rd_data_count(6) <= \<const0>\;
axi_w_rd_data_count(5) <= \<const0>\;
axi_w_rd_data_count(4) <= \<const0>\;
axi_w_rd_data_count(3) <= \<const0>\;
axi_w_rd_data_count(2) <= \<const0>\;
axi_w_rd_data_count(1) <= \<const0>\;
axi_w_rd_data_count(0) <= \<const0>\;
axi_w_sbiterr <= \<const0>\;
axi_w_underflow <= \<const0>\;
axi_w_wr_data_count(10) <= \<const0>\;
axi_w_wr_data_count(9) <= \<const0>\;
axi_w_wr_data_count(8) <= \<const0>\;
axi_w_wr_data_count(7) <= \<const0>\;
axi_w_wr_data_count(6) <= \<const0>\;
axi_w_wr_data_count(5) <= \<const0>\;
axi_w_wr_data_count(4) <= \<const0>\;
axi_w_wr_data_count(3) <= \<const0>\;
axi_w_wr_data_count(2) <= \<const0>\;
axi_w_wr_data_count(1) <= \<const0>\;
axi_w_wr_data_count(0) <= \<const0>\;
axis_data_count(10) <= \<const0>\;
axis_data_count(9) <= \<const0>\;
axis_data_count(8) <= \<const0>\;
axis_data_count(7) <= \<const0>\;
axis_data_count(6) <= \<const0>\;
axis_data_count(5) <= \<const0>\;
axis_data_count(4) <= \<const0>\;
axis_data_count(3) <= \<const0>\;
axis_data_count(2) <= \<const0>\;
axis_data_count(1) <= \<const0>\;
axis_data_count(0) <= \<const0>\;
axis_dbiterr <= \<const0>\;
axis_overflow <= \<const0>\;
axis_prog_empty <= \<const1>\;
axis_prog_full <= \<const0>\;
axis_rd_data_count(10) <= \<const0>\;
axis_rd_data_count(9) <= \<const0>\;
axis_rd_data_count(8) <= \<const0>\;
axis_rd_data_count(7) <= \<const0>\;
axis_rd_data_count(6) <= \<const0>\;
axis_rd_data_count(5) <= \<const0>\;
axis_rd_data_count(4) <= \<const0>\;
axis_rd_data_count(3) <= \<const0>\;
axis_rd_data_count(2) <= \<const0>\;
axis_rd_data_count(1) <= \<const0>\;
axis_rd_data_count(0) <= \<const0>\;
axis_sbiterr <= \<const0>\;
axis_underflow <= \<const0>\;
axis_wr_data_count(10) <= \<const0>\;
axis_wr_data_count(9) <= \<const0>\;
axis_wr_data_count(8) <= \<const0>\;
axis_wr_data_count(7) <= \<const0>\;
axis_wr_data_count(6) <= \<const0>\;
axis_wr_data_count(5) <= \<const0>\;
axis_wr_data_count(4) <= \<const0>\;
axis_wr_data_count(3) <= \<const0>\;
axis_wr_data_count(2) <= \<const0>\;
axis_wr_data_count(1) <= \<const0>\;
axis_wr_data_count(0) <= \<const0>\;
data_count(9) <= \<const0>\;
data_count(8) <= \<const0>\;
data_count(7) <= \<const0>\;
data_count(6) <= \<const0>\;
data_count(5) <= \<const0>\;
data_count(4) <= \<const0>\;
data_count(3) <= \<const0>\;
data_count(2) <= \<const0>\;
data_count(1) <= \<const0>\;
data_count(0) <= \<const0>\;
dbiterr <= \<const0>\;
m_axi_araddr(31) <= \<const0>\;
m_axi_araddr(30) <= \<const0>\;
m_axi_araddr(29) <= \<const0>\;
m_axi_araddr(28) <= \<const0>\;
m_axi_araddr(27) <= \<const0>\;
m_axi_araddr(26) <= \<const0>\;
m_axi_araddr(25) <= \<const0>\;
m_axi_araddr(24) <= \<const0>\;
m_axi_araddr(23) <= \<const0>\;
m_axi_araddr(22) <= \<const0>\;
m_axi_araddr(21) <= \<const0>\;
m_axi_araddr(20) <= \<const0>\;
m_axi_araddr(19) <= \<const0>\;
m_axi_araddr(18) <= \<const0>\;
m_axi_araddr(17) <= \<const0>\;
m_axi_araddr(16) <= \<const0>\;
m_axi_araddr(15) <= \<const0>\;
m_axi_araddr(14) <= \<const0>\;
m_axi_araddr(13) <= \<const0>\;
m_axi_araddr(12) <= \<const0>\;
m_axi_araddr(11) <= \<const0>\;
m_axi_araddr(10) <= \<const0>\;
m_axi_araddr(9) <= \<const0>\;
m_axi_araddr(8) <= \<const0>\;
m_axi_araddr(7) <= \<const0>\;
m_axi_araddr(6) <= \<const0>\;
m_axi_araddr(5) <= \<const0>\;
m_axi_araddr(4) <= \<const0>\;
m_axi_araddr(3) <= \<const0>\;
m_axi_araddr(2) <= \<const0>\;
m_axi_araddr(1) <= \<const0>\;
m_axi_araddr(0) <= \<const0>\;
m_axi_arburst(1) <= \<const0>\;
m_axi_arburst(0) <= \<const0>\;
m_axi_arcache(3) <= \<const0>\;
m_axi_arcache(2) <= \<const0>\;
m_axi_arcache(1) <= \<const0>\;
m_axi_arcache(0) <= \<const0>\;
m_axi_arid(0) <= \<const0>\;
m_axi_arlen(7) <= \<const0>\;
m_axi_arlen(6) <= \<const0>\;
m_axi_arlen(5) <= \<const0>\;
m_axi_arlen(4) <= \<const0>\;
m_axi_arlen(3) <= \<const0>\;
m_axi_arlen(2) <= \<const0>\;
m_axi_arlen(1) <= \<const0>\;
m_axi_arlen(0) <= \<const0>\;
m_axi_arlock(0) <= \<const0>\;
m_axi_arprot(2) <= \<const0>\;
m_axi_arprot(1) <= \<const0>\;
m_axi_arprot(0) <= \<const0>\;
m_axi_arqos(3) <= \<const0>\;
m_axi_arqos(2) <= \<const0>\;
m_axi_arqos(1) <= \<const0>\;
m_axi_arqos(0) <= \<const0>\;
m_axi_arregion(3) <= \<const0>\;
m_axi_arregion(2) <= \<const0>\;
m_axi_arregion(1) <= \<const0>\;
m_axi_arregion(0) <= \<const0>\;
m_axi_arsize(2) <= \<const0>\;
m_axi_arsize(1) <= \<const0>\;
m_axi_arsize(0) <= \<const0>\;
m_axi_aruser(0) <= \<const0>\;
m_axi_arvalid <= \<const0>\;
m_axi_awaddr(31) <= \<const0>\;
m_axi_awaddr(30) <= \<const0>\;
m_axi_awaddr(29) <= \<const0>\;
m_axi_awaddr(28) <= \<const0>\;
m_axi_awaddr(27) <= \<const0>\;
m_axi_awaddr(26) <= \<const0>\;
m_axi_awaddr(25) <= \<const0>\;
m_axi_awaddr(24) <= \<const0>\;
m_axi_awaddr(23) <= \<const0>\;
m_axi_awaddr(22) <= \<const0>\;
m_axi_awaddr(21) <= \<const0>\;
m_axi_awaddr(20) <= \<const0>\;
m_axi_awaddr(19) <= \<const0>\;
m_axi_awaddr(18) <= \<const0>\;
m_axi_awaddr(17) <= \<const0>\;
m_axi_awaddr(16) <= \<const0>\;
m_axi_awaddr(15) <= \<const0>\;
m_axi_awaddr(14) <= \<const0>\;
m_axi_awaddr(13) <= \<const0>\;
m_axi_awaddr(12) <= \<const0>\;
m_axi_awaddr(11) <= \<const0>\;
m_axi_awaddr(10) <= \<const0>\;
m_axi_awaddr(9) <= \<const0>\;
m_axi_awaddr(8) <= \<const0>\;
m_axi_awaddr(7) <= \<const0>\;
m_axi_awaddr(6) <= \<const0>\;
m_axi_awaddr(5) <= \<const0>\;
m_axi_awaddr(4) <= \<const0>\;
m_axi_awaddr(3) <= \<const0>\;
m_axi_awaddr(2) <= \<const0>\;
m_axi_awaddr(1) <= \<const0>\;
m_axi_awaddr(0) <= \<const0>\;
m_axi_awburst(1) <= \<const0>\;
m_axi_awburst(0) <= \<const0>\;
m_axi_awcache(3) <= \<const0>\;
m_axi_awcache(2) <= \<const0>\;
m_axi_awcache(1) <= \<const0>\;
m_axi_awcache(0) <= \<const0>\;
m_axi_awid(0) <= \<const0>\;
m_axi_awlen(7) <= \<const0>\;
m_axi_awlen(6) <= \<const0>\;
m_axi_awlen(5) <= \<const0>\;
m_axi_awlen(4) <= \<const0>\;
m_axi_awlen(3) <= \<const0>\;
m_axi_awlen(2) <= \<const0>\;
m_axi_awlen(1) <= \<const0>\;
m_axi_awlen(0) <= \<const0>\;
m_axi_awlock(0) <= \<const0>\;
m_axi_awprot(2) <= \<const0>\;
m_axi_awprot(1) <= \<const0>\;
m_axi_awprot(0) <= \<const0>\;
m_axi_awqos(3) <= \<const0>\;
m_axi_awqos(2) <= \<const0>\;
m_axi_awqos(1) <= \<const0>\;
m_axi_awqos(0) <= \<const0>\;
m_axi_awregion(3) <= \<const0>\;
m_axi_awregion(2) <= \<const0>\;
m_axi_awregion(1) <= \<const0>\;
m_axi_awregion(0) <= \<const0>\;
m_axi_awsize(2) <= \<const0>\;
m_axi_awsize(1) <= \<const0>\;
m_axi_awsize(0) <= \<const0>\;
m_axi_awuser(0) <= \<const0>\;
m_axi_awvalid <= \<const0>\;
m_axi_bready <= \<const0>\;
m_axi_rready <= \<const0>\;
m_axi_wdata(63) <= \<const0>\;
m_axi_wdata(62) <= \<const0>\;
m_axi_wdata(61) <= \<const0>\;
m_axi_wdata(60) <= \<const0>\;
m_axi_wdata(59) <= \<const0>\;
m_axi_wdata(58) <= \<const0>\;
m_axi_wdata(57) <= \<const0>\;
m_axi_wdata(56) <= \<const0>\;
m_axi_wdata(55) <= \<const0>\;
m_axi_wdata(54) <= \<const0>\;
m_axi_wdata(53) <= \<const0>\;
m_axi_wdata(52) <= \<const0>\;
m_axi_wdata(51) <= \<const0>\;
m_axi_wdata(50) <= \<const0>\;
m_axi_wdata(49) <= \<const0>\;
m_axi_wdata(48) <= \<const0>\;
m_axi_wdata(47) <= \<const0>\;
m_axi_wdata(46) <= \<const0>\;
m_axi_wdata(45) <= \<const0>\;
m_axi_wdata(44) <= \<const0>\;
m_axi_wdata(43) <= \<const0>\;
m_axi_wdata(42) <= \<const0>\;
m_axi_wdata(41) <= \<const0>\;
m_axi_wdata(40) <= \<const0>\;
m_axi_wdata(39) <= \<const0>\;
m_axi_wdata(38) <= \<const0>\;
m_axi_wdata(37) <= \<const0>\;
m_axi_wdata(36) <= \<const0>\;
m_axi_wdata(35) <= \<const0>\;
m_axi_wdata(34) <= \<const0>\;
m_axi_wdata(33) <= \<const0>\;
m_axi_wdata(32) <= \<const0>\;
m_axi_wdata(31) <= \<const0>\;
m_axi_wdata(30) <= \<const0>\;
m_axi_wdata(29) <= \<const0>\;
m_axi_wdata(28) <= \<const0>\;
m_axi_wdata(27) <= \<const0>\;
m_axi_wdata(26) <= \<const0>\;
m_axi_wdata(25) <= \<const0>\;
m_axi_wdata(24) <= \<const0>\;
m_axi_wdata(23) <= \<const0>\;
m_axi_wdata(22) <= \<const0>\;
m_axi_wdata(21) <= \<const0>\;
m_axi_wdata(20) <= \<const0>\;
m_axi_wdata(19) <= \<const0>\;
m_axi_wdata(18) <= \<const0>\;
m_axi_wdata(17) <= \<const0>\;
m_axi_wdata(16) <= \<const0>\;
m_axi_wdata(15) <= \<const0>\;
m_axi_wdata(14) <= \<const0>\;
m_axi_wdata(13) <= \<const0>\;
m_axi_wdata(12) <= \<const0>\;
m_axi_wdata(11) <= \<const0>\;
m_axi_wdata(10) <= \<const0>\;
m_axi_wdata(9) <= \<const0>\;
m_axi_wdata(8) <= \<const0>\;
m_axi_wdata(7) <= \<const0>\;
m_axi_wdata(6) <= \<const0>\;
m_axi_wdata(5) <= \<const0>\;
m_axi_wdata(4) <= \<const0>\;
m_axi_wdata(3) <= \<const0>\;
m_axi_wdata(2) <= \<const0>\;
m_axi_wdata(1) <= \<const0>\;
m_axi_wdata(0) <= \<const0>\;
m_axi_wid(0) <= \<const0>\;
m_axi_wlast <= \<const0>\;
m_axi_wstrb(7) <= \<const0>\;
m_axi_wstrb(6) <= \<const0>\;
m_axi_wstrb(5) <= \<const0>\;
m_axi_wstrb(4) <= \<const0>\;
m_axi_wstrb(3) <= \<const0>\;
m_axi_wstrb(2) <= \<const0>\;
m_axi_wstrb(1) <= \<const0>\;
m_axi_wstrb(0) <= \<const0>\;
m_axi_wuser(0) <= \<const0>\;
m_axi_wvalid <= \<const0>\;
m_axis_tdata(7) <= \<const0>\;
m_axis_tdata(6) <= \<const0>\;
m_axis_tdata(5) <= \<const0>\;
m_axis_tdata(4) <= \<const0>\;
m_axis_tdata(3) <= \<const0>\;
m_axis_tdata(2) <= \<const0>\;
m_axis_tdata(1) <= \<const0>\;
m_axis_tdata(0) <= \<const0>\;
m_axis_tdest(0) <= \<const0>\;
m_axis_tid(0) <= \<const0>\;
m_axis_tkeep(0) <= \<const0>\;
m_axis_tlast <= \<const0>\;
m_axis_tstrb(0) <= \<const0>\;
m_axis_tuser(3) <= \<const0>\;
m_axis_tuser(2) <= \<const0>\;
m_axis_tuser(1) <= \<const0>\;
m_axis_tuser(0) <= \<const0>\;
m_axis_tvalid <= \<const0>\;
overflow <= \<const0>\;
rd_rst_busy <= \<const0>\;
s_axi_arready <= \<const0>\;
s_axi_awready <= \<const0>\;
s_axi_bid(0) <= \<const0>\;
s_axi_bresp(1) <= \<const0>\;
s_axi_bresp(0) <= \<const0>\;
s_axi_buser(0) <= \<const0>\;
s_axi_bvalid <= \<const0>\;
s_axi_rdata(63) <= \<const0>\;
s_axi_rdata(62) <= \<const0>\;
s_axi_rdata(61) <= \<const0>\;
s_axi_rdata(60) <= \<const0>\;
s_axi_rdata(59) <= \<const0>\;
s_axi_rdata(58) <= \<const0>\;
s_axi_rdata(57) <= \<const0>\;
s_axi_rdata(56) <= \<const0>\;
s_axi_rdata(55) <= \<const0>\;
s_axi_rdata(54) <= \<const0>\;
s_axi_rdata(53) <= \<const0>\;
s_axi_rdata(52) <= \<const0>\;
s_axi_rdata(51) <= \<const0>\;
s_axi_rdata(50) <= \<const0>\;
s_axi_rdata(49) <= \<const0>\;
s_axi_rdata(48) <= \<const0>\;
s_axi_rdata(47) <= \<const0>\;
s_axi_rdata(46) <= \<const0>\;
s_axi_rdata(45) <= \<const0>\;
s_axi_rdata(44) <= \<const0>\;
s_axi_rdata(43) <= \<const0>\;
s_axi_rdata(42) <= \<const0>\;
s_axi_rdata(41) <= \<const0>\;
s_axi_rdata(40) <= \<const0>\;
s_axi_rdata(39) <= \<const0>\;
s_axi_rdata(38) <= \<const0>\;
s_axi_rdata(37) <= \<const0>\;
s_axi_rdata(36) <= \<const0>\;
s_axi_rdata(35) <= \<const0>\;
s_axi_rdata(34) <= \<const0>\;
s_axi_rdata(33) <= \<const0>\;
s_axi_rdata(32) <= \<const0>\;
s_axi_rdata(31) <= \<const0>\;
s_axi_rdata(30) <= \<const0>\;
s_axi_rdata(29) <= \<const0>\;
s_axi_rdata(28) <= \<const0>\;
s_axi_rdata(27) <= \<const0>\;
s_axi_rdata(26) <= \<const0>\;
s_axi_rdata(25) <= \<const0>\;
s_axi_rdata(24) <= \<const0>\;
s_axi_rdata(23) <= \<const0>\;
s_axi_rdata(22) <= \<const0>\;
s_axi_rdata(21) <= \<const0>\;
s_axi_rdata(20) <= \<const0>\;
s_axi_rdata(19) <= \<const0>\;
s_axi_rdata(18) <= \<const0>\;
s_axi_rdata(17) <= \<const0>\;
s_axi_rdata(16) <= \<const0>\;
s_axi_rdata(15) <= \<const0>\;
s_axi_rdata(14) <= \<const0>\;
s_axi_rdata(13) <= \<const0>\;
s_axi_rdata(12) <= \<const0>\;
s_axi_rdata(11) <= \<const0>\;
s_axi_rdata(10) <= \<const0>\;
s_axi_rdata(9) <= \<const0>\;
s_axi_rdata(8) <= \<const0>\;
s_axi_rdata(7) <= \<const0>\;
s_axi_rdata(6) <= \<const0>\;
s_axi_rdata(5) <= \<const0>\;
s_axi_rdata(4) <= \<const0>\;
s_axi_rdata(3) <= \<const0>\;
s_axi_rdata(2) <= \<const0>\;
s_axi_rdata(1) <= \<const0>\;
s_axi_rdata(0) <= \<const0>\;
s_axi_rid(0) <= \<const0>\;
s_axi_rlast <= \<const0>\;
s_axi_rresp(1) <= \<const0>\;
s_axi_rresp(0) <= \<const0>\;
s_axi_ruser(0) <= \<const0>\;
s_axi_rvalid <= \<const0>\;
s_axi_wready <= \<const0>\;
s_axis_tready <= \<const0>\;
sbiterr <= \<const0>\;
underflow <= \<const0>\;
valid <= \<const0>\;
wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
port map (
G => \<const0>\
);
VCC: unisim.vcomponents.VCC
port map (
P => \<const1>\
);
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2_synth
port map (
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
empty => empty,
full => full,
prog_empty => prog_empty,
prog_full => prog_full,
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
rd_en => rd_en,
rst => rst,
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
wr_en => wr_en,
wr_rst_busy => wr_rst_busy
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
port (
rst : in STD_LOGIC;
wr_clk : in STD_LOGIC;
rd_clk : in STD_LOGIC;
din : in STD_LOGIC_VECTOR ( 63 downto 0 );
wr_en : in STD_LOGIC;
rd_en : in STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
full : out STD_LOGIC;
empty : out STD_LOGIC;
rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
prog_full : out STD_LOGIC;
prog_empty : out STD_LOGIC
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fifo_generator_0,fifo_generator_v13_1_2,{}";
attribute downgradeipidentifiedwarnings : string;
attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
attribute x_core_info : string;
attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fifo_generator_v13_1_2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
attribute C_ADD_NGC_CONSTRAINT : integer;
attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
attribute C_APPLICATION_TYPE_AXIS : integer;
attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
attribute C_APPLICATION_TYPE_RACH : integer;
attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
attribute C_APPLICATION_TYPE_RDCH : integer;
attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
attribute C_APPLICATION_TYPE_WACH : integer;
attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
attribute C_APPLICATION_TYPE_WDCH : integer;
attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
attribute C_APPLICATION_TYPE_WRCH : integer;
attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
attribute C_AXIS_TDATA_WIDTH : integer;
attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
attribute C_AXIS_TDEST_WIDTH : integer;
attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
attribute C_AXIS_TID_WIDTH : integer;
attribute C_AXIS_TID_WIDTH of U0 : label is 1;
attribute C_AXIS_TKEEP_WIDTH : integer;
attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
attribute C_AXIS_TSTRB_WIDTH : integer;
attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
attribute C_AXIS_TUSER_WIDTH : integer;
attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
attribute C_AXIS_TYPE : integer;
attribute C_AXIS_TYPE of U0 : label is 0;
attribute C_AXI_ADDR_WIDTH : integer;
attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
attribute C_AXI_ARUSER_WIDTH : integer;
attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
attribute C_AXI_AWUSER_WIDTH : integer;
attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
attribute C_AXI_BUSER_WIDTH : integer;
attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
attribute C_AXI_DATA_WIDTH : integer;
attribute C_AXI_DATA_WIDTH of U0 : label is 64;
attribute C_AXI_ID_WIDTH : integer;
attribute C_AXI_ID_WIDTH of U0 : label is 1;
attribute C_AXI_LEN_WIDTH : integer;
attribute C_AXI_LEN_WIDTH of U0 : label is 8;
attribute C_AXI_LOCK_WIDTH : integer;
attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
attribute C_AXI_RUSER_WIDTH : integer;
attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
attribute C_AXI_TYPE : integer;
attribute C_AXI_TYPE of U0 : label is 1;
attribute C_AXI_WUSER_WIDTH : integer;
attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
attribute C_COMMON_CLOCK : integer;
attribute C_COMMON_CLOCK of U0 : label is 0;
attribute C_COUNT_TYPE : integer;
attribute C_COUNT_TYPE of U0 : label is 0;
attribute C_DATA_COUNT_WIDTH : integer;
attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
attribute C_DEFAULT_VALUE : string;
attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
attribute C_DIN_WIDTH : integer;
attribute C_DIN_WIDTH of U0 : label is 64;
attribute C_DIN_WIDTH_AXIS : integer;
attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
attribute C_DIN_WIDTH_RACH : integer;
attribute C_DIN_WIDTH_RACH of U0 : label is 32;
attribute C_DIN_WIDTH_RDCH : integer;
attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
attribute C_DIN_WIDTH_WACH : integer;
attribute C_DIN_WIDTH_WACH of U0 : label is 1;
attribute C_DIN_WIDTH_WDCH : integer;
attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
attribute C_DIN_WIDTH_WRCH : integer;
attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
attribute C_DOUT_RST_VAL : string;
attribute C_DOUT_RST_VAL of U0 : label is "0";
attribute C_DOUT_WIDTH : integer;
attribute C_DOUT_WIDTH of U0 : label is 64;
attribute C_ENABLE_RLOCS : integer;
attribute C_ENABLE_RLOCS of U0 : label is 0;
attribute C_ENABLE_RST_SYNC : integer;
attribute C_ENABLE_RST_SYNC of U0 : label is 1;
attribute C_EN_SAFETY_CKT : integer;
attribute C_EN_SAFETY_CKT of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE : integer;
attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_RACH : integer;
attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_WACH : integer;
attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
attribute C_FAMILY : string;
attribute C_FAMILY of U0 : label is "kintex7";
attribute C_FULL_FLAGS_RST_VAL : integer;
attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
attribute C_HAS_ALMOST_EMPTY : integer;
attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
attribute C_HAS_ALMOST_FULL : integer;
attribute C_HAS_ALMOST_FULL of U0 : label is 0;
attribute C_HAS_AXIS_TDATA : integer;
attribute C_HAS_AXIS_TDATA of U0 : label is 1;
attribute C_HAS_AXIS_TDEST : integer;
attribute C_HAS_AXIS_TDEST of U0 : label is 0;
attribute C_HAS_AXIS_TID : integer;
attribute C_HAS_AXIS_TID of U0 : label is 0;
attribute C_HAS_AXIS_TKEEP : integer;
attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
attribute C_HAS_AXIS_TLAST : integer;
attribute C_HAS_AXIS_TLAST of U0 : label is 0;
attribute C_HAS_AXIS_TREADY : integer;
attribute C_HAS_AXIS_TREADY of U0 : label is 1;
attribute C_HAS_AXIS_TSTRB : integer;
attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
attribute C_HAS_AXIS_TUSER : integer;
attribute C_HAS_AXIS_TUSER of U0 : label is 1;
attribute C_HAS_AXI_ARUSER : integer;
attribute C_HAS_AXI_ARUSER of U0 : label is 0;
attribute C_HAS_AXI_AWUSER : integer;
attribute C_HAS_AXI_AWUSER of U0 : label is 0;
attribute C_HAS_AXI_BUSER : integer;
attribute C_HAS_AXI_BUSER of U0 : label is 0;
attribute C_HAS_AXI_ID : integer;
attribute C_HAS_AXI_ID of U0 : label is 0;
attribute C_HAS_AXI_RD_CHANNEL : integer;
attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
attribute C_HAS_AXI_RUSER : integer;
attribute C_HAS_AXI_RUSER of U0 : label is 0;
attribute C_HAS_AXI_WR_CHANNEL : integer;
attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
attribute C_HAS_AXI_WUSER : integer;
attribute C_HAS_AXI_WUSER of U0 : label is 0;
attribute C_HAS_BACKUP : integer;
attribute C_HAS_BACKUP of U0 : label is 0;
attribute C_HAS_DATA_COUNT : integer;
attribute C_HAS_DATA_COUNT of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_AXIS : integer;
attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_RACH : integer;
attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_RDCH : integer;
attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_WACH : integer;
attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_WDCH : integer;
attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
attribute C_HAS_DATA_COUNTS_WRCH : integer;
attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
attribute C_HAS_INT_CLK : integer;
attribute C_HAS_INT_CLK of U0 : label is 0;
attribute C_HAS_MASTER_CE : integer;
attribute C_HAS_MASTER_CE of U0 : label is 0;
attribute C_HAS_MEMINIT_FILE : integer;
attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
attribute C_HAS_OVERFLOW : integer;
attribute C_HAS_OVERFLOW of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_AXIS : integer;
attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_RACH : integer;
attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_RDCH : integer;
attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_WACH : integer;
attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_WDCH : integer;
attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
attribute C_HAS_PROG_FLAGS_WRCH : integer;
attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
attribute C_HAS_RD_DATA_COUNT : integer;
attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
attribute C_HAS_RD_RST : integer;
attribute C_HAS_RD_RST of U0 : label is 0;
attribute C_HAS_RST : integer;
attribute C_HAS_RST of U0 : label is 1;
attribute C_HAS_SLAVE_CE : integer;
attribute C_HAS_SLAVE_CE of U0 : label is 0;
attribute C_HAS_SRST : integer;
attribute C_HAS_SRST of U0 : label is 0;
attribute C_HAS_UNDERFLOW : integer;
attribute C_HAS_UNDERFLOW of U0 : label is 0;
attribute C_HAS_VALID : integer;
attribute C_HAS_VALID of U0 : label is 0;
attribute C_HAS_WR_ACK : integer;
attribute C_HAS_WR_ACK of U0 : label is 0;
attribute C_HAS_WR_DATA_COUNT : integer;
attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
attribute C_HAS_WR_RST : integer;
attribute C_HAS_WR_RST of U0 : label is 0;
attribute C_IMPLEMENTATION_TYPE : integer;
attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
attribute C_IMPLEMENTATION_TYPE_RACH : integer;
attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
attribute C_IMPLEMENTATION_TYPE_WACH : integer;
attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
attribute C_INIT_WR_PNTR_VAL : integer;
attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
attribute C_INTERFACE_TYPE : integer;
attribute C_INTERFACE_TYPE of U0 : label is 0;
attribute C_MEMORY_TYPE : integer;
attribute C_MEMORY_TYPE of U0 : label is 1;
attribute C_MIF_FILE_NAME : string;
attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
attribute C_MSGON_VAL : integer;
attribute C_MSGON_VAL of U0 : label is 1;
attribute C_OPTIMIZATION_MODE : integer;
attribute C_OPTIMIZATION_MODE of U0 : label is 0;
attribute C_OVERFLOW_LOW : integer;
attribute C_OVERFLOW_LOW of U0 : label is 0;
attribute C_POWER_SAVING_MODE : integer;
attribute C_POWER_SAVING_MODE of U0 : label is 0;
attribute C_PRELOAD_LATENCY : integer;
attribute C_PRELOAD_LATENCY of U0 : label is 1;
attribute C_PRELOAD_REGS : integer;
attribute C_PRELOAD_REGS of U0 : label is 0;
attribute C_PRIM_FIFO_TYPE : string;
attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx36";
attribute C_PRIM_FIFO_TYPE_AXIS : string;
attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
attribute C_PRIM_FIFO_TYPE_RACH : string;
attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
attribute C_PRIM_FIFO_TYPE_RDCH : string;
attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
attribute C_PRIM_FIFO_TYPE_WACH : string;
attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
attribute C_PRIM_FIFO_TYPE_WDCH : string;
attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
attribute C_PRIM_FIFO_TYPE_WRCH : string;
attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 313;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 314;
attribute C_PROG_EMPTY_TYPE : integer;
attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
attribute C_PROG_EMPTY_TYPE_AXIS : integer;
attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
attribute C_PROG_EMPTY_TYPE_RACH : integer;
attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
attribute C_PROG_EMPTY_TYPE_RDCH : integer;
attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
attribute C_PROG_EMPTY_TYPE_WACH : integer;
attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
attribute C_PROG_EMPTY_TYPE_WDCH : integer;
attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
attribute C_PROG_EMPTY_TYPE_WRCH : integer;
attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 66;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 65;
attribute C_PROG_FULL_TYPE : integer;
attribute C_PROG_FULL_TYPE of U0 : label is 1;
attribute C_PROG_FULL_TYPE_AXIS : integer;
attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
attribute C_PROG_FULL_TYPE_RACH : integer;
attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
attribute C_PROG_FULL_TYPE_RDCH : integer;
attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
attribute C_PROG_FULL_TYPE_WACH : integer;
attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
attribute C_PROG_FULL_TYPE_WDCH : integer;
attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
attribute C_PROG_FULL_TYPE_WRCH : integer;
attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
attribute C_RACH_TYPE : integer;
attribute C_RACH_TYPE of U0 : label is 0;
attribute C_RDCH_TYPE : integer;
attribute C_RDCH_TYPE of U0 : label is 0;
attribute C_RD_DATA_COUNT_WIDTH : integer;
attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
attribute C_RD_DEPTH : integer;
attribute C_RD_DEPTH of U0 : label is 1024;
attribute C_RD_FREQ : integer;
attribute C_RD_FREQ of U0 : label is 1;
attribute C_RD_PNTR_WIDTH : integer;
attribute C_RD_PNTR_WIDTH of U0 : label is 10;
attribute C_REG_SLICE_MODE_AXIS : integer;
attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
attribute C_REG_SLICE_MODE_RACH : integer;
attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
attribute C_REG_SLICE_MODE_RDCH : integer;
attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
attribute C_REG_SLICE_MODE_WACH : integer;
attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
attribute C_REG_SLICE_MODE_WDCH : integer;
attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
attribute C_REG_SLICE_MODE_WRCH : integer;
attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
attribute C_SELECT_XPM : integer;
attribute C_SELECT_XPM of U0 : label is 0;
attribute C_SYNCHRONIZER_STAGE : integer;
attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
attribute C_UNDERFLOW_LOW : integer;
attribute C_UNDERFLOW_LOW of U0 : label is 0;
attribute C_USE_COMMON_OVERFLOW : integer;
attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
attribute C_USE_COMMON_UNDERFLOW : integer;
attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
attribute C_USE_DEFAULT_SETTINGS : integer;
attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
attribute C_USE_DOUT_RST : integer;
attribute C_USE_DOUT_RST of U0 : label is 1;
attribute C_USE_ECC : integer;
attribute C_USE_ECC of U0 : label is 0;
attribute C_USE_ECC_AXIS : integer;
attribute C_USE_ECC_AXIS of U0 : label is 0;
attribute C_USE_ECC_RACH : integer;
attribute C_USE_ECC_RACH of U0 : label is 0;
attribute C_USE_ECC_RDCH : integer;
attribute C_USE_ECC_RDCH of U0 : label is 0;
attribute C_USE_ECC_WACH : integer;
attribute C_USE_ECC_WACH of U0 : label is 0;
attribute C_USE_ECC_WDCH : integer;
attribute C_USE_ECC_WDCH of U0 : label is 0;
attribute C_USE_ECC_WRCH : integer;
attribute C_USE_ECC_WRCH of U0 : label is 0;
attribute C_USE_EMBEDDED_REG : integer;
attribute C_USE_EMBEDDED_REG of U0 : label is 0;
attribute C_USE_FIFO16_FLAGS : integer;
attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
attribute C_USE_FWFT_DATA_COUNT : integer;
attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
attribute C_USE_PIPELINE_REG : integer;
attribute C_USE_PIPELINE_REG of U0 : label is 0;
attribute C_VALID_LOW : integer;
attribute C_VALID_LOW of U0 : label is 0;
attribute C_WACH_TYPE : integer;
attribute C_WACH_TYPE of U0 : label is 0;
attribute C_WDCH_TYPE : integer;
attribute C_WDCH_TYPE of U0 : label is 0;
attribute C_WRCH_TYPE : integer;
attribute C_WRCH_TYPE of U0 : label is 0;
attribute C_WR_ACK_LOW : integer;
attribute C_WR_ACK_LOW of U0 : label is 0;
attribute C_WR_DATA_COUNT_WIDTH : integer;
attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
attribute C_WR_DEPTH : integer;
attribute C_WR_DEPTH of U0 : label is 1024;
attribute C_WR_DEPTH_AXIS : integer;
attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
attribute C_WR_DEPTH_RACH : integer;
attribute C_WR_DEPTH_RACH of U0 : label is 16;
attribute C_WR_DEPTH_RDCH : integer;
attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
attribute C_WR_DEPTH_WACH : integer;
attribute C_WR_DEPTH_WACH of U0 : label is 16;
attribute C_WR_DEPTH_WDCH : integer;
attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
attribute C_WR_DEPTH_WRCH : integer;
attribute C_WR_DEPTH_WRCH of U0 : label is 16;
attribute C_WR_FREQ : integer;
attribute C_WR_FREQ of U0 : label is 1;
attribute C_WR_PNTR_WIDTH : integer;
attribute C_WR_PNTR_WIDTH of U0 : label is 10;
attribute C_WR_PNTR_WIDTH_AXIS : integer;
attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
attribute C_WR_PNTR_WIDTH_RACH : integer;
attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
attribute C_WR_PNTR_WIDTH_RDCH : integer;
attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
attribute C_WR_PNTR_WIDTH_WACH : integer;
attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
attribute C_WR_PNTR_WIDTH_WDCH : integer;
attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
attribute C_WR_PNTR_WIDTH_WRCH : integer;
attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
attribute C_WR_RESPONSE_LATENCY : integer;
attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_2
port map (
almost_empty => NLW_U0_almost_empty_UNCONNECTED,
almost_full => NLW_U0_almost_full_UNCONNECTED,
axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
axi_ar_injectdbiterr => '0',
axi_ar_injectsbiterr => '0',
axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
axi_ar_prog_full_thresh(3 downto 0) => B"0000",
axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
axi_aw_injectdbiterr => '0',
axi_aw_injectsbiterr => '0',
axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
axi_aw_prog_full_thresh(3 downto 0) => B"0000",
axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
axi_b_injectdbiterr => '0',
axi_b_injectsbiterr => '0',
axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
axi_b_prog_empty_thresh(3 downto 0) => B"0000",
axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
axi_b_prog_full_thresh(3 downto 0) => B"0000",
axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
axi_r_injectdbiterr => '0',
axi_r_injectsbiterr => '0',
axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
axi_w_injectdbiterr => '0',
axi_w_injectsbiterr => '0',
axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
axis_injectdbiterr => '0',
axis_injectsbiterr => '0',
axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
axis_prog_empty_thresh(9 downto 0) => B"0000000000",
axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
axis_prog_full_thresh(9 downto 0) => B"0000000000",
axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
backup => '0',
backup_marker => '0',
clk => '0',
data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
dbiterr => NLW_U0_dbiterr_UNCONNECTED,
din(63 downto 0) => din(63 downto 0),
dout(63 downto 0) => dout(63 downto 0),
empty => empty,
full => full,
injectdbiterr => '0',
injectsbiterr => '0',
int_clk => '0',
m_aclk => '0',
m_aclk_en => '0',
m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
m_axi_arready => '0',
m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
m_axi_awready => '0',
m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
m_axi_bid(0) => '0',
m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
m_axi_bresp(1 downto 0) => B"00",
m_axi_buser(0) => '0',
m_axi_bvalid => '0',
m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
m_axi_rid(0) => '0',
m_axi_rlast => '0',
m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
m_axi_rresp(1 downto 0) => B"00",
m_axi_ruser(0) => '0',
m_axi_rvalid => '0',
m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
m_axi_wready => '0',
m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
m_axis_tready => '0',
m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
overflow => NLW_U0_overflow_UNCONNECTED,
prog_empty => prog_empty,
prog_empty_thresh(9 downto 0) => B"0000000000",
prog_empty_thresh_assert(9 downto 0) => B"0000000000",
prog_empty_thresh_negate(9 downto 0) => B"0000000000",
prog_full => prog_full,
prog_full_thresh(9 downto 0) => B"0000000000",
prog_full_thresh_assert(9 downto 0) => B"0000000000",
prog_full_thresh_negate(9 downto 0) => B"0000000000",
rd_clk => rd_clk,
rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
rd_en => rd_en,
rd_rst => '0',
rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
rst => rst,
s_aclk => '0',
s_aclk_en => '0',
s_aresetn => '0',
s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
s_axi_arburst(1 downto 0) => B"00",
s_axi_arcache(3 downto 0) => B"0000",
s_axi_arid(0) => '0',
s_axi_arlen(7 downto 0) => B"00000000",
s_axi_arlock(0) => '0',
s_axi_arprot(2 downto 0) => B"000",
s_axi_arqos(3 downto 0) => B"0000",
s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
s_axi_arregion(3 downto 0) => B"0000",
s_axi_arsize(2 downto 0) => B"000",
s_axi_aruser(0) => '0',
s_axi_arvalid => '0',
s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
s_axi_awburst(1 downto 0) => B"00",
s_axi_awcache(3 downto 0) => B"0000",
s_axi_awid(0) => '0',
s_axi_awlen(7 downto 0) => B"00000000",
s_axi_awlock(0) => '0',
s_axi_awprot(2 downto 0) => B"000",
s_axi_awqos(3 downto 0) => B"0000",
s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
s_axi_awregion(3 downto 0) => B"0000",
s_axi_awsize(2 downto 0) => B"000",
s_axi_awuser(0) => '0',
s_axi_awvalid => '0',
s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
s_axi_bready => '0',
s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
s_axi_rready => '0',
s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
s_axi_wid(0) => '0',
s_axi_wlast => '0',
s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
s_axi_wstrb(7 downto 0) => B"00000000",
s_axi_wuser(0) => '0',
s_axi_wvalid => '0',
s_axis_tdata(7 downto 0) => B"00000000",
s_axis_tdest(0) => '0',
s_axis_tid(0) => '0',
s_axis_tkeep(0) => '0',
s_axis_tlast => '0',
s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
s_axis_tstrb(0) => '0',
s_axis_tuser(3 downto 0) => B"0000",
s_axis_tvalid => '0',
sbiterr => NLW_U0_sbiterr_UNCONNECTED,
sleep => '0',
srst => '0',
underflow => NLW_U0_underflow_UNCONNECTED,
valid => NLW_U0_valid_UNCONNECTED,
wr_ack => NLW_U0_wr_ack_UNCONNECTED,
wr_clk => wr_clk,
wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
wr_en => wr_en,
wr_rst => '0',
wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
);
end STRUCTURE;
|
----------------------------
-- 2011/04/26:
-- debug_read_strobe¿ØÖÆÐźÅÔÚ zcpsm_read_strobe = '1' ʱ²úÉú¡£
-------------------------------
library ieee;
use ieee.std_logic_1164.all;
entity zcpsmIO2bus16 is
port(
reset : in std_logic;
debug_port_id : out std_logic_vector(15 downto 0);
debug_write_strobe : out std_logic;
debug_out_port : out std_logic_vector(15 downto 0);
debug_read_strobe : out std_logic;
debug_in_port : in std_logic_vector(15 downto 0);
zcpsm_clk : in std_logic;
zcpsm_ce : in std_logic;
zcpsm_port_id : in std_logic_vector(3 downto 0);
zcpsm_write_strobe : in std_logic;
zcpsm_out_port : in std_logic_vector(7 downto 0);
zcpsm_read_strobe : in std_logic;
zcpsm_in_port : out std_logic_vector(7 downto 0)
);
end entity;
architecture behave of zcpsmIO2bus16 is
constant PORT_zcpsmIO2bus16_ADDR_L : std_logic_vector(3 downto 0) := X"0";
constant PORT_zcpsmIO2bus16_ADDR_H : std_logic_vector(3 downto 0) := X"1";
constant PORT_zcpsmIO2bus16_DATA_L : std_logic_vector(3 downto 0) := X"2";
constant PORT_zcpsmIO2bus16_DATA_H : std_logic_vector(3 downto 0) := X"3";
begin
AddrReg : process(zcpsm_clk, reset)
begin
if reset = '1' then
debug_port_id <= (others => '0');
elsif rising_edge(zcpsm_clk) then
if zcpsm_ce = '1' and zcpsm_write_strobe = '1' then
if zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_ADDR_L then
debug_port_id(7 downto 0) <= zcpsm_out_port;
elsif zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_ADDR_H then
debug_port_id(15 downto 8) <= zcpsm_out_port;
end if;
end if;
end if;
end process;
WriteIO : process(zcpsm_clk, reset)
begin
if reset = '1' then
debug_write_strobe <= '0';
debug_out_port <= (others => '0');
elsif rising_edge(zcpsm_clk) then
if zcpsm_ce = '1' and zcpsm_write_strobe = '1' and zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_DATA_H then
debug_write_strobe <= '1';
else
debug_write_strobe <= '0';
end if;
if zcpsm_ce = '1' and zcpsm_write_strobe = '1' then
if zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_DATA_L then
debug_out_port(7 downto 0) <= zcpsm_out_port;
elsif zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_DATA_H then
debug_out_port(15 downto 8) <= zcpsm_out_port;
end if;
end if;
end if;
end process;
debug_read_strobe <= '1' when zcpsm_ce = '1' and zcpsm_read_strobe = '1' else '0';
zcpsm_in_port <= debug_in_port(7 downto 0) when zcpsm_ce = '1' and zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_DATA_L else
debug_in_port(15 downto 8) when zcpsm_ce = '1' and zcpsm_port_id(3 downto 0) = PORT_zcpsmIO2bus16_DATA_H else
(others => 'Z');
end behave;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
BQpi+MIKz26fpovwof0EG6tj+BeYZO6A3Qpzek2Kq41JJrbmGhkDT7+C7Xm9Sz8XQEdMh+a0CeeY
y+mtx/xjCA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WuHhGRLbP3GyPISdYgPxd/5nkpHMwZqB8Umq9OZmfat1U7E+b2lNjJySHVT5ppy5CKOZpA/W121q
vEBbqCz2UX6RZWtYGCMeMVuFlBe8vIVwHhxFVoQAW1HW5/e+FdPQBPqEq0Bd4J/DL/r9wHPhiryE
Lz/6NHHynv/2d/aCi64=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
AhcvnfH8KDtkHd1SVLxFjQgtD3MXyyjUHFaMVx0JqSrXXJvFgojucfjXM4q3hhMObKf4kXmyQRwI
JO6jLyvPVI3T5nVyzOFs90HDTrgZLWBbim3NpueKtvSLtu07vI8EGV2FrQNjrqHUJ5we7tGAvAdi
Dj0dHWWwhGV3SmzT44uloRsGlImziqAuBnYu4ksEBRq/TRtl33Ll7IaPZHgrysP3J9pgeTB7whtq
ujKu3UZLWc/pnfhNA2P4vkLmiSVHWMI+Pbyfxd0miNVdL9t1tEQEsdUb12Z5D+5sZGh0hGahmn0t
idtGCyji6eusIvNwfRpPfX7pVKKf66g0RFPyww==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
2IxReJgH5Au7BHlIddm0piskV6xeaPSdijQdBNnmOgkSaTyLwwD7qttwa7Kd4vIIK+AK0oWgAj+y
deiPoC7crMG1PJvudXQLhlc1YEPzrx82RuF7C07w6GDil4M5FkCHD2rmUTZ9NJKZrUrIIr09fhKH
XCdAVktH9jvVzwnmCjk=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fn/UdMkf4UU2Ge+/JHsGMRGgucRE7BnrLP7viVB/+RG3nM3tBS9qBNGZai+e680jPHVdOFZSo0XT
DTXuEECaOL6sua7K678vihUjDY6bgK59AeBvoLrY7MLwCi7AUnsrYO/+JlHumzLF6mB8BIqEHf3/
Rd1se2R/7oSSxmCgnkJ+/oRqByZIveamIVTEe2C/RZ+ohIp6ObuchHbTOOuQ31GxvvoJtmcoHScq
WuAa4Vg63nA/PaSwey7rl1rmf6je5/hT+W0RFBTvkNFBqOZ5UD6eCVdv7r33bDrXX0p/NWJBDDul
urgERBCUfdUc+ckVTUhLRwQ/9e7+9kFgGtLjMA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32000)
`protect data_block
zwvji9mZq4F6uSDwFhMKvfVmGa6KlUdp5y7y1qCQybV5DswNUm2EG3CtlGFzJnMdCwrm40skE0+M
cVPH5mlgKaOMpWpojKBPolguRx6BSXN2cDfm8n/IXUE3ngm2PEZmVyyfUePUU/rZOqxCccyZAqwB
l82xC6rM/BGt+b4qQh/LOhU4inbReholXG7pT3YkuYilZaM9yR4lxWaST7GNNukPYrl5QcA80TC4
IdsMabY18uCQgKFZ5UzoUQbSJiRVYxltWk//ZifezSQqmfuXMA5/0gOZ0jZDWXWHaZcXgcNSlvdi
u3qtqTU0Xj5uG4AhPlL6t+NBP8xWazqKARwWeiFa1M7TdoPEMeoeHN4eI2dWnfw4VvP3zHBoTIQh
eFx/12S3oOUnIxTEDqlMqyH1bnIanTRdTSyZ5vxHrneHlbshuSK5BxEi8djhOjilbqL6IBoBBJZn
OkEQ8fKqNDscKZj6Awa2uBN+0fmrz74R1nvYMH/m4HYygqoQpm7LDn0Xx3n+ovtkasumM2C/iuJq
UytKbE/SCzi0DhV7jj2Pupqxbjc8s7J/pKUZF58sW0whXv3GNu8mhVRSF/E+UmGL9i5cwzAnnCrx
JgmXwtojP613A2swNs+Oa1PJR5tL4s69GMK+LZuYLqjzhYiqAKXN1iBKJWfLohDxy5Ob8MxMdMAP
I8ycYlCgj3mYWDZ+DlYdBjVvdbu4yV1vb8nK3vLerHNLyIG1Jw1Pi8rTUWhqVze4YtXoA++UTjP1
plpfh8OTSVyrnaj+5yPxrOVXfVkwW0oSXfxNYOiP9YYtZOiZoeoLWdcjU06DRwKIc2R4RsmlS+8o
TLSGl0TN4ZqZ7FYLYRiBS97O3vJ5CIz5inA2rpov4Jpm+kLPpKFu9dIY/Na2z0K5y0wFkIiNBLBV
1hwzbeT6qcTBaVviF35SK/D9r9LNeTrP9CGA4TNo6nqm7TtOyeGAjiTHlHYXxS9gEQ29zlIIc8vK
iVMCPZmzZ5r9ccrnG2MORByhDYh4HNy0Hiyt5+7AVRoo30CtDRRYRkm0Rv1Gr3n58wqaRp7beUkG
i801YUmU80nHDXJZgu9RVtJ3qT5n48/Syd5K0AciIonP6XEvijUmSeB8Yn11p83M5JsqJ9zFbTPM
u5KIFvooim4mHTc/UoA6um5bViXPpR3wBJDzuby752DjXbRtp8zB0g+k7MdBYNzB9zJuMbchogFx
EhS4794SFrYbmAGqgfUnZk4kJIsXEzZvP191NfK4Wmn979npu4nbqFPhUvMfRQWGBwXr8qgLyWGI
nQJ1fc8lyibC+u/ObGk7X69Y3H7LbWDazYPHAoBYjA1y5Sm0pcDiVfDQzmfsSExCk5y/cFkfLo1N
EUGxXDr2e3EkFajYamTfZsLunNrz6xgqzEjemZ66genwsN3Re/myfREd1kCUGHJluZYBGSYGtS6+
nS9X5N2MyETL1TC/NxBJ/vD+qL0lkIiPtr5i4BlscvIE01cHUhkx+hrsLfkZ3Rhbj1jfPwQ4jt5C
FCfZyw0g4yg5jdcgmXZ6bLMLAqp7niTP7Cw+toy5Ivy7cXglfR06j0OdkqfVNUgiu1dly9aoeAv6
Md4JRxXQj2mL8e6iMkLBBL/pR2gPRoSoGs6vJ2TA/60hbghGDi6X6cthd7IipcX1MTyOlRf2svRY
Pb9CwfQQMr5svga9/VkZG74rsgQg89V2gnBY0yiV+yz/ZzjZfGs2Mz/GXaajUHRZKwOj9eWLsrTG
peR9h7hh7cvaQ3wUteDXdHhjtA2tSXtWdq2tbbqq/nkUi0pEyZ7+vP2+5bAKAU1JWII9dxkVuURJ
CinlTwa+XMnxYIwq++J+pbTEM+OD24v5s9GX2OUqjU8E24K7i9Hil0vyxgkte9pr+GHU2Xsr6kA0
ce8xJQnvAzUC/TQABy4zS6lYlpfqRS2VtshVCUPNxFl+IwxPGEbn0xxEZStsKJKi//bE4Rkcus+Q
Gj1OU9Tn7wOTmzEmre+52hEAWXoM7iEZ9U1yfU8n/lJMffDoWXb1EldpgxYp/oNP7DenUX+KL0FN
QUY2pZhayqyhzs4hnVl+FfK34i6RAXyogK14PoZF9duJS95c4EcJ6vicfx1FymG7pZBdY+/y2ugO
3BQvwiDkVFKIQV5qRxtdbo9gM5Mmlw/36Myt4e5PNls5PWaeTUWVxf0ERtjuSL5wtln+X6NbZrRw
m+RTKMcFpTmdMdPV/WkgPXq3dH1Zfak7qamhOwm33h3K1U+MacrOXHZI9vMeCtcpsozSIpH7udVJ
kAzOfCoqPGdVXeL3qb/30A5OzjD6Yu2bh+tI4RED1VmCEXx+HVKmabzSX8q9RUKdcoguZZO826Ip
fEgWXJsfqbxceOaaSilcx/mk5MnzyI3cDF/xDKVoDjB/6/9us/Yx2ehIZFU7kNDCyPCqpp2DccQv
k8WQvQpHDDqMZXOeU1oR7rbHYBtwmJWiTsYKHqEo8SblG4IvHO9slCIjCuLfH1SczZ5QIxwxkg9A
FaX5eVGdyMg6AAGoYa0iRT2AP10tOtzogOcW2FwEWiERrr4Sd5z4bB60yxAVBfF+tL2YtwuZwrRA
gBPjp85Q9+RVV4YEOqQj5FEJSnxY+GMpYiHiF4EeMC0U9YL355s5paxwky13sSYEzxuAXMxlupVY
9f2/ONmmolgA/GN0gNWBHUrZe0mdcTxkMG2MgC786PWjGpB6Kct5aRJhxbDLxcQzSWgFaEuitWe8
cB9t3NWaGI6NFBHI2RmsTDDDa/+cOHizh8niD6TExrDn6+ooeCtlAgF8omoJfZtTqysjQsIhRGx8
17L/0jcUimoBIx+3eus3ChYXB4Xyjn0FONev/6lv2xTemnk26RUvbP/hZ+3JClC6Z0zPpDuQyGg8
s9EMwsJllyk/Jeiro1MY9tKBsxqELKCG+YdJbdet+L6n5ZPSHkSOwmAYCNm+vzUMwMG8cy4TpvOv
0x1OEyu+7G91Ol23K9+17UCTDL1UkcB9i5uBK2jPpmlyNrzPOoKbHVbyNgWjQ5v5PpddjsuI+03D
DCVrpUGXdYrawiGUhWbkUkh9SZMoaVOl3OC2j1AkVq6r/Wf2+C90I53ok1AnfIPCIOftqOzDd1mk
LmmzmAu1ddmPLjj3P8ZmCtYTZxNTMOI0S2kcSEHtrWsBEfqnFYUCBJDRmkcPE7YUpy71UZ1Eksej
x1Ic8s6Qjb8cYIwW5bmMTUkp19K2AgBTNdyl8eOB0mKmgzVcL4yHtdfG21DHFUBgbbLQsP4YFjTW
pY0kI5PLAQpCUwS4+heWjhAc48+yirJLJxgrsBjXPSQArzQkV+3XOrMcFXELKnNnz6o13x/DwfOz
wyGR2eS7R2uS+F5jKLzTQQcvo9nmWodYSrML/l+XUJgogdGG2szVUifQRzEy5DBBDz5u3leSIHXp
Kk+S5dw2DEnzIwaCN2ZOzoAsKXgSCDfb5C9PttDJNJ9XRcMRCNZZdW429nPe5YFJLaiaunsv8xtm
7JeJZ9hfZzwiC/ePljXt4PiYOHMXAJJSKedznigIGU7wWiKTK2HS/+ZyYusD0PwcVaiX5dfgQ0oH
kep5pV7O6vd5q5zw8JJg1ZYiwoY58CXe7ZPObmd4EyekjjD094vBi70hkFxdLjh+HeqJMNEtrAK2
27ZqC6WXsc17aQbN0RN20xEwT4yRkBn+6XYiodnzGpZnxvTD+CzQ8yKna0rVz0Vuq0r+jHztW9YA
sRam5RGyFvRA3NNq0+BIE/s8NoGqcv6VuuxRC/9DCrR/Q27scUpdxNlsP9VzBAXmxDDFTVgHJIwk
D08EkreufHL1PjRgNr2SDwFt/9BBcXCVHv2J+SMRxU6WC7jB90NwOQBzOFjda60wd/UXnPyeGRrm
s/UUe4Bhrodedry24tbb9WHtAsTbmCTe7LFmMO8j/Vbb9aIgOellZMvWPEpoR4m+DTj15zNg2F2l
sW4REH/6Fcs61T+WePz8nluF+BJMD6YQijRRwd6+WZIphq7BOgipeV9VgCR2Shy1mVBMZ3S3Ksmj
dEAY1gt+qVFFmyDfBnjM6rO0EJ8ZjQ1NsYTHpkn82RZ9UEKNdygcGk1CIcJ1HH9gPvbHBs8WQoxF
voAUKtOI1zcyc76oUhfZP2zRzNdYU2dt4aKuePHfkHX+K99bun0MmU/tUenRsXbzo+czw/pdoku5
5G9G5lkcGUzx1X0/1YArWqyA6DVe0yuLwYgAMMIaIoqXJWTASU0GzEzj0jOlxwchUcuLiQbdB6ZF
OyCYQVEa1cJyFh/rJbTcrEtos6e6It3ywVDEgvgrb1Ne7vdI9mXs776WrUnQNDjEyvl9um5hloY8
ZG7kqPuu5iZRb+34kr6GiryWi5UEri4BX6wPKYHQw8g91zDM2+0RCu3QCDI6TfPAKmQo2cXD5tOz
1Vpdq3xPfcblCvMPudrNLdZ6gwABoS+dlxTykMDDbflZCxwvj9Jh57drK2lnO6Hn4244bh53D73l
KEyoPu7CHaaRKQq76cdOb/F3UrM1juK1Mal/VLUq5GyPOoKLJTGya2X/A5OXkxUiIrvuVSMFDSlB
k4YybIB4aWOGHhe94Gx9pt5Kh2Pvl8S/MBJrAxjCDsS0+iccOv4LW6ULcma1rWB+yD1Ijr2Ph6ip
f+G2xP86v8gtFueFzEThEBxOGQoXRB7pyWay7R26jD0Ndh53hxq3ELaQOKVWP6AZe3ovYYMSAPJg
oDmV/me6SW2nQxVZDEuBrJ2V5dp4JYQZOhlmL07vvhJvXLNcuP3PHbY01iviASf6Wzdv7oEh+R7y
IyNv+kvUjz6ilA6y+JU6ckZERBn+DGVrktck6/O60AoFphOrRnjuR+aflb1tYMMeQYQtzJiQyPNA
aOR4ZurDcxFNIHOhAnclouzweRLAN7g2/lnoCkMl1VNWvX6mQoUNB6i3NNv4wi22MH6ZhA5DwoUg
hQ6+N2KkrA8X0KYnZo7VxGn0H1ZrrN5156mC6/M4CML4Gf1q9uMHSHssMBkmLLgRNoSFx6cnUjGm
3cAcub0gjrOKA7jRfm8lvOB/gFqHl4ZqS7Pu+aRaDLiiDX0+A/66HXTce0JZ/gRNgehX3/wGNAF3
QosTvSmr1WpJ+hH5TZVVECIQ3C0dFIQo6CSyXxpmuUAteWOx799XKh2N09IfCMCAmoXI2Khzm8kV
70ZvoempANoqz0Hwd9tOe6BxqycJ3MLc9eFJOxQp3a3KKYYsM2T+/kR6YDh4LFPteJGJRDkB5KBj
t382+dMX1bVKnEt9Lw0xtFNw/jbjD/ursufuRVTI3MZmkN3kgXyAcfVudoHDOdKyL9l/fh7vbY1U
YUZaIbyJZwWjZiuU3+5ApWxQQaruJ4G4jnvKiHdb/NGsaqIjbx+EEknQH5nHbuN+oFscCkQgNdHT
Y6ege0zhRKgFSPxjHJnxSE3XSWkXIaJoVDV5nlPKAiado/FCXisK9oPsRFPUn/lRffdOWMaCTqQM
3dhWqX9VjYGnpappqwGKCTr84Vr7m06O9uOUdISEScg1toEXIKzLNMDt7u4pOr6N12PLTLhW/95i
DHjHGWjCkrZZyBGel2InaxqpvDzWFAlEjGbS7+mMOdpLBqMgJRfNBRT2z+G8WdDdlnEct2b+SDSX
0Qn9kO7QuFOAaFqcX6pFZtI5eFk9ds5FeZsN2TfrjTwkVyh1+LcPJBb8hFyh7McHPkASc0GIvZYI
t6ySjZRALnxhiRq2CXu35taOmXTYe66H/rIP9TAk0RTsOGT61p9pFVyxn34hq+MqeRydSSC8NN7Z
kpIjz5VPaQZiL/Tl2/UUyUSMQa5aeHU23lxI3I0cJWp2agBwAE2MEPtu9lgYgscPMS+kwCPBz5z6
W1/0IQbGGlaKz4gQ+NuWQQepXccuFOGMN2Q4TRqsjWFF3s12+tMvpA8UpTOQxLJLMNcQz9ql+HTJ
A5zFU3oolii2igIl3dfn0XLdDYkdRBmUhruzZVlDnD6Zc56OH/y7dW3L+WJJNC8+lpfFZaN9QJG+
YlACFW2DSNeOe4pKRVY7lNJKYfgMwPIunaBsPwexaKotB/mjh83kDQHKGLlrrGmpVzleivaDXnRU
bTk446c3mu1AslH3A4SNY4gopRgfup5K1WnlVnxfmAR3nNLx9BQ5t/F59HuA+TF10w5l85PRjPt2
2IIWr2hp2Swrym8lp3ml6t8o18dNkJOQN+sX+A10kCBtrzV7g/OgU4gTxy0bhs0rd8Zl+1JXxJ9a
VLG3oS+45quc1LQPrjOfOm4AZ+5ktXILfqx+fNC/V14QKTxFemdDDQnyGIjTOS+dZ/Wh6Zx1OcBZ
y3QJuawbafhoUKQ0bxljpbp9RffZ3hYd9qEarhA+QlVaMR/icGqIWgR1/nN8SoZcxgKCBBZMS7sG
9Hohs2hupcAbkHEMAKLJYa0XZIctdgt/n/HFMLFxkq5byYLjHjha1L7Z9m435e7+1h39rJofgah7
CTvUFlLwFvpU4adFE60tvXx9gRhkZ+8cJN1pPXjbs0aSiZSGx8za7IzYIWuKjb/Mowb8fPxAG6Pa
rUevPPQLMPLJV8U+35xf5/NWdHVA3Pe9lHEaIXqf0myJoDZryjVaHGZOzmEecjR/Pn3oPJNj1VpG
gWDkP6MKAKEM0oOaZjVynUnpZQeEZklDEaXdiwtL3EWsxBKS4v5TMX4v6OvRWF0n7Ohmq2C44oVj
yllM9tr3hx3YQx+qSUk7KGcQzpeDqn7WHt/F1GXQXP8uBU2XZDBNce6pgKQA2/9vH1mCWnWSEOpp
nTOTshiy8UDxaI0D2THJGiFFroK4eFNkruFIH1IQ6Pw8ojOWCGFRw61ApWVRAmf5KLUb8k991FWy
TahCDlR3YWa6nqKFpPH1JAxid+nA4FobA0yPll09kCtmbsfxbwXMVvrHyRJqbqNnndin3KW6Zs9v
2Iz0QkCjNIJ5Ju0MbYdoRdPuVpapLHht/IZWP8BRsRyKhyaDbrLIXClx9IIRHfY83CySiiJ/Z2cI
xD4ZTfPonVSgiyKYoV2y1EkT11OWKuMVLp31ehZH6tZfQHfldIXQzt+jx46JYX/UdMDkhinpz0+O
Gd5srWQjfZvTZuFANe8iOOBp0H15MIQi2YkDGmeKQeVTKDk4W8WH79DrtVxn0XZFS66im3kdkP5h
+SpL5NdB1auBw7FqKvbB/YRp4qP0GvKHa/XrIZ8/GHwh5+UTENsCIrHowC4Icexs7j+NP+Z0pa9u
p1+IYbgg+RApE4wZTf2IZ50znHdmkBwdHTiiZXZ/lMEiAeL04avDF1JuRdfaEdxRwz2XTULhhOh9
BvkKhB7KzXU2q6C6VCB5uIZEi4xcAGXE1SjGBzcdC8yndSEaPDSwGoeIcwu0WsCrOXKEJOUS971W
K55w+bU2dCJ2IS5bSzwRqVguqP2hvOHMgdVOiGuwkoGfISXg7MZjkUpp8RcLc2rSiFSSCFMb1cd+
MxHlOveZxMM2uM+FNHJ3E6manQeV0RfzVKCkvDRm8gawK9ffbPorqdfqe25yG9Z93rPztkQPOHwl
eL8dPV092Bn+ReC2mqidczba/0LbyqkUORa/RgyJPRhOJfvBBPnRrHYGZd8MU0fhJyvRPT5km6c3
VjDNBerUh3OucQoScjuOMiDgsbcfF8CNADPt/dG3tUli6APwXpGE/EojjgIVptsp8jfSxGFfik2k
JHhyOkq4iB+sMe55aA63oXmF+0HSbrhtIlA8B2uYgf3jV8+Q2Moe+2DL+VWULCBOk9G5cxvwsevR
5dffZB6vOBPFLOFWf1BeEzSU0McBy/DzRvQzjZJC6xpft8uNCTjL3/5sc1w27qm9MLkdrW5dbSiR
7iF5emNVHBq3meqaHk9ggyk/BBo4BAmouyy3cK81Ppkr9TgPIeE5tfvI1VbDJcyIwvB+krDDd1up
xMhG8ezej2tMj06WYAjJjKTRjKa9NWjEHDnA8DAdnGuh3ikRbQNBtp7SdMPuK6q6BYD7OiBAupJS
+eWhZcYw6lsD+jdEiLaJhWAdFbzMf63Ve8mIfrhAi4G9hSUFBcy2VoqNnG+ofJp/Gl1Hebla/x4Y
jOOhkfodAfXWVXswuXQzEvGJG3dgPsYRoQ7adNrjNwkCdoKAeS/Pnkl7wLfaKBPYWbIH20tddX6v
hGtY/HoYZu7o6HqVXa9eiHC+lcUUvvjrG572A9sacQwr9pUk4le9KQq6UtxixeV4qHf3BSyakBPc
WBZF/zU9dbeDFA1Q0yPV3BrbYa7yp6OK7MdhZ5bqSGN7OHMV/h90aKQ++YMxIIBcFQd63wKGxkoO
pZ0DoznC2BBuLPjb1hMmZBjjQroTyw1/cPjoZanRTZUv8A3NKrE94S7g3fgY055OIQ8x4WJ5aBKC
0X45TmuoFLRJ4XeDC4SxjxGwqzpO87RZUkvCBYTkhwdvghL320wMIIfN0ZlssX6YXT90ymnzBFIM
xc7jIFLNSHeyT2DgQT6frBW8ElIcybLwcacqFzvnfY+WcTBT5tehjsFSpH3oaDPN1Tc/1hes6W6z
1ZS6OY9irZu7/lmJJpv3jGVku7bgZv6EHGT1R5A1pKtXxV7CpVA4A9EKuZCo0N2n86PscYf4w53L
/lgfkugaJSdxzjVZsZIfK5irTGYz9ipERvcNwICOkfnPHCA5/jk5cxtMwj74NcgvRxqblq9bWyPD
6Ka1UgRafT5W7+v7fyc2ZJJis3RQ/jxvfY0Ou5ZBxQ3JH6z8qytoAADUhgzgl58Cq2dXj9UM2tFV
AKgnKX/JzShkXw0eZ4z8YQkrfoNIcbynrpP31TES7b2nPkhpek1vx+WRiu8MIo28WnbrrnXN+ql8
jylyOWJx/T6ceRharX+vKHPs9vsGdVzgw3zDLmOHNocdCtXsErBGmZ1DOmYo1t6OCv5ifL/IgbqH
YH2ISbkZog0zeaj0apJUkJ3Dgy+HO8Cym/Es67ANFyKnErShnDrqrUi7DvYfdxZT+FbBSFh7FV2v
gMe3AKfiudw+uCDJHYOgzpoV+4M1YDvL8EsPtqtPHmHRzhM2KrmcjU02yJOnGrWBjYkSTjd/4ujE
/e5cIcLfGA5qSOS6bFnJo9AyzoigGPeRY6m8mk0AVI/sL/+1isGiLzTPpW5cSdBfd2TaijAQe7QE
5EP/vDOn/12nZTudMoSAh+jkJo5Wuyz0NCX3ffirEMaXWYb1YDiZGXYqBBYCJawrWI865Zyrb8kM
FIhxSQ4daHj2wdXGv7DE46NOjbV9b/9PCR0C9c1sfOaZaxWUEw1c1SqzP2mwlezaGQhOAsiyWDcM
8G69xVSyvdpj5E/Zn64n5WuRYNfG7L07HLNZ1swriVi/ZfS61WsICXLjAkPRdJ+UO8fyUpgH0iDW
mQveSJMewDZ0Baa40YQPAhRb2u2HQQ42/JALcOPXRZlitKILfdlp0qYoOtlCEPibUemSgjwWcLhq
4bNRsQIE0xeYTdZgXir7dZvvoPdH807KbM3cMqpVTUZ2OaImekZ1xJZ7WnmWsJeMFXX3kB+wbe/H
Ah9kxqDtc1rgpCA3zUdyogupKa/3O4LD+NrLIB9JaGs/JB2VmhUqx4dWKFytEtnDDT2aJINZ0+m/
rcwB0Vup4hwHyf/dATEqjlPMhQDVeINS5yPpiOubkjhL65NFxz6aVk5M9SUHbdN6pfreGMVff/LP
gRkqWyayFtxMfOEriIvOIoliRvSdWHqvIXSl5ueFACBEi7DxOJ+1KlAGsR1+m0SrTrB3WmXkBeMO
RjTJf3LXM6MHbGerUIvIn5Z4f8U4SnMDr2pmTOKfgtMe8LPqRoQQ1bbt2lr0WBY1AfqKXgMaol/b
6jPMAarNki/0bXaeo6J06E033u93q2BGkCkgkuK7+LvUZdWa6lR9EXiW9+xupkBZyJ3h1P75QqHa
LbeGSE4cfJgutro5bE4TMQiaYo3GQTV+xLciwPIuoIv/DprzDdUbIpS8pLz3ZqlUh5Kns8e1MOzA
YtzdCzpZWVqSAG8/TaePQPC2VEIFn/B9Ham0/QhX1C3lAsl1o9IF92toHuugO7bmNDsYUsTnTjh0
c7WaEfHWNGXcATc8cSyaXtr7g47ffR+PnXoSUU8ZEPNxGaFHKL/AU6eh4XkjfRNmpIyHSmA3FUE1
F5d28MyPncn8XWEcdGAsN/Ln2BKjdbH3dhe+A+eFsZVYoQBra7U5v/ju4LrYyA0KOCwK2wCZWxtc
CZIh8gJtvXzsyrKOhOwQIZpoQukUZzDeBz73CfpI2CcVHFOh6lHeR1iI2YJ7CRW5Wy7tBpuaS4ke
FGIDvhVkLo4tYTjVsD6iaJ04LWMl9FhoG8VkuQcMudNjaJfvR950pGRmMeO+lytVM4y6Waw0nYiR
F9G8udDBGkpO6NcvaalRnkFl//sfbyPfufnPs9GEa8tSII6DrYKDA75gKuWLoub7/FXA6fcLpsbq
eSnRxonn7Z7Y9GVBsanx7eyGqqaQLwL42Xe31zqZimuCGWXcSRolEWvKso8QAM/rpXJFXJuHVJGF
5c/MqULNZRnMTZ1XjSw+eX9rVobTkwf9Zqgj+q9UeRTy23C1eWyMJSI7DVFaxAMK8FQi83d4dlTG
tfYLhq54d46JDmZXWuvJUh4jF2a0Fv4lXyxrXeECoQyC7OTH88dCD9rGj+BmHpMRAs16FXk0qJfu
clhbcYVg7HqC5S422txkSIzs6orqGdjMnFJsWaHO/Vkg9qB3uL5eWnMJCZtGGVo7a/k5pHNjeuDM
6+F02NS55CPRY1nLh43EoX8IuW+yW70KsDB1jTHGvfRCXrkBCw3Ohq8si4eknLjN2OyMjsB3bJwB
sSHO9tMFY1l/KjIupoHh5J0gVlHh2mx5yQrESV2P/yqF77DvN2AHh+oec1nGimF1bYPdVeBRYvvB
gQyIr8VZsTluCjmE478dFyGVfK67RjUekus+WFkbkVnixkA/LkKziQtmw2/v4h0ntkxq9J+4WPep
UucrhM1yOkZueHUcL90wbrodBdamJMjrjM7v9C7xNloP1Wt72qifNwP0HYyqqBIy4uXh3Suyb/nT
NXWw9L1SkVWipxHezCV9s6RogT1HOEwmrbG5zXWXW95kdq/t0NKu7oQPQ8A6252rzkHcXMEEcXQb
4LK7Tj7aFlG2yJCrIlONl3qQ0axKWjRgFFQARTuJc7FQKSqDp1RFzsRplsmFJeLmw+QesD9HIS8U
YC0oZfu2++7gJwkQKJrfDcSau9GvvH7g1qfMbBTxA0yEDFRX1UBj46X1UEOKBvnxxUjLfJb0bltN
LA/3FL7PSbRloL/NQsReXgnOMxibMVH5MaU85lWm3ram0Me35+A/Nfxm7uQQS20qER78SH2U3Ee3
+3g2/rHoUh8+29MtLL5xKAFutaYqt5+VExhXuOgNDQAQ9ruCpHR52PZhXESHGdgAz6Rp1+QGqR8S
BePItLd031GMNR8kSxP4PuwzM+0MkZXHPhbT9+FXYWCS/2nqL3OBq0Su/0bGO11XoBAL5DsMgTgQ
pn+HLd3zeFuvBoF9gxymAVYxyrqt6EmlLFUnFuUB1kTB7Ah+P8skPxSU/EcboK8iotE0luKpBrUU
FdCBKOjeOqRr74f/OZjnUTjrhAbrGFUEcmtQLL05enYIYdFCpo59+jEAOwayRi+d4TJmyjcMMGWX
/iydtEFB6xyzg5wHoYyUohJoyWtiL/yEn/PgMCubYtnaqIJuoX1Yuxq2yOkCXl+IxNchNM5wq9uc
WcI6Ggcgj7tCP4hp7Kc5XHdBHcQZAHPtRKsn6eASvT6mNKUTahjOJ0mC73Cvw1oVg6nK/55cwDya
dWjwm3p9T4EixWBB+CuMEaemq075ZBKTq5QxoE3c522MUk+whQ33N0bJl28QkwuHs50iAjuXMYlf
rUBqdIOQU1GcYWtsaDJqeISamuTZffFcGhg0ydMIGlldXSAnSpJeZUDwR7UV3CZeMxIMtZ54zN3/
OH81qWlmlm4w5yhGnKOC0Tgne86mkWOgZDmiyM/7xaN3GwKpekUK1R567Ta6eXo60FGObqaQFeZg
uS+4J31d4eVKl5xm4Tx0S1vUqkJyTNtf46vBoO1wanIEnLucSYzwQ+N7L2MGyZiBFSTFxkK+hu0a
Hyi/WbsC8EoZClAh5kYwlagKXG2WSA8LxTJDvXZDOhG48BWWkxABK7LolzK8Q14DrBxaltpX8DiT
UTD85Onw5hC1UujdNE4UUqecaDnxoWmJd5y38jos/4a1CrBsJpK2ZEfjtf7RHgnV1+5pFR2mRM+K
2rEemIF26SLkJSI1PqIwxHp7F9iUmrK2HyTNCTenPsHc/kpbYv4sIyB7Hc3HvTf04Bk3wSZcJt8B
QqBKK9gYBa41j6mdIuPrIDorBLuqdh3BldfEqtt7M31KV143PMDMUV5KjHkeSFSifQ6j9OWgOGbA
omC1XDeE5d1es5873P+5I6D7oVTmXQH4we556vKDRYW+jvECGpFx9oF3adNrnswfyipIZ5eNn8h2
0Qhfu7KPELjVeTjWqPLFiG0evRr3dUv4hz2WUKBNAPCnCTM/XKcP8KFu1ndU3j7NgADICxz7hi4J
SyslTJd0SG9kyuBD5R+4yrxxWgnSGDRXWlPjtw7LshV1bjMRkRDspE3P7zKMIFKHt7aiB+oCvqW0
p7xPbHAYwnGfax69QgdBL3dVoVVWKikYPqW2nKGcVCYYdPlDW9ZeHgLHcTmRzAQGVg3GbTPEEsjC
GCjELOMdmmy/OeI5bQFdvNYmgXrFI4jwYNwVoDyutfM4YonCxPtzR0RyWBrjvApxEPH7Nz8jigwB
v9ytnfGjHuD6b4pBzg8mPxlURUXqNXtJU3/aW2jRZPjo5OCSegD8B7738EuYjF0mOAeJxCifNTAX
vgXMWsT17EgkM9oO+02qxeZBlVbCbb9JCh5/GSGSGGs3pu1kyqzuPN5U9Is/Rtnzm/zdJ7VXHOqJ
fjtmltN3fjye/cG2oG21gaHkndXs/8mMn87ze0znRyMv3sAoWi46reAqMphtbdpqFaFQofMcOdiY
NWyQNXmRimychKOLoq6Y5nix/pRPREX6/oBzbtMNLoI0K5m6eoi9SiQTm+8e7/aRozAxfYos3eQD
wBReK+aGhnfyXMshBlI6EatbUjSBAd2TTni0Zc1fXbag8lpxiP0Q5/3JJMCK9eDQ3/tf8gyst4jd
CFCN9ycDZw3VifcYl+ZZ/ttY0V3GcU9HuHrZ4Ixgp72iEzKeWjkhxPKlPjTUoTu++A1uR9mNIJMF
9A74lctORHC9yDxDK79fwGJQDLc8tCJ69iLuKH/wdIuNDrblTOjUdRs/jYNlmcNMiBeEvx+YZ3HT
AcUVFi96m/NSYxSg3e4El4wIlTsreGYPcvJvisFRotj1rYFG7zdk1tM2X8LAyqEmP467EYLet/Q4
gMp89NxZEw06Gn91rh9/ZpO5dOICe1KipW2sSXgpxsXMUCjPLdmXVmuA0szJKcKftR05/qWA6dAu
HdvcH4HV6la/YeDwzuv7p1By9Y059Y9R8PQqNYhO2Uh+Wh5R+6DX+dxTAgrUkXDJxO8TOLWoOqMQ
qHoZ55UZQgEqVY04icDFiQTWmzI0fQSjfyne08PudOkDUHjIbM7qbGFVQjirw19O5eZC0RtWZC3j
cdJ/LK5PDtO+psjd8rmarH2YvMxCEuZzk1MI0iP9s9zIG3PKImlA9K1TaKqbiwOYXChmyjfSBQyQ
CRDb52mYJ7umjUWtrCDMvKf/RW4Rh/0F98LYA1j12q4dMqQyOBrN0A1+WPZPmdps7pB5MMXLUbz6
gC3H471PKTclXbQz9nzLFz25KPvR7bg7JOFk7WcwZaTK1e9L3kV3d6qQ58khh6xPnyjy09dfBd7r
rpmczXqbBYytz/xRtQUuNmCtR9NUlTT4j3iIVkPI8MIk+68gtVeCmd/FI8mHv1ALphAbU1Unn8Sd
l5tuZ8zYlc5A9nAYV67TleXBZcz0zolP38lUYpFp/U+7e7aQ97QhO0GwXgAC8T8ClZi7fwrzwb8b
UUMyWcpPhahHKHD8xWydFj5vGj1lfab/e9VscyUHUzjCufKqYYNXn08WiJiRJA5WZyxqVEujhDI4
fzUuTcu4nUQLkV4F2oJGkq3omu9TlWfMtp/Gx+dL7RWN2Ddq6Nk7taJm2gJj3rPZH1rVi6ohdQL4
+kKP5nDtFAavNVOpLyf1wdFU623bXX8WIp/UmHUGrGEzSZqXfkiJttaqwGJLpokeAwRkOzXFDVXa
xnjWLBloT09gn5Doumf1VypbwxIwBThOUR0PevQbJ1lxevN0ILKOz05WBVM8w3B7mS6pPpSVstOp
noeKJ7Zt+vK5Br4/rX0faWC/r/xfrRVwIkMZJ6EQJoJcUvPXCkk/1gZMgxOd5cTwujw/4xB++kMa
NMD7+4CiLLnmmjCUNxBjyp8XEsdURztxxZdATqBNLMENSGhzHg+ExspbcOJoEgWsvByll6RESG4g
DIptFWN/jnbo1Npc1IDcFUy3wpOpR+n+xFgemhU+M9iQkJ4W91sUKU/EHf6pqDh82IfnZnUxl2eD
7t6WrU5lJgz2S/jLpYYalk/NzkhlF9cQb2SX5IlUGjbHto50ymj+9+NMuS0dgqly1Ay80TxO7/ve
32HE3aHOOD9guT5PYlxgYYzc9I1rXHwz6xU9TLxvn7NOGTeJSxGLqmiJfrv2KonFcO1onNysbHwC
eCkX0eyzwzAVL/qOdo/t4SehYOfjEq8CGSEaWnP6f1nzs19TB8BLmovHZFid/chA3qh4wImJ+75v
8fboxiAg+7+ThjJIBsDJf7NPEMoKSNOSDX0OSbWd7YJwzvEKtFf3LnS6TUUxuk0LuAGEzCSfS3Du
vCl2MY1fce76+DNJ1xwxGK9QHLMwk4q233oanUnUsBw2IgjWvhG3ecXdMCr7u54FPQxRn0pivXka
zwz8uQz7i5iKjYBng+2mzxHckhGCO/KlHOPYSFDQXR7cE1RCgk54gjf/q9GKGdrlcSpUvO5090Aa
4jPpfaEhpeVmZ8BDV8rmvxAyE3rQw1yYzZcpfnd1p8EfPWnsIow/IsVHNLv5DnG1ZUoql7ZjUHqs
Kl7Ys4ZuKBQ1Y8oESYIGe/w1dbUeVrieNhWV2mcTdYtxZELizPaPy/t/qZcMFeHcQm2Ec2XBcYOQ
nWyubmixQra9KWBBYain+55hwrmQ1TIt1LDXpHdCJnBrvaJjPtUFlzARwQAcucl+2oG37vpFihW5
EzjllY/M3Mu2JJb37vw+c+VwwWt1TQtnPJWJfUIxEFtZrROjpWV32hoExs/IpV2hhz9xJn478rVV
V8y2zl2AoXeN7IdhMvYUm9Dt6BugupIw7vy+5s+MKcOC7wqS1C9SME5deBx/A3Nvzx4sUOhxtuyu
m+d/oCeMyzAe5tc92hZMo+b/pogwc+D3GVg491MoMmlf5E7JHVjn/lgAiSt//jQTzsPmWHTlln3o
yn2e0nzmuPgDmtibo5CpwwbDCdUZIb+VFAXTIC2lmle11OzoXAjZ2JvCGmSMZ/rd4ETGV78ph6QB
pzuktYsev3uI/Y4/0JkqBAYg8oYCR9bXgU2WcG7kYoYGRZ332MauhQZrMG3lEHtj8SO1MyXShOZY
m6HS5IZCp5c0vxBMejcFEkAPna/6BEfA1Q4EkgJIPMSEfoD47lcgXbVGVLgOkxIqP+gjtRLpAczN
Q+W3m2HaxcY9dh05hKmFAa0ZMV78fjrnSWVvHrzoYDOTfUsJCZC4dtAfYRhl9y1lFJcsQ6oT0BE5
ip24mY7qNIQ+sxOsPKbHvuuA5Q+iyEytTx59TcztN42eyHj9F0Kj8b+VmtOvdygd/s+MyWQJpj51
sujxHmGdEXxrmEKoXGpqYYmSFQTcrTP4WOIJPHSFmhVWwbuCflPmHBHGq00gij5Un0WOjnCiDR8/
7xRn2bjuSjYIcYYszYiCYns2+LFY0ue9YF7ruldJKW4rV3vK+XM8k6PgJuHd12XeULblFbKEUUNT
c0mhZ2o43myfsbkBZr1WTGyT2vNJxUsi1WA2zNOCZnujXUyXc+fA4N7dgdtd3FJ1xrnekCFSN+Jr
cLwsuNi8QURSNP9Bj89GwU3nRX1gSVZ7ScubtUko4TGOtMO8n5vR2UseXsa9vNyFj3382rulS5dz
IuaoJCh5ApwkXeF6q6/TRjbSg0HKFXnptY1P4eHpE8iK2DjymFxQ2cXGx3GnDnDwMpeAM0K8d35O
JyKYL5kzw2p0TKAyu+drxr7nP/7ZMX6SbyEI0O6qNhSFV9STVYc2qBDuSd8eaoJOQBHICMcayRAl
HxEO8Lttk+SIsR8tiFOtPzBfrMggU48U6Zn4ImC3hLlqsYDyTxw8kJVaMbGrEss4n20yxdgTpY0n
M5urMr0K2tGLN/HNDP5nbEDove+c16Vxd8V3wOYcl2TRMAMtpX+u9M7YWDliu1/pc+5ubiGlaff1
h1DjyGsIG1znRyoKHU85SeTY4K9eF6vsYUBiV/Nodl9FTEjIv1KASRIOIW7M5qq+W83zaC2+zxHX
UMA/TFkKe+rgtOHQs/7vWmG7TwSS4/bpvSGDpLfy91UPzohv+64YeHuUQrvVvcvKsIqLsa0Cnlt5
QgOzqNXce5A3J784mVowd7xt6v9IhoZ2NFHca4p5gMVZXF1fOX0/Bec/MpLeyV6aOH0gl89hYxJS
B4pyTiW1Rq1uS5gQqp22WDUytoK+WE96FfSJyAicLCe9rfA5LhnIpAKTplJHpOXXI1dvhKDCXREp
4iiNkpAPB8Alt6FQTyh1ljgkuvp0X3H50B8lvA8J3cFubKJzaXODq5ewwOO8hxrY0YAfpPd5CIKO
uPjjwM225NWT7V8gtuv9ImcCYkN/mxWXukV7xqe06cf3zZ2ZxY6tCWUGYpSr1XtDY6nZssE1u+W9
x1GA+BDw/i1yLHHJFqWKNZ/esesMd2I65ZuMkwNuODhTmEc+o7qFC9Mw1OIwY2S0Wya1u7jUn2sj
biVGhQa/Xz5lbv03N5J1NYCb5rv84H8mDfVnsQOlSeCm+fisT1KeF8ImGgepFE9paXg7lWCPmm8G
TN+VS3YSBAqlFrGk0IOy1RDyy15bcxcyy8SdzzVNYkg8J8R5N0bEh7UU2pcCtAaUeSxwPic6G6e9
JchYx0J6IBB+ZgRl5YzwPVq1rY69L3xpXjRLEJPfC4l+0wauYegS43Ty79OHDo4dwYxDVUif1FdZ
bTPcHS5m6+C675rsqn0F9BwM6neZbwIWzcv9+HxlSbEf2wNREyqg9HpjR5qiJmi3MsWMaZpmvu43
y4j3W8Lxw7x5/feOaeKRaVGwgzrIqkc2LOM5C9wDcBw+RMoSECNqSCAceRAFVs9QS43TQtuB/aQx
khwwiW2g0dWjmtE+n8kKOaoSorGJGnGUtq8PL1fyEZvkCwRPktTk39gMoJMVO/lyk7lq8PDfk99E
kEuMBX6qN7ZAnnp6iKnwQFg8fZMPOPyY0qHHRsFYgENDdkt7AoNXAt6y0mxtuv6uthoSjSUxtvTZ
JyvtqVTKlB2S7RBBSX6kxZBFxJENpigMjO5zL81DC+gJeFdXZCofFPATD3Dj2+ZbaOFR64soOHyo
WvXIOCFBBDQL2+uui4AwATFtGcBfhIs6ZRC7JsRfs95n6M5XPwn6s8WeEs8cl0YZCptbsuQu7Pi0
SVj8S18z3VgmbQfqYI4I18UufigfuYhFzUUwumahzxBVM6wi+BvH0f0BabhuRyndnHF52gAt5e/F
Ev+Bau5NlscFckBrG9KbzzLkGZ88nPg/6/gJ/qYx3ei57hn3VR4gYByiqWBg2EYQOwN1ZESqcW7V
RjMLhwzFSUrvn/eE0CXKNGXCX4PAo+4qyGIl5pnXhkGmZt143FoFKXOz8EdJIq+/K7rEkr8jZF0C
iZzPkXbnk8cWkH/Xtn/YEq5mUTWtAUy2VZ/4qmwU1AhGJpqGdLBn5nbOM+g/J810o6Fjrpk4wYzY
SKlXCkPIhsYZ8OaiZdokHwjqqzEiTT1X0SyL+oJYzMZ0nlekXuVb4esqc4BG3PkU3NLkK+9JVyhu
PoyehxCZb094kuCorAr8rmrKNGb1EVe3RZaousNcOj+JdlDPixJdxpWlTioW9f+rI9bmuIyQwGIY
BdbwPYBzuv2IVSRQM3U74KyCz+0ZPnUltwvnbyxyf+DaZSuSlAkq5LDo71WL50OisfjpIJMLrcMs
pKa2eqf0Ngg8IjShyF2rwiE4n+GZdQbqkTWEfrqV5RedssK5FyGGbdjNrJqwRtVo3oAg7lOWCG4h
wGNqVRSwdtKNsuZqCriO/wuWLYSZQJP4Op2WWzbaWnAGo3wN5ntpmWNLFK19Xzlfahh0hJT+2d/O
zqQXPZH5Rlmr7Sux1kumzBSnTEIDl5bpR5eethAZtwlLwObvtXMKdx4+rSnXB1eA+Qc2p3IBlx8L
l1K9S4G72RnaI9K4f/K7BfQxnOIlmhKkNw2SNwS00KRN4fWYWofq6CxFkDSWxHqskh9xRSrxrxTS
oBHnpAEO4nz2YWDK47+6DTY4RRJm2FGkCBO7QFK76AHz6y5EXQ7R4i8cjOXLJV/4SV4133E57nwj
LfRzp1CWVyn7iopUtLMLfdfmpdEZvQfWZ690N16URxrQ6EaoVuZwOhwmgTGimmz81hxXO3lQvByC
1+6U9bSauNY3/tQ+yQjxb8m4xHKSppMZlV9eveSjJ5WebP4cZjMTHSKvYQhO/FJpD+sLN5EppVfE
w62m265DRzTOm2t70R+QzztOpMdDq82/flg59DcGXxftxIUYPFfYw7aQ/di4CxsW67+qAx7OVmS8
STW9b17NIWlH/jnJxR6D6twg+kYmJ8RB81wlyKlcv/qLkCbavOsy5FWED+X6BL1a943CbhD8B9Fo
w5juTt3xGbT9T89mKwYYhqGkrR/KtD7Juu0eIsS8pH/ve+DniMUMSiNuCrerATQoCHVScqxpt6Z8
zrrfCTcZTsuKwvg3+rpcBdA5QRvL0RBvcVEnZfcK7f6X7gFUQq26Pq8jNE9qUKAM3qvxeeNgBsNm
p00pzsx0xO/aADvF8i/VDnHv9BfMrfVDIhMd/ZB8EjZLNfpRX6hGzDpmTVSeQNI6QlnN+sxYG5hC
SAPMU7in5pbCAsL2wReqltzg417G78C74rlMFwDToIW6HnCa/vVbu3+aHPP7qTcCP8jRK+Hzq2qs
y2PuM3FT2neD1Wr25ACC6XPQ/jXFU0Qy/TyuYv2BDSKsRUag6brcxSc/j5aRSjom2wCaFfetuna9
w//AxhRv8SpGHqQOb6ho5ZXAECNJB22nHF5IxIeI+zWEoJXS08TNZ/5r9sIz98/ajIs62NyqsiGE
XcYQsPStGhdXX9LHuTEpjwysIDr6lkOBiNvovPV8c6yiLA9bi3D8DGu6EtFEFrbuhUst0gyDmxIX
Hci5rN1n6vMJ1OeksP+9HFNDGqweKDfVIv/tyJknTOCoV+h9RupuljZeCAtmefnIfeuNyAfnsJXk
sJ1gx9s5EerZ9+FaCCUk4FyMn39I+2zvHMJ/LuSQKhEmOdCNgfWMXHbMMbI9PXGw+aLmgUFn9iTT
VvMFhSn7+ecNfPW3XYwrOXgdgJkxV4ZQ6wfTEsLvmS4zZobjast0vVG/plbJjPJmGXcLw0FoV8jO
DuThCE6WAf5OdY7fZeiXuiNtE69m/jp8Rs7jeK+woRKk/dNERorSnvY+wFS2B1NCg6R4yPt1ucSo
Y9KTfWxrQmGWQYcy9sy/xwkh7/3Z90vYi2MFXE5PemSGU009U6hN9UJPF5rxJQCenU27UroOjhjN
XYsgp6LOZW4XFxgDnt4T5ZXdn/7xCuwIeBp4GFIbwyQszk6eA6OUX+WDbd+HRCbrs7VcxNQ12e38
0aLj6U1JsG6pRywQJjSGXwEJIeEXgAuJcpc9lxjVoKlJaPbeXVkkOViGHR97DYYnqphbIxVCGL7b
vLgdLsmUGFadW6nqFFCuFjv4daYc4PDqqwLoZ+5gXP4W+2nv57Watq4kGjjjNuBvlr2JtBk0bCv8
dH2AzJLpW+x11gOklIQwgssQ4UJo9RRKG5jjIzANy5HLlDaW2g3kNWs5D61v1auyydolmMzYsaWg
h8xhIPKBig1tlKoUVHcWlNzuJvq62DiftKmkjDM56wt4+aw2tgORF9XJ8RfXehtyo2cn+T161Z0/
gvU9w/GY6i3SV77srlg2EDfWHnasxj9EMxum/O8WJGvgYatnwlsTUoi2i4Mi995dXEZfDZnAp2GS
SOoCdjf68oaL+9hsoNPBuQTtKwzUbCdfJsIE2TkPXLxJ3wT7K3BTFU8BKzzJjJadG2wG4eaNh+Gd
4N5UshZ3xnLFkLstgS6kXPqd8oOLve8uPhxSm7r0SkcvA5HmMt6/FXCQ3dRtwmTrBnVCEOVOczOk
b+Mt3sGO3j3dS4v1Qouruu1MdK4ZSLiZhsI5TBKAPKKo4q3qSw1oRRveiK2kH5K/mO+dcjY+ZbjE
b8slw+d91NY/aFDOhDW9Keimz9GtK2WZ1QT5dDzQ99/adLn+Zl7bs6M1jQb/daNoGbjWwFt91pxR
aCdDvcRnpZ8O7EA7/N9DpTBfSEKkqMYeG2PWj7VuUA7i1Zlc7laj607BMY8cdxThIPoxYXQCg6NA
wnSX3LUU7IYznueDOhGblh33L4osBEhqSZyZnWjsP4ihxD4hLMH3FMc0+AR8/z7SxClfwsaHdxCq
bLd/kaKl2NdHmk05WRcRoEsCjM+kwFd0CgUq8p/+Z1DqC0mmwUlOYqPMVMLFTYntLK95SyuGqwYx
/zaTCvgF96exdhhzkxQrJzeE8/omWd0I1mdK94xloJepKYiIgxDL050CSXj+2erB3KeeHr/lZwZV
WBWt9c1ZhtX8vyIidlhG4b69iAHCTeWGBllsgVF7QwqjNgnh/jDqiWcStqkQYjt9QlSyCH25bD0f
Yu+zgu9wVmsJc1kOyNv1Mz1p5bN8ABZxJR0pWFhEUjPCP5SeSTpDOLHOIYJ0Cn+AQfKls2U+ufSR
+XlIUDY8iM6+T0ApQV3ZZUg2CcfC40LSqXcEckLVz+VFEIDFuZWA2zj46CAIMoaMBscmIESmL7sj
gXt2tLpR1HNImeMdDyLmrb4U0M6yjEVgdxqXDH9DTEh56TFq5w1MkfNngUg/MTlDluZ27QwgaybM
LwRACwULPMOxJFV2x+Jef6bgCSs4elPtDoPvrTP+wkT0Og9/CwH4rHOgJQV7curfM4oKvKRPuvmZ
+mEJJAi5sSraqMRvts0JviDOsnYFiAqx2cEY5kSuyIWOm1TesHpQbKV5N9FrDSgJLqDn6BdpKYKm
pdyAIv/x1SM828SaHva0aMCRvUfaHaMZWW1i+GotpdsQLBLvVn+1ss9SCtmPHGH47cayBsjRrwuz
BY4SW481N7JcQ+ilxC50XXTuCF1ndfWgfXzhZ+RjMvoTXVgUDDFL5LTw1SIMquhEpaEwWbKgt29E
rJGidAMGfjps6L6r7g+pkS7+9PlREVdSilldFfPT3ewcmQEXNerEswjPqhObbXW/X1UEarErk+bz
VmDZb9XycnnNTjfghc+zwkw6Mv+bUM+lGpEFlKMp2xbWUq6MqJnkMEYXsaKqvwXppUFvXA7kFLXk
BYguujrN9rtDMin05ZEjR1D6vIuUvFq5sTqpIGNs7uuRRrsn2wMamZTeYc5EmO/vr0SygRfUqUC5
E0ntkgbFlscQwSCs7IKYxe+eE02NszqD3dak0tZlVkkOQi1YEY5GNh7G5rQMjNiYPXAuVrNyqH7B
ZGebD186MCLfFoB7rsaEIZOG/jBGIH188aBaobWiPNXIM9kXY5VgnpFOTCY4+IGtjkwnVthmpKDD
w1J0tXjGSZ0gXW0YdHYtApqOvv2vyKs6I5Cksnv5X/77tmDWADSFO3lxL+mdxpQ4iwXsmNbqVY08
HFqZOUw9pWl1snO1LWWnJ1o9xw/L5qH94XwcN+V8T5QduAR7v3Wo6ECZBuPTBcoxREQkBywC3Q8I
HcHIUzUuGeUslSf+2dY7nEpDGvrDo++qHW7VMADp9CQZn5KYUdFjKWeyEv0D+XcOi5BbxfWXpwNg
F2O3GkdtDLqFT8AuSb2DRNkeSqGb/AiTXvLq6pv5JssnNGc7h/gefehQ/7DjvVCsD46cFtQnI6bp
316cVyS+jVRdSjjJYH3xIXNNwcZ08hGf3xWFK+H9503ezglr9Jtc/lV3Y2GrFl89FSpe8yYpEPGm
8Fh0nL8FzAPQPRYs1ezpgJxHlBJnEs7TshmKzmZ/VXB6Wn4rW8JExV4yt12R0ShBLaR6qgmPdM8h
t7DF/htkiG19DB/HKYfP3jh2FwAqMAK72/z4WqPMqGJ9hwxnL79ChCtwBDY0a16Th+R+POEo0hf7
x9xxMqMO+Cc5libadUNXQ8ExZdPnuqH/2PtZUJnl7ArAA/FDm0LAPuQwS1tNuacdSiahPr+5HB1z
D5ZGFbJr1i9vs/9k0fl01pokviRoAerarOLLhNaXfgaQHTXVJhBG7JqdRGvDChskFIKCPmiBYP28
rt/cRSxy+fhown0NQT1NbY9hU6Qmg7ZRaUTqqjugAnhPgG0Dq9dTRDajAu6YSJwXiUbu7831tMV2
oYBq8Bk4+1yDMbiR4GBDoQU/+wbducLnv6TdNId1igkcjpGUdwb1egLxtJfcN71ULlxDcdQcXIgt
YD65f/QM1wUpwQkqKNcNnHlCl4EaYd2FEJCyXWaaFy7JZwSEImPbtWvtv+4DkXo6XkLoGIItd7Rs
0NtkMgDM8LXRnCFfXD8sbD5GwyTzJa6rB288qjQxu/k61n6drf3OXSWwEWqi23PacihDGzNDaZsP
G5aF4rjc+0cZUgw1NqHpcOFRG+UNApfT1EN9mSuHwxt/51F6cmx00E7BTJNwS5CqtPDFxsJr9/eJ
vVQpMLLLOsJvflHHEW/hSYNKYe5VykAg4STMuBcES87GLSE2QNRnHXqbBTaRD8PNWD0ATSHzZMxr
6CFdJdk9VR11PKx71Ksk1p4+iI/AxzKs8qd6bSYS8I17+qTFwZXhrqzSfC/U1dymmBsaITyqy+6G
fWRklZ5BQE9M7bujfmAV1kAvKEDUZz/gB2Ye1e4shTOxU1cOuwEChHJL5vpxJdUFS5ovBdmu0VCc
moywZ8CwmlT8GrPwoQNWe21+t42fHGmYcyr0/i63jLr44+A0C9ahfHLXJIIjT+2o17MglB9Nmkhb
y4H/eQpgrxTEMHL50PVT9wtH+2NH/6J4Mcb/2HE00Hcr1v5e13JDjapE5Uo26VpKeXc8H170DYcO
kP0le9XQFdGrMSKbTx2xJxg6CekGPnkvZ1jpxPclUD44aLHhEfF+43cXwq9WOSrXWlJWuX0EMMy1
rdBwbs5hLJ8Ty2kCqRad7xmiE4irPbdC1ND/w2XrWvK+AHFbu0ZTkoKr2MdD5v1vryW4pB0XBe5i
DnQ20UNIiBeoeacGg6x3UPUaJtsHu1JTiHO53jzW61xYYwYWOnzOFuGR0M2f9eGE5QdqQEmTBDQ+
5SvaaIb4R93d+bE1/WpbBSiUoVRhLcfI7jL97YaqqqvRlwwIdOkjIwVCVGu/2X/nf+E9GBZGg7Ix
niS8mjBXa09UTz6JsxjLDa+tXLWS8VthqTWYZJf2zK2MB5lwTE0cESp3GcMSMghOUi0luTSplGi2
E5DWW/tNWtIhNkYxk0whRMn5lPnJqtWx5J9jnF/Nk2mxvgiIGwDX2l96aBb6J1VcetwHDh8HlHxz
AIqB6eEK9opjv/W8yqOg0rO4Hon66JSHjghLQyY7K4uc7iqREGlaIMRghubfOPNQOSn1IdlN37oj
ijZukvGFiCNhfycKxpbbZsbZakjzPait2DAsaAaUevbQWwliTZBywOwAHvIk72+DNweQ/DESbG08
KtrEf4WWz5EgpsWMy3EHSqp1vdvZCif1y8jdn38wU6T4/HjU6DSFty9QfeflrbrajDYTPvzIwFlt
mPsXrnOJowG5ZinYOZO+AWvRkHKWJ5m9R+3R3MkT8/TMdW44lQisRjIjxuOm96nqmM7NcSE14EMm
QffWQTBTvQUlkQNnP4/0nT8aPJsypQURiW7/cnNihLJKyuGm6tdzS5KXLUTg23y6I8FF7TG1mSBj
1ZhgYSP+SjWcLSSaTLwRXkJzJ9Ypm9lRNOaiOL+Txg16VL5lrOMSVbmURkhMBnlUCA/vrUqV7RLM
0FWc/BvSfuU5l6rRkADHiYkpnTMm+QAH8w1DzTrBT60dUrGuwouMsa6iF5Q5iQB4ap/COQnngbEW
yJX13qFS+I48olIiO9/fWrT5Rk7wyksgrvU1vQm8r2g04LeAik3JooIvT5o7AzLel5bZIMT1uUt4
401IAYGXPn0KPdjt+KlUvK6dBcl0G/kXWXDLR0PLvCqPR4HXmxNFVHQOf2+DVnWPeUq86GEvC0xx
EhYxkRxjJIEII5y6IX9V6TiaMHF0mSQ2GugyDuw7WiDO1mElAFYC4Wsm7+c98j4U3AzMjS0cw6ZU
QoxT37d4M3FGiWZRLgku2j/ng5w6R7yXqhufaEYwbHFwA+M8SL9TxNZSXGOZEn/g4FSXIfonBM72
04fg2yjordu5O5yNOuexJh7G16P5hFUtTHIXrIEIx1lBeA6KUoLQjQl7EG6Hj2SGOh8jGoQP6+W4
Z07HXzEY5UF+tS+NGyCmCnQEFQSncLXWoHZxV7VCsFGsfgTK7+LXREVVJCYCxg/IOe55C1CHkx97
0HhERmBOUJAXOOXDF+Bpp4+0tjO8BbxoraVdcJL2bKrMn+CppGWPqixy2bUvXAEimWZAZkogm5rY
WwPf9t2+e2NRwoiJSLm5Cte1UPEm8eg/O5q+vgieyUvphogJlDa4iLivI03DubFWRdz/juFP/W9B
uHkThtwGJZ+apSRsc2I2klWi/6LdQlSIqC7I6zKLzyP1hrvtdxcws/B5wk6USDIwmdrzmMWNn8sz
BJizkLVBBnKvpZWUVr+EEZ4mQu8BOuMVhCUX/j9s868p45aXYF48cfFoPxpVErOF05wi6oyiprFU
HImm2kGLNneYXopUo8+SjNumev5TF3Nxf02IuSw6WE2CNTs1AGbZ9kpDLtUL5wFtjKQ6GaExDT0L
FKYOtlfzNKj6HyYGfJ+2OoSxu+HWkAQRUBLa+wJkCdnrm3f6Ht8WDpAibGnwvFYhxaegL7k3JcFw
qrynAFsfTNWPvNUHuecX1zIoS/sisaKYPiIFa4siqXclHC4xc+7jlCfgW2rw55I6UHFhBcny/jE5
tEOzOv9eVAZ7cY2wwCI+Kb4XolrtTnfr6lTAuoi7HBL41W1NrYXsosSmWjaQV7EVNA6cZRacE8xG
ZNrWqWJ55asxd4e0BWtL9HKm1IkS0Sm1Akswj3OoB9Y8IPY+ER0RGfD6XffhSmAxrMgl4mncUL/A
+AwLv9Us6j/8PW4iwRsWjOweFrl90nqGXdhq5LK9seWIc4ucST0TwMyDH9yCRIJ3DkVjqlesCJ05
JfVD5Cnhhtyg8Xh4KRjkNZWXFPnKH6XcKLXelCqGWCbDKglQzYwqdez0MpfRFFcwVRLGdBpBaNaK
Xox92jAwaakrFSTIY6InzuI7BGxGPEIDktZu3QxcLqHjecDpoRwrJPt+RxzxesxdMm5QINeMQ8qW
JnW8MFcmpl5oUoDCIq5UPGRtVAApIiJ1CLFCjT/yYN8ujqV/J7LJj4d0L2cqNGrwbT/C8M3ckYdo
efHeeBKljKP/8/9it4HKhiAm4aCdR5llSnGDb1G/MWLX/hzq8o8Jv/AcJkHI19xIJvTCya7mzrxR
iRCcVH53PD52gLN2aJBT3i2Rn24j36X8cyJmFA9cPrmaQoFtOR4KHoUBfVLk3NKpjp37RqfnJndU
0sJCLeDSLgSzqoi69+XjIRxGFFc4k3NpV//H15YFmKuhvmiuaG9mWAu2V5dJ99LuJYnwceiFwtPF
rY0fGEuGoGrsB+OM7z8raqIV6eyfwHIqkU3TbHFGFALJ5jZnadDPb8FFtiCIDzuH6xYLYV1XgZ19
QuvJojtYSvgKTnr26UmAQ5I+R1CFxa8WsJ7cpkOwZc1C1HDVoJAciOAoVJ+p/4qElKresOD0c46R
UNgOAhFhM9wWmv24Plhs8qL75u/AEwaoyZo0WeAqUzcY2+CFMOY79M4CDD7XbJ9xU2o7CsgaR4S4
NRvKcr/0NJQhRoiCX8dajNcP6+lN1IG4IzMdDB2amlSTcjmpPVXJEybmxw0AW4K03+FNnGOE1+Jx
XR4wX4+2wA+9xs5OaFLxW367SCKsZe8CQUxd9mSxe7epZ/BEu1Fr/RkWqRsPTLC4LQD8mBwdxKzE
TA5cHhTj0Vp7fuYblxFJkBsNFgcGrH9/AOnL2ECceql6NzY1SrMIEiTT54ODNpPFunHPKqEU/JTL
e3Dohcw8NshhM1gDE/omkT7rkZfpiLa42L7MM+gT1SHuvgRML9sZj0hxNeRtBirpX6HnKm4X6Vwb
mnRGwX7z76EXHxzfyKQiZZyahp6cvQOFHwwJZn1IvXgEYH5LmACzhveQm570S/5prTO629Ag5BOL
NV8n40D1zIacCgg7XQ+sGOz6XEAntYlF5nbYGDwOZU1oJfVKURtQv/bVO3xDePXKrkWgawTiSIUB
Qs7gg/6j1WGNKowVeC5kb5xzGseNYOWhrtla7h/4bvdPzOQumegcn8QqFSdA/gpMKLG4jl3Gwqdn
51iMx+NnFCIEgnHZQYya1AEKBileJLoy3ZaE0IzJ5HmENAiNWaycgupMj8avgfz8hbl5Lr2XXk3x
0aVolXUh/JPe1/v/orQozsXAjXh/b+WVIq1zfEnJA9A3dHhH8WeZFZrD5pElYT7e0JMjlHtau6ft
ZUHqSQ68I1GEGlnD1pbB/3UwCKcVFjH1wwJRAz2pIBKbpVzBQup8jGGFiUw7Kw0+jHTMyTehkjoi
FC7mqwePQITl1QZ0BskUwiO8vXLcCeZ72cn6OggAUDANptuGhFF1BXdS5ExgoL/Y9dTjp9DfTfLA
GCw+nSsoShCeeH8Gy6g1sAIA3PWORaO+nfCqJgiZ1Mxxj25aeYfE2aaJXn8LLMhGDs3bs3aIjXuA
ssN19RVdjArKGIzB8mSQ552IROf8q102unjL15XhM4vSUJotdBlD9y8hCmk8uYiZmeuyFPH6ybPc
XqCVnOK291MBL1TBSiZ1j2jybRqTFopLHOwDeABR0NQvQKsP3iJZPlXLcHbVQTBp2oF7uso205fG
o3dwf6mDXaQUmUXBzvDEdQ+lHvsNjcjAaXa7PJCHoX0nLDGQz+lIMBMJKSAYrCiAsrsvSrk+yLvi
/NygYE8LVaW0KUjyyrtBHr/jpTW0lLom1bM9QA5CCnPy3tevSDQ2UAZd344xpeVzjtxse8APSkKd
8PZtKDEwBD4Y3C80UePgqywGZUumN+YRLm+N6cTBNy7K0XfPmFvwnAW/5HBvUwk1+52SO/XG/DGd
eXvccQed+03dqEoPksCMGoDl2VB3NfITPOnTcWa2oEatfVKGpk6Cdc7q/bZ/r2bg9y6MxveBd1eq
mIYCytB8wwesM5SgO4ut/ymWO5UMtfZpmrCH+gpGFoR2iUK+gU3QiEPPC1wmtyv+R9DhFa91I/9S
OhesNb/cJwFKwiGumWFuNt1lUxiY1FNnfnimlx9jkHNO+jWSWMgwbc3obRRXK4bfs/H6q9VEAVR1
4SWGkLM9EZ3C2BevZoV6byn2vtD8TL6tcRGRkOYIIMxln/dnVHciAK3lZn7UwkrHZTpep3G3dBeW
aFx+JzgBuhcNfHNY0f5c6ySIZItKU4YZP0e1NgHsdssss9odt+mu5iyOtUdo8GIwYxhsxk39oNo1
R5rybe1yjQKYyOoyoF7y6/wgEQNVzumbZFsfC/67aueZPblFgLgFcuAI7fKV5nSQWg+rZUiwlUyj
/EqT++RRMTivZCEJ1XP/Dy6HI/75g51Ewldw8H5X1Py6gZzYumfKewWKcubqMJlZOBEd1crnbRcy
8Gos0Rh/pIFNsSQ+wlLsGr43SBYHLnBWS938zoBk1P3nhrlmmilgJkoU+B789ytPBH/lg6eG98qM
/PUdYusie03eVCAVMCuwdLGfSxlo3MXOneHW5h8ejV0zHlUoI5b0PnEUEY7QXOia6XlHhHYFassj
bFYSKXpT7fxxkYHTTTgfZxSrr/rDXvUswev5MUC337qV6KIHzol9ouQNxTqavky2f7XUidL1d68b
RX7XpYpxhALULgJY3TmPvhmObfjJnVV8H26O97EFVy+xv/9va9HS9P54lVZ6fccUd/RZBa055Ic1
B6SGOMuy6aF5PIGLiOmZEvBpGQhMzhO/smJFOXTvO0F4+WDzcXk9FyJz/PzQvZ3rp2QM+K74hjVR
H0JpfYERhg1lH97BwpPbtZFi0lC+jW3HYQNJMYSJeTSW49ofqZoUHt9edvH43de9UBuHYdfdxeqz
KbWk+tuXneaDVn4KMOBu1bt+EerEWswi7GfOPhnCcnGUlskTifcKK7SakeTEPgnt3Aj4CXBBi8rm
i+OUzzMcomRTBYMusfzcIoPpq21RZB0EuWkqU3tAVjI6pB2rcm8htE2zx7HRQICo3vVoldDX97AK
vahN/4xysQV1EDhhShy/Vle1oID3ALct+a5pvp2BX2PZaYjikz+EFyJbgIOkYGmJdR10aKhXssQA
Ro1KgWlR4SFxdTy2EDs1chU+YOqgXd5funJ31P4ToC4fQADS4qxoHVMvxPj9zOKNMo+QR/3Gww0X
ODg0eox0Snl62gNdYppXDh+9rg8UsiEvvL+NB8kj96dG7Q2IM3Ajp5VI1rRUo+Uot0xRoBrNhJeA
uei7wlYOOxApjWYryxrnqfArUpC0nxpp+jPCxZBtFbGkJK4Lx1CTvJfdE2+8ZG2dwosREIdq8FlM
OX52v2D8b4Z7tmcWVgOX1Vu/hP6gNX4y80LyozjSEofrCmG3NIPN/kMgMDeVTnEw/7LE727dqoJP
Cyo+2vlPzmYMIhPEnA1Cc18UNB9Ch9Z2/iLzzvE1ubWzoSrexsIhZVRf4O6+/oGAFjb6bjX8+EwJ
6X2BHMPY/BOoG9d+z9q2r8AVetGqg9FtMVECsRVIWlrKK3PA6QLdlKLD5/0+X6KK3V5oclJETbW/
2D8zLtHK0abBhlEzubpM9eSAzAr/hNd1ALGXONUnnSn09+us1k8GxEE3w0NAjncRLFNrWDJPeTCx
8KSZp4QW0ZgdwOKOMPqXVJ8tz9WkTL+Faq/17MDvsI9yXF1/AK4kYlBj2AZlUi/bOWstUE/HyZEc
HuAyndwwHvjdT0Nabq8zCnEbDiYKBY+SGkWehIbOCUWxX1dffge4Cni8PMN7R8S2uwLwvaYGu/UQ
76wXYvRdEvHEZmmhZ+YSjYrscyFbEFIBfIRb3Y4Vfg+MJ4aohEBCBPU+g6XVbOAg1T8BWyj0O4h/
HlyvE5wfEv+faI2Wxiprw4/YWPlhXEB/CSoSnWqJbETxIeQqQNVM4qH62P7jSxR6hO4hNAIQ4ole
5XkKC47OVWh3xiCODWmRrh6RNSKbaThdQ4Qnemxdjixwis3IQDPewyGG1naonbPyjIKvmOteIstU
B5DSpg2FOQbTyECggTFXahokaDaCY0Pflbq3k1X/oHu9j3UA0BlMeTwgRSQ7bIJmvIaINhMKFoyF
+GGdoQG1VuHAF7ePrKHPdux6sq2eJQ/kXJA8j1u+oG2chp+sTcviC5GYVhDOeWPJOkgyKdx/bRZO
pGd3VfV9npS1dW6b1BoiJDw/8oqdm+JVpA6VxTxux5FNBGKDe6weAc4oYqJzWEZZXv4pzds8fevw
frapxVJQJAN7dBQwOSCCd3uJXAv8Vuymw/bO3vSmDek5JyO0P9QHl4LoVRBtokjX2azar6O926IV
/krRxosO+mVZinAtqZT7TQGna6UUUNqTDf61cPnaCTHyquqJAXy+FLGw6cY6TJyTVodj6kWZu9uS
Fkhmc6eNKo5PviHeBjp8UipFCAfrGdfjBaR+154cQIF5voZRW8y/578bt15UmUx5IoY8wTQUe4Go
1d9vMlSWC3OuuLzhi2Eh4VkoTWAKNCha99aY/yTdSG7LgGV+HXQEuumseFx5U9TKjcmI/ybxigDE
PNr+zqCHxfs0RXRZXSun2VfgpQ4HHnmZP52rZj7PGuMVm0kVLE0yTGAaZwIz+A0V+ZsGhetBkMNE
h2mQmA7y4rK9mxrLkOmuW47NSrblFPWsWmVhsIcrbZTEyPMCMnVEUhdKRbWWjV2sEGEaZFWolbR3
LFWgMy8Et7WMfL9rxwiqPnj0VVv8KBI0XHDfynwIftHEb5oiDVA0sdBp1u8pxq/+Ymxk2TeY8di/
Ygy+dvOFv2Eg3Tau3nVQfbvc5vq4U4ibLrcOjV1KEB7CZ6eRcMsYPMDxX/VbpcICswoLiqRtIZKP
zJJ9Sk/rS6RzaRJs0D+YpbWx6tBomSP8YtgkHO2XhOMS7c6q09W7AboutT2mW/9Bn+3vWGjpZ5k8
H899fo7Z7p3nQbc5CsQxKcBTLu4S+bnDQi+k2i0bYiZzsN33JhA/nf0V+p8SRbXuiHzXnNMwgFxm
lG/P4gM4LIec4RW6KDR4loN0fNi7FTCydQu/rDBTdLp6qqmufhfP/8HzSp1jniRHm8JuIhmmfDUQ
6h7wGbFo22Wh0O1lL9AjpvPVOCm/HaZTHtNp8mSyAej0tgpQQ2QM7zzXf0LDCCaopdy1mEW+FN+A
RRx6mRodmzXo+AUp2ESJnSqrIu3XHuV/u69sL6+umV2sf9RwSeSH58NKsJ2sdwv+XIT9XQSTMaHz
f4294YQlhhN5mdwVW0YOY2M7yp4inlR40vWyWzuN1CB+jIbW9lLDr5J7B0hjs8X0f5jTGu30Ovx4
QWh+NbJIAEWFRQo9wSHdEVXICOXSdPX7z7KJ1bRfjpt90dv164v2t695m5QVBt2BJfKuvquii2Gq
EPKdCiNsiSxXq/bmKE9Iml4HlqchYNlX0dxiYHVdFCtrJA/64Bcv52nek7dEcKtRdioo4IWtEjp/
WIUDobQ/TOeWBQluu0NMYLj2iSxnjpRz8wOQFw9Vo8XQvQ6G7kKTl1QOjWCKFexLVEYnYcSTNyyn
ffRgSkofkBr+JHBGYGSE4l8qIaeEAHknYwSl9J7ZPSlqy2lwGI0hKZZKEUJG1z1z/OCkgyKxD6Dv
Yh779NVSyd5Yp7prL4O4KT9z1yfH2wOM+68yBlPSXUNqhrPeTR4DsjVFBwqhCUfXHWL3g27KoZcn
iJcKJc8yN+n9FT77DwXKxo/nsHeac2dKBpsVrqw3vIpSedNv9O5MN6NFnWzWB3iF33cx1qyz3Bur
iUBVkFeMsGpESvl83P4pcr09SkmxEGwpOFcVvkc+fUjeM8Y+myPVl/a/vm9WSz+emPZcxt2TzhRp
3mkESZMaivy84J08jUNt9RZqIjkntIRhzXKu/cBMQui6mEpGWdjJOP89YBXJCysDzuyxSThAKexI
ojaOh9/IrTthCaWUkzoCZnQAxZuefJSwK1VP+3Bi1mYzAYUi/vUGsbU1rcJn54zcG1i5b0CqMgeT
wmPxmTKgXijXbB2Jc6nFPpGhB34oF9zSLQ9uW7xfpljlI/6Y9MQs4wHxX4xQ+Dtr4s+A7OmrHigN
bZq4BiMd3I9sFhAZeoqjDKgoYOkibUSbY2D/cHztHFZoB/z4/NtvXN6tu74zJu2lHK/c4uOJLyad
yaWNQmrG1RgvniWVL6sf0ljCF5g9cSDaq6gmDXLHG6ZukcSAXiTbomOd/oGooZVFIRRu3sybLX6n
e66s+pPdSJJYMlG4Nnk/tFZWSPVx4ocDbgWB8N/Kd4m3vHkfWKB5cg+bi8FgAyd7L/18xMpmDIr3
1Nb7v9DFlK41kzzHVl7v7DGEn8nVkFi+vK7aZCSqRKrom9k4tiqDs4XXlzyhZ1ckCETgZgn4uPdd
bNtVaxy3857320YypLmpbRMgg+UVmbMCVrMq1a31D3t5o8Tu7P2tCkgkKg6HglMlWzfms6pmayS3
hwi01Vv5hIbXTk3YdMgsVRq2eBdnxFKT9Ee4IE86Rm4nFK+K12xJ8/2Qaw18WCuZw6ewsfTAEPYN
n5f5zwXCfgxMql4uBXcHH0A5stPVbBsv7KmGIT05p+4NxBlqkQDefiGCHgFt/NN0YSmaJe8Vmj86
jmEVQVAF7QhuE60SSjsuImG05c0BzPgauziBZcabqzcjFpLCoNKZiHaHNqCmgL0ZRqohXj33cPLJ
5lxmxkVavVd50pIGERhLC+MCsLbZRnYOZS21gDqGd5sbhMebEYC1QdomP99X15c6gy8wgd6ZqLrb
DOKIM/bA5aysoB/Sc8VtZCmaWLAr4+92Z9IucIrOtWHDnsAUyqXpVp6uW0eDGrJ+YdBjTalVuZpH
IBQ8sUtkc+MpO7nah8TYWVXfufycuPQuFweO2wXWCa45mfUSIGkamRW3OZMtz7BWStOwHs+wh68E
m0YAamzSO8FNmTBtxvTiuc8dPsi9yzSeLL9DmbF+L8v6lrg6vzMFtHbFOI1yKiB4k5X1IawcfrqL
PSN6DWN+ck6dg59BM7tqQaBooUUbmsGepKHQwWhYvkulY50rk0jLyE9ipWBqXPK63G6wFYyYmAwv
t+DSilCv1W1R7tFgg9nh87CAs0+mOZFDUrj9I4x1wumBR3gACeg7twPuMBRj0dtTy7pa6d3rgZVW
5g3Yf4p1Y+VbR5tKzpL3V4KCAjcrq5w7EopvAr0co7TgzXKTCCSkEa069OqsUM3stbNnDOLkmekW
7sQoTAG8gazczGjQza3iXOPvwoWwk1gnjjkLS9ca/kcb1+QrC9oBX78PjizRJ6lAtjGNHzBisbrB
YVPFP4g1Au2NBuuLqU1Y4eLzY/il8ZDMqNJ9bEEhxvaoD61VTf/dLADfDMjjDsaYAPxTfJERTmg5
E797qSdkiuNKk7FDaM/8G2MMvi8HU1Dk14UqkOG519dY/1fiBv/HCE0w+6iLCUWT+RsESHSTQErF
9I4S2caVhHqnEY1qQ1Elug84+shmdeh1RZZ+m0nqYVvjIlaemvRe8BNrCxQ2OCj8Lq58aQM0vdvf
rPhpPk720lCRiN1tU6Yn55ElWvWhv0UWaePaxH48eWYFuCI6Fc0zXuHTKm7uMPk9AQMWlzYbLg7r
AWJu84NGY6x6ZZzaLWYdEsc7B1HEn2R9h8qNjJfWF3Pv5r0Znad14wNenl/cHMtr2X5/T7h0h6Qa
TvKyVNC4eabQ8/tHo6Y6I2e4BAplrEuozmAfwOsa6/gkgq3xZgmvdbYzUlXpHujlOyzprhPdyzX+
4kNr2Prhwx4JfjZu4yI5IRhEkSOMrJgZKUpVfqXGs/lqCBqMZWB4hUvYIk0IAQQkUKmZVVpJjY0/
Qwm/VufzQPdqkJaKZynCKWsA+BLRaG+3TVu3lUvOESAOV0foTDBRNr/+TbyOdL4nt79SWo1SAisl
h5F4zi6r2fTEwHklmL7vYyYxQYUJwfnetRkVVyyUgQqgSctyrqo13NS5xKPMbEoDm0F7Z40PB/3o
+CscLk2JuodH6jRaSJX+QxY9SHfX0Qn5AdNeRmq/ogV3bITGspz4HdMbo06zeRwA2eYJIVGx5oXa
0RiU+peNHSh0aqKfsYPR3JyB4wFhQFwtyF0dqrTrP61jDaQpzDhTfKXixD5vzlYcHhZgW5VqHJER
sFuw0HNXGdd2kALBRr44dodDOipn6ncDF7M9nD5QHBt24k25nc6IsRPtuyM2EbDRikpK1TXuUWS7
MYnEsDZ6jAT6whKachEA7of8efcIYDS/1g54EzKOFYEPdogoUot4/Yjc6Usn/G+nWtpbeg6HdSjI
SH+m6z0QVsyvr3Jm3R4nNKE0BMPuqqiRPDC0mXGHVjIE/L8shj3Zu9QOP4ay1K640vBQasuGAxqH
IQTSfY28RvJW7NtbTtZH3WpjVLdYZ9SSAhbK+fLW97vf7dys3ZDI90yEznwcd3x5qr+7TUSHJb+e
4r/kaSDlFeUazxHs7SRaYl58eyk5gWo9k4Ao4orE/Dr0kfYMqH90JDRnaAz8Lw/LxQyvvbnmnNBp
8gJTBuzdy54OiuNsUo4ttQLSFkEIoFQ33pa8iRMPGSlxlx7eCQiwkP88JLc8N7b3bI0EYazLlEG8
4QCKYmLKPnknvwHaXcMrdLVxK72iaUIw/2ntjwHlZ+/kaKFS6f33uGcdZABXC8yyyl8CZJ+3wGYm
P0q5XTFYb5bf0VDjiDngMiMtHTBIy7FSG0hA4YJaNKo3jcL7PFVFVMaR1wjnGfto+Sckr9dCywtl
BW+sFQg8EL6GXVNI82g1qDSxRYtm8qOAg7kVwG5i6tSqB1kdziLvQSHHt6YUioYL05LBGjOsndOa
7X5dgyREowT3xTPxmhAEh7UxaZ3gwmAc0TrdoALXC3LYDsEKvtqN8xuAp8ZIMlerJ33t2X0FjHbY
qMdskqjRETJeF1CIR3l2xp5kpcVzuVNSXtsq46o7WtAKjy7gKnZB4w4Zrg/cPW93/uFPNGA9SJ+1
2+Df23fgMPvMAqPkFENnWRrBPghFy6ZgrnTg24IgeiOdpROimhTrMx/xROoxv0MsMaS0nanO11A1
cUHR/cc4s2GG3L7BA0ihSKdEO1dT1g+3BPAfD0yQKTXX5/DhdPPS9DwwzVofsdsl8gIzOQrdLdPW
1U9KC/pIsTwk10SpqXxcOL1TXVSGV9ZT7IKQ5rBvhbp+3hQpmwxd4qrmMI57/8KHSf1oeLwv526U
9r3GL3hTqtoZ9Wca81sSX1lsrVNTFKHPYRPod1rI3jZ7P8uQjEpV5z1y/Q2Npz2voZS1+2b6H9Cn
KGMSig8C0vY0DP3eHm9RiEX2Rch3HEeQfSB4OmucO145j5FiC+krBblkY+6xfY068d4Q2oWJXdTm
qJ8z5BcXu76wflnXmUHA2PoF5QsxypKNTcRX8r6Q8iT2+cdYv1wRVSn9Dn3nJYxpIf5Nr3mOL5nW
6k8IU8YyC+rg4HkHMn6hNWgY52mSnukDQfCKZrbAsO9uPQK7VVYVzdwlHJmQbtrTVnuWRZ6Jnrm6
jR0NwtH1NbMtsWV2S8vv6cyItLx04+B+oQwnDgERZ4LcREzRj1CK1C0TZVYqdls3czZuQr/oMZj7
xO+Pr7tYB0NU8Qjbv13PvjDFcjNPLhTAUiitsef8lrepZ9eOSbzah4cVBqIVIiE67m5dJLmt2moe
7FjEKLUbYCc7T68yYnVX3PK4k64pXsEk0je8V+SmVZ41EPDVC1wcbrrnix21aJjUEH++TL3KcNrf
6ISleoI4+d59Mr7Z4uks537UkllSkqIWumEFjR/ajm+IkMXZAxnDBhGvZiaCaESdPA0PJLWCiz4z
DFvxXv0zKPkWbPOCrHknsudEyoSOvPdDdP0EIa1qBmkqIp7fxBjmy5fUHLRN9PZJqKQDM3pvbQtr
8Ln2JHTEI4TKyR+/v3RVOptvnDGdUN+ydJ90CosYpc2yTFp6N+80Kfa0hyJUTgRybi0ipBcMNJl2
LSiMPl0HPEFaDjtNSZMsDK/7au37q+JbkQHBmh028yTczJu0RkV8mgQFI0ZeDr3lh6+CUpoRxaXi
/jMJwz+kq9roaC27atjIleyUwE3p/nQu/rUW9RiTiJUi69TaThGQscGdvfzkXFxHDDsfRSttdQOG
p3QZC3BjuT1j18dXSymk3rwa79GCDG19mMoRyX/xCZJCsQMDcGAsyixLQX248rA3Vf6+52UN/hBh
Aq5vxQ8eu6DSqyPhTJB1l4ILlcQwlFKeBO2ymol71PzT7VTrosHbdT8LNf74IpN6pA3smqkSnIp9
CJdCORRPcNFpOo7XH4/QR/SHm7zAcsYyUqvdwC4JUWNt6xSeZvVJI25VmcjN/i4ZFHwb2VqRyEm9
gCw8GEDG8ul1MrHlnXxFKAvyKTsb/+aGKa6yYAD6aPxUUxlPebthegJ3Q/MhW4a/5wvDkwqGXPyg
5lSUUuS7Wk62e1tsCER1Q6/dKVDR+7ta3dGnF5ZWlBkdnN87pvQ9z/3RGaAuFiWy6JI22DA/reIU
JDIhGcEemG5jDDcbk47pgrAGp493ACw5x3U9m+6jhx46BoUVTGRbUgWf50/jec9L+iXTYbV2F0KK
BohZYTuu6rpD5NcnPrWAUuoW/HnEaB9GOL5BOT5NPapSD4FnKGnC2uD1Xrt7PNKJYAvdcHirIdGG
yPVFeTCeq91VlJTcdNRzuX4K0akEHv5gEwLbMAg0IsNV4zW3CvR2zwo/C/FcBrkf6eqYVJcBmipG
Guo3oArOJ9ctENnKmOs81Fb1hzQwlDtpzZ7MbH9IQk2bB4JaFl3DhTXbmVWlBE+RwSZ+B7js9Xow
0iMmiM2/mUAubPZs0qE/cgvGvH4J0UETBq7Alg7pvl8bP2w/q0tbzsUXrHVJAB+JsRMkH+DGbeDD
eWjZmvx+gId/HAMlOJAjLct7PIXcsBj382d8J4Du6t8tgI0y4RYuKJEZNtuzpoVZDUGTtZv59Ja6
tWEuXqM8EqUUVEYkPlvmPTYzTXGA2RKDk5UpSXHYKfA10v5MZw+6TGfMnCfHtN/T2+mtQ6U0RJcV
S8qMCmLmUlF/z8eIRMK3e2K44Bd9s3fvk0iEBNRKSV4bekd2I3c6sbCwVHHanE4sYegYkOJJGQmM
hGzeUIDC9v0RE2pgfFKJ36Abg/M9s9Tp2GcG3CymgSSwW6xQt+BuFq/9v+PWOqmq/8ILpPHk+je6
vjO22YTHhKck9TStvrsqwVgrb8dMJmg1524ytLZqGLngHE1WMsD1rItHTN9GWmHNJg5gZep1wZMP
EJndu1gtGLxaOl1iLglSDzrAfvQod2lT13xU8+lJcILBJE3yNUns+cLPUPeFEWmzIV6ClqeLjGt4
hseTvPPijpT/ZgztIo2u5Ge7a80pgiPiXWEwBmbar+6pOTk7qcWApLWiFRAlai2mGiE7aU03sWH2
G1CNMGvdPkMuof8/oaX014P5wyrRpPGExTPJD7ByDooX3VJpgl4ZowTkKlgueAUgia2N8quEqtBZ
1Cx/39j+12Zsz+1g4ma0f1gLif+B+a7bELq3fCzVIT6ShQ0C+QoHBE3Ab/bqYvVLrqhJBXWAMABW
yzqCf+Ng7TdY+hRSJLgW766t6VdhozEZGZboYAc70RZjrw++r6zkEcZKZQQTPYc+RdwkwRpQ2ixF
xfbkeRFr6RHSBQ0mppkhu03yzbeZLmFpHuL9S2D9TmxE4aqDOa2iuJyNO36TbJun8aPh/iClO0NK
pT7flsZLWYNGrPupSVRYxNF7r/oEk362HVLfunc2PZJy9XELabFYy0fxYIFYaDQciIg5LdGwyg95
/t6rLOjtpnYUUOq00HzjQgIVjRI/CC9MKxYbqHpNX3HaQ82nuoeGWFb8M6OnocqRLVXB+lCEgwaA
jPldj/tklSOx7PghK+P79aubaVsaksZUHA+pFGU5+6yEc9XXt6mWHVdeNRGWLF9kJO/vyF3uRu+M
sY16JGY2/zH4ZsO3oTJUtI4ZQA+hlguS+UATU4go12ut37+DDg6HQE4IoCKUxVo3MvM4nS5bOJMG
EQn8TZRXo160rK1nH963ybHtJs0593hxzv2lXS6fKhvRcdLBpWaCK37wdfF4ss6uZ7f5tkraGHsx
pmnzuFqHH02aBM70onYHN4Wqe3QwEnDKok6TI91/NRpIID9xOqoks9DCrkELRK+ap2ASW8c+JEW0
TT3t/Zbe8/GDFboL8JJKroQSg0VZN3JnEGKIJYTH5qizSI1FTFiE3VEzGmsuj+zXDDluFsFqbj2J
3urwMEdILK4yHjOkTjLWYeu9hYg1uw97QEWd4mrNubqEwkby5Cl3kc0H8Aj1Zqhq70zAHy91q/Cs
dR9ZK+FuT9A7ORlikhvnSuoWq6V3AJd3oGhkZ5EN8bpLrfqPhcPGRF/QLnFFATI7z+kyrlpGd8ue
khYnIS5740FIhCAhyhuuVWy785jpGnt3noFZzCh6Pf7Je4bWiasGK+HEKOAFReodS1ARZBpdF1hK
FfZvSCglyEV8FeJsF7hMOCj3nUPszXnB9EiIlaWTOWAGRIhMvn//Z8TUAgwsA2h67md4kV038VXq
vSr2/rM/9lAP951hsa77wxTcLrhaXLjjz01MnbkTM4KuIJ504QuLkE2BL7HJN7ZyieO9AmRoUmrQ
RxQn11GiSgZnCgPruXsBHxWGmpDpPmnmYeQIwO28y8VA7oMYeJm52YlnsNf8pVBVGSBjmHnuBT4U
dPFb7BYpS3EDl4x3NntzQf5RBW3hGybDLiVHHkTuWoag+u2vGz6/KoMFic0vyQIBEb1aAyvj9NJJ
eEYK7Lir2d5AB1QeZ4+TcHySr9XeRXT+AgpRgTRtpVnA9/27VsC73yYUUypwoCpdk55W72Bq1sOK
oFL39MnkdxXkcxHqOPwlQOr3YFhdzAnURtP0tw+urLQnQlOowQUx0fBtt/ZsbhsBPAPU0AjILWPW
zbwPEOAKLgrF0cu8/KT0/5ozYpidXe9Y4kWJzdShS3mvWUYb2JHYlC8T3m1f5iRadUHt1MrVN6SB
fMGxZXkFo4mCDtqGUmMUF7cAKlrKxTICpvceFpO8YeTUj5Fa+y7fZAuLUKMwlBDqr3DNK6KZOjwC
GUG6rDbE6FEU5RGtQbudC+ATE9B7bHJ6p+10NmSGVIpu7SEXQqXe3oPEKsyPft0XoFoCt8G+5KqW
tg/qW+JZW6S1Fb0C7gzlgEC2V2NdbSmGYEkxQ+fUjYu6K7q9YPZuX1T7xt8qcyyUXN3eipSO5M+l
U2VBInyVNpU/DCkbnDOxL7NbPAVbySzyEt/a9F4LGnj0cod+F0oqtF9diF1vRN7vQPemB4u121OA
NKEactlM6ZLM8iF1TpLYPlOgZ6QJfvNiqHFHAZPywCTbdg1dB2TJ9F6tvJD6JjDWwpdb4GgwlddI
TCV8QB/P6Y/4U/P21htKWEE36Viq9Tuvcg0hB5E7PeVeLCJGtzp+WhlLb7Et3okD/zwN9Ex+kI1E
W3cfv1P5iWXGXErwb+iQtcfGgXvYBvCN6UK8i1Vxu9DdidQGW6PY0GNfLbbxAB6soqTCj54jSh1r
N/amBxxJKp4SlgHeQuPVQBt62u4h+caOc+s+FnzX4dbCZ0JNw4Oro9Z4/ggiyn8NWHsZYnicIeQk
kYVCv4Al0h60e//Dg/VgFyt5OyCzUwo5FvfJCBRekenbOblkZ2zI10HGmgrFo78WlihuncrAZ1kd
VN+XsNqL5hdtYdx85zuSedh0tVb6I4+jlQU0rnE0kQ35Pl8Nq9t1FXOhdecerMHzqHhrzDOkut++
5zNnLOrwIWQbRWRAAdcXXnAzo0rh8IsgSvDMBXtqdsNqTskpyhm8dy5415gKV2h1MzLNyMMqhULR
8rArUQbgNOi4YXqfpxLJjHQRqZgWR8/7ngWZsDdicNuxzMoL4B+IOuyIJwKkpkOw7pqIkA5XyWVM
t1Q949uLeKueG5rdN6F/v5/WfAInAjLsaCApSyN2O4d4iYdvdjIxO+f7LIoJmcy1T/21375YfcS3
BDDUzLDMayY/yctqeIiUzYw9rtpqtMJ0AWD3/aiCHkzlHEyJWpr56Si/v0Djg9orxiSExovleJXN
16ZGStNf1XS1kttwBTi59miYgkstdgQ/MDMXXZS0yvI9R/Dle8sPadfmS7+jzDW5ox9CLZUOCGmC
ZwU5kBN+idbSfFObX0J1Ryaz4TmC0aw2wTxVrsJrsoJ0rxY0TsEwrA4gNEOkTCvOF8n4xLMSsNQ+
5H6F9u7Bdssnw7JS28IPl8iIURYF52MrvEDSlvD3ZTSf4in77Nl1VnrqK9jD2DrMGNZsihRJz5jI
8gZcJdcXYbF102n8L55qkSIPHVbxuU6l5ySBZsOs7KEFZL91PURNBFaWs9hsm59VKae1AlbUQil1
FNfqsjHbGVKXV0SL0V1rcnkMO8ntgflpQlJZZfXJmrqP7ZXQsPNq+9OOXZP+/MKQAAs96noDty/w
hY224IIiZ7Is1CZfHpJBLt7D1T8jpOFAlYWJUfKyh+1/du9NLJvxzrejyIgNxTW/UQh5//L43NMn
MQO0Hg0evRITX7rIku391adMNwyHT8r+CLznWiD+B5X/I/q3mKkKGYa9aye+QCZfxdvM/dNm0+u4
nyYTKBl3n9kfM2y6OQ3Q3/u6z5ILtEg24s2FK+3j9aa/v3Z/JA5SDlDs1/NdlaT2ocn5zlbQO9VS
1fV3K3fcfKn0lx3xK+ghU27zg6Igt0y+r8NiSiEpcuWQP3GmfvoHwv1dryp9j2EyOTCqKqXZT/Ob
dYN8WU2w+pTEZpANvPaNY4gDKQSxRqz0ApqU0ZpZGB6sYO97I0F/xBYxoxA2gbOTBXmxS7E6DhQe
qCsn1VNrmOHx1eITWV6TnTypzpTkLkB77quPwW2eQJxw4MVyAB0TEiyod73rcGluq4/elq3hvAXl
5BrILex8aRi4fKqCQnRHasOpKfuR5q+WBCXR3KV+HsdYUlTdByn9szW3OGi8gZhVt8psg8YQCkTx
hHLOaRGww3BBRxb0HqEWhYGMJbablp2sT+y7GAOR/pknLiTI489GdssYJWOas5FwoiOc2OGu3Kp7
j9WSjcZNFovCOsTKu4RdkMv8jZgzvK40mtbgrzRj3QmXLp4Y2EH/P4NkPoPdJ5E1NmVlu206nULS
9kkhbIdwVXiDXKCQG4A93poOwgie9l/d9PeJMLtVl0HEe+7MOM6owsvQpCDBkNxhfLib5HqKiXCA
jU6wXZbKySsrs24ln1gvZc7ODE7JhYdoQvkTciOxcQq0oirTpHJNGR99ppDOu9pfY7DjRe/IQULz
rxDYOqtCZy7Hk4+5D5n1Vtk3UXpCOw655zL2BhH/ifFptgfjGa6iEWl3mBfDpEePCwlgeL3nEDfs
PMHwIRl3vv6ktILm8qE6izZIZImen1rIQBVO4M7LLEGBhClA9rCgyIZYO6O2wd9HEEaWYuGwQDin
k55zBsFOPHW68F/cQZTW1s0SEYjvyFosYkgmiUQT4meMwxOdGo4Nk9KclAJe8rhCK4AHRdXy5Rbh
UGjs3GvP08r0uw9K+7KSJrk8v/zHvijh687RQr9eJLNmRfX+crJsXD2sgkum/8ICxam5tQBpJ9dU
lW+QV47JVFclD8AtLHcq+PX0IxJojvz7CGK2B8fkpkAUXEwpBGS6dRejPX/KGrdjxj81hgyVRchQ
qXFq1zOKV8IpGuvXzHFINYkyzIP9Clgq9EL9HNf7HPIbXVugtWN3w9VnKOt9NiKZ9UHfNXJqYuz3
ezCQ+Sx1Q1cTTxawhJJzGaHoLmwH4b7G3t3aRBjkv7mXYtyKgzEfPwSoVtQTc963wJr/7a8FCLOs
+JODJ5WpJxNSOPn7Dyhtmm2STqdLLZe3a/BsjfoR/FMSZ6/L8ROodw2Qyb99hR2eJ8ugozzTR9BM
6kLEPnha+6ZOpQ4qrpn2yF06PkqT4c4IjIGvR88RaEfAwzUkeAOh7F+7yv4RF6vXy250P9rnrrLi
CIvcP/h8p9maykiq4f0579qRuwXgghpP0XckZ/86DxyeGrly7sJwMaTHeDVCaKr1YocT446vGDhJ
VgCAuKjb/4Iait4xkPf/hfWLBKKB7uTRHB0B1bQozhPtKA31b9lDr/5IReu6ltgHTzePY9bHXnYM
4M7AH7LzULpwefLD1ENZ+iSibPGv1url+sZsEnaPMjubFiazoBvhXIgxN2Tf7khIwObEFCtONDRN
r1MoMWHqdDs6Y/0GU5Ka4RTXnnDVk7Md7nLwwBWiM10kp6gi1iXeCWIRNFFCvimDdHciiQ4eCXrv
WdQLAzQVzwiSd0yTw8KLQ2XK+E+TBFEpgEEeO4Zu1oTOnAI1F/3mOyb+boKw5p19CtVOyyHi53NJ
pSBx/v28UKpDzQKWQNG2EfwFNIfP59FrkhHewdC3BTzQr7WEaYtVRMomoM/Ois6ximxthRKHJoFn
UsgoxzdN6EBWebJLnAFcS1Uu2iG2c6ZdXsMamCKShZud5F5U6ms+0dbdheNUEBFKS+/vawE35EgK
5/0Q8/6mFY5cqZbgcWNIcma96A6s04+mlUN+NLRZ1mlRIYsl5GEgZhGwYromwN9iZ4V+/i+xJ1Pg
Oy8IQeYNubd32jSeJ6A9jaFipDXJbHxWqfOD4D3lF8AFzGVqATLYPK9eScnfGdW80/cvDteV77z0
rdY+/79M2yuo47HCx8rO6nsRyImm7cnY5Wvv8LVOUjBwsXbk5nC8bhaNfp83C4BQeQzQ0Cv8E/sY
c8RNSamYwG6pK+QTDmO3zu8D0UNhyjvnYw/VaIs8uHLF2lUqqcHulebItcS32Tq38MMksM6BHV5M
xLYAxRwrlEeuKYMyG0wf/UQRhYwBb2mv8CzwQzlwH9hNArn7pkYgbqJoT415uqkIphVy5r1C2RmH
qlf0zV2FW9hyC7K/b6VJ6RDbpb4zMqxkuEpaFSt2B733r3xnXDa2Xc26XH3p5Zgz3qBcT1hn7lXg
Z/xlczraa31+bdb2T+8WrXIB8uqkUuCbxjv257EE9RXWh05j+fFd++A11nqKOWMM6OdL23qYSnsj
yWuaXG4hTsUhOgI1YIE3vmtAc0hFEOfR0NHD9zlQNQzAuo6vO5Ua8ywxMG39t7M3CBrRppXojw/A
lXU8/WDdiZM/6sf/VCdrgga4S6c9IpY=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
BQpi+MIKz26fpovwof0EG6tj+BeYZO6A3Qpzek2Kq41JJrbmGhkDT7+C7Xm9Sz8XQEdMh+a0CeeY
y+mtx/xjCA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WuHhGRLbP3GyPISdYgPxd/5nkpHMwZqB8Umq9OZmfat1U7E+b2lNjJySHVT5ppy5CKOZpA/W121q
vEBbqCz2UX6RZWtYGCMeMVuFlBe8vIVwHhxFVoQAW1HW5/e+FdPQBPqEq0Bd4J/DL/r9wHPhiryE
Lz/6NHHynv/2d/aCi64=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
AhcvnfH8KDtkHd1SVLxFjQgtD3MXyyjUHFaMVx0JqSrXXJvFgojucfjXM4q3hhMObKf4kXmyQRwI
JO6jLyvPVI3T5nVyzOFs90HDTrgZLWBbim3NpueKtvSLtu07vI8EGV2FrQNjrqHUJ5we7tGAvAdi
Dj0dHWWwhGV3SmzT44uloRsGlImziqAuBnYu4ksEBRq/TRtl33Ll7IaPZHgrysP3J9pgeTB7whtq
ujKu3UZLWc/pnfhNA2P4vkLmiSVHWMI+Pbyfxd0miNVdL9t1tEQEsdUb12Z5D+5sZGh0hGahmn0t
idtGCyji6eusIvNwfRpPfX7pVKKf66g0RFPyww==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
2IxReJgH5Au7BHlIddm0piskV6xeaPSdijQdBNnmOgkSaTyLwwD7qttwa7Kd4vIIK+AK0oWgAj+y
deiPoC7crMG1PJvudXQLhlc1YEPzrx82RuF7C07w6GDil4M5FkCHD2rmUTZ9NJKZrUrIIr09fhKH
XCdAVktH9jvVzwnmCjk=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fn/UdMkf4UU2Ge+/JHsGMRGgucRE7BnrLP7viVB/+RG3nM3tBS9qBNGZai+e680jPHVdOFZSo0XT
DTXuEECaOL6sua7K678vihUjDY6bgK59AeBvoLrY7MLwCi7AUnsrYO/+JlHumzLF6mB8BIqEHf3/
Rd1se2R/7oSSxmCgnkJ+/oRqByZIveamIVTEe2C/RZ+ohIp6ObuchHbTOOuQ31GxvvoJtmcoHScq
WuAa4Vg63nA/PaSwey7rl1rmf6je5/hT+W0RFBTvkNFBqOZ5UD6eCVdv7r33bDrXX0p/NWJBDDul
urgERBCUfdUc+ckVTUhLRwQ/9e7+9kFgGtLjMA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32000)
`protect data_block
zwvji9mZq4F6uSDwFhMKvfVmGa6KlUdp5y7y1qCQybV5DswNUm2EG3CtlGFzJnMdCwrm40skE0+M
cVPH5mlgKaOMpWpojKBPolguRx6BSXN2cDfm8n/IXUE3ngm2PEZmVyyfUePUU/rZOqxCccyZAqwB
l82xC6rM/BGt+b4qQh/LOhU4inbReholXG7pT3YkuYilZaM9yR4lxWaST7GNNukPYrl5QcA80TC4
IdsMabY18uCQgKFZ5UzoUQbSJiRVYxltWk//ZifezSQqmfuXMA5/0gOZ0jZDWXWHaZcXgcNSlvdi
u3qtqTU0Xj5uG4AhPlL6t+NBP8xWazqKARwWeiFa1M7TdoPEMeoeHN4eI2dWnfw4VvP3zHBoTIQh
eFx/12S3oOUnIxTEDqlMqyH1bnIanTRdTSyZ5vxHrneHlbshuSK5BxEi8djhOjilbqL6IBoBBJZn
OkEQ8fKqNDscKZj6Awa2uBN+0fmrz74R1nvYMH/m4HYygqoQpm7LDn0Xx3n+ovtkasumM2C/iuJq
UytKbE/SCzi0DhV7jj2Pupqxbjc8s7J/pKUZF58sW0whXv3GNu8mhVRSF/E+UmGL9i5cwzAnnCrx
JgmXwtojP613A2swNs+Oa1PJR5tL4s69GMK+LZuYLqjzhYiqAKXN1iBKJWfLohDxy5Ob8MxMdMAP
I8ycYlCgj3mYWDZ+DlYdBjVvdbu4yV1vb8nK3vLerHNLyIG1Jw1Pi8rTUWhqVze4YtXoA++UTjP1
plpfh8OTSVyrnaj+5yPxrOVXfVkwW0oSXfxNYOiP9YYtZOiZoeoLWdcjU06DRwKIc2R4RsmlS+8o
TLSGl0TN4ZqZ7FYLYRiBS97O3vJ5CIz5inA2rpov4Jpm+kLPpKFu9dIY/Na2z0K5y0wFkIiNBLBV
1hwzbeT6qcTBaVviF35SK/D9r9LNeTrP9CGA4TNo6nqm7TtOyeGAjiTHlHYXxS9gEQ29zlIIc8vK
iVMCPZmzZ5r9ccrnG2MORByhDYh4HNy0Hiyt5+7AVRoo30CtDRRYRkm0Rv1Gr3n58wqaRp7beUkG
i801YUmU80nHDXJZgu9RVtJ3qT5n48/Syd5K0AciIonP6XEvijUmSeB8Yn11p83M5JsqJ9zFbTPM
u5KIFvooim4mHTc/UoA6um5bViXPpR3wBJDzuby752DjXbRtp8zB0g+k7MdBYNzB9zJuMbchogFx
EhS4794SFrYbmAGqgfUnZk4kJIsXEzZvP191NfK4Wmn979npu4nbqFPhUvMfRQWGBwXr8qgLyWGI
nQJ1fc8lyibC+u/ObGk7X69Y3H7LbWDazYPHAoBYjA1y5Sm0pcDiVfDQzmfsSExCk5y/cFkfLo1N
EUGxXDr2e3EkFajYamTfZsLunNrz6xgqzEjemZ66genwsN3Re/myfREd1kCUGHJluZYBGSYGtS6+
nS9X5N2MyETL1TC/NxBJ/vD+qL0lkIiPtr5i4BlscvIE01cHUhkx+hrsLfkZ3Rhbj1jfPwQ4jt5C
FCfZyw0g4yg5jdcgmXZ6bLMLAqp7niTP7Cw+toy5Ivy7cXglfR06j0OdkqfVNUgiu1dly9aoeAv6
Md4JRxXQj2mL8e6iMkLBBL/pR2gPRoSoGs6vJ2TA/60hbghGDi6X6cthd7IipcX1MTyOlRf2svRY
Pb9CwfQQMr5svga9/VkZG74rsgQg89V2gnBY0yiV+yz/ZzjZfGs2Mz/GXaajUHRZKwOj9eWLsrTG
peR9h7hh7cvaQ3wUteDXdHhjtA2tSXtWdq2tbbqq/nkUi0pEyZ7+vP2+5bAKAU1JWII9dxkVuURJ
CinlTwa+XMnxYIwq++J+pbTEM+OD24v5s9GX2OUqjU8E24K7i9Hil0vyxgkte9pr+GHU2Xsr6kA0
ce8xJQnvAzUC/TQABy4zS6lYlpfqRS2VtshVCUPNxFl+IwxPGEbn0xxEZStsKJKi//bE4Rkcus+Q
Gj1OU9Tn7wOTmzEmre+52hEAWXoM7iEZ9U1yfU8n/lJMffDoWXb1EldpgxYp/oNP7DenUX+KL0FN
QUY2pZhayqyhzs4hnVl+FfK34i6RAXyogK14PoZF9duJS95c4EcJ6vicfx1FymG7pZBdY+/y2ugO
3BQvwiDkVFKIQV5qRxtdbo9gM5Mmlw/36Myt4e5PNls5PWaeTUWVxf0ERtjuSL5wtln+X6NbZrRw
m+RTKMcFpTmdMdPV/WkgPXq3dH1Zfak7qamhOwm33h3K1U+MacrOXHZI9vMeCtcpsozSIpH7udVJ
kAzOfCoqPGdVXeL3qb/30A5OzjD6Yu2bh+tI4RED1VmCEXx+HVKmabzSX8q9RUKdcoguZZO826Ip
fEgWXJsfqbxceOaaSilcx/mk5MnzyI3cDF/xDKVoDjB/6/9us/Yx2ehIZFU7kNDCyPCqpp2DccQv
k8WQvQpHDDqMZXOeU1oR7rbHYBtwmJWiTsYKHqEo8SblG4IvHO9slCIjCuLfH1SczZ5QIxwxkg9A
FaX5eVGdyMg6AAGoYa0iRT2AP10tOtzogOcW2FwEWiERrr4Sd5z4bB60yxAVBfF+tL2YtwuZwrRA
gBPjp85Q9+RVV4YEOqQj5FEJSnxY+GMpYiHiF4EeMC0U9YL355s5paxwky13sSYEzxuAXMxlupVY
9f2/ONmmolgA/GN0gNWBHUrZe0mdcTxkMG2MgC786PWjGpB6Kct5aRJhxbDLxcQzSWgFaEuitWe8
cB9t3NWaGI6NFBHI2RmsTDDDa/+cOHizh8niD6TExrDn6+ooeCtlAgF8omoJfZtTqysjQsIhRGx8
17L/0jcUimoBIx+3eus3ChYXB4Xyjn0FONev/6lv2xTemnk26RUvbP/hZ+3JClC6Z0zPpDuQyGg8
s9EMwsJllyk/Jeiro1MY9tKBsxqELKCG+YdJbdet+L6n5ZPSHkSOwmAYCNm+vzUMwMG8cy4TpvOv
0x1OEyu+7G91Ol23K9+17UCTDL1UkcB9i5uBK2jPpmlyNrzPOoKbHVbyNgWjQ5v5PpddjsuI+03D
DCVrpUGXdYrawiGUhWbkUkh9SZMoaVOl3OC2j1AkVq6r/Wf2+C90I53ok1AnfIPCIOftqOzDd1mk
LmmzmAu1ddmPLjj3P8ZmCtYTZxNTMOI0S2kcSEHtrWsBEfqnFYUCBJDRmkcPE7YUpy71UZ1Eksej
x1Ic8s6Qjb8cYIwW5bmMTUkp19K2AgBTNdyl8eOB0mKmgzVcL4yHtdfG21DHFUBgbbLQsP4YFjTW
pY0kI5PLAQpCUwS4+heWjhAc48+yirJLJxgrsBjXPSQArzQkV+3XOrMcFXELKnNnz6o13x/DwfOz
wyGR2eS7R2uS+F5jKLzTQQcvo9nmWodYSrML/l+XUJgogdGG2szVUifQRzEy5DBBDz5u3leSIHXp
Kk+S5dw2DEnzIwaCN2ZOzoAsKXgSCDfb5C9PttDJNJ9XRcMRCNZZdW429nPe5YFJLaiaunsv8xtm
7JeJZ9hfZzwiC/ePljXt4PiYOHMXAJJSKedznigIGU7wWiKTK2HS/+ZyYusD0PwcVaiX5dfgQ0oH
kep5pV7O6vd5q5zw8JJg1ZYiwoY58CXe7ZPObmd4EyekjjD094vBi70hkFxdLjh+HeqJMNEtrAK2
27ZqC6WXsc17aQbN0RN20xEwT4yRkBn+6XYiodnzGpZnxvTD+CzQ8yKna0rVz0Vuq0r+jHztW9YA
sRam5RGyFvRA3NNq0+BIE/s8NoGqcv6VuuxRC/9DCrR/Q27scUpdxNlsP9VzBAXmxDDFTVgHJIwk
D08EkreufHL1PjRgNr2SDwFt/9BBcXCVHv2J+SMRxU6WC7jB90NwOQBzOFjda60wd/UXnPyeGRrm
s/UUe4Bhrodedry24tbb9WHtAsTbmCTe7LFmMO8j/Vbb9aIgOellZMvWPEpoR4m+DTj15zNg2F2l
sW4REH/6Fcs61T+WePz8nluF+BJMD6YQijRRwd6+WZIphq7BOgipeV9VgCR2Shy1mVBMZ3S3Ksmj
dEAY1gt+qVFFmyDfBnjM6rO0EJ8ZjQ1NsYTHpkn82RZ9UEKNdygcGk1CIcJ1HH9gPvbHBs8WQoxF
voAUKtOI1zcyc76oUhfZP2zRzNdYU2dt4aKuePHfkHX+K99bun0MmU/tUenRsXbzo+czw/pdoku5
5G9G5lkcGUzx1X0/1YArWqyA6DVe0yuLwYgAMMIaIoqXJWTASU0GzEzj0jOlxwchUcuLiQbdB6ZF
OyCYQVEa1cJyFh/rJbTcrEtos6e6It3ywVDEgvgrb1Ne7vdI9mXs776WrUnQNDjEyvl9um5hloY8
ZG7kqPuu5iZRb+34kr6GiryWi5UEri4BX6wPKYHQw8g91zDM2+0RCu3QCDI6TfPAKmQo2cXD5tOz
1Vpdq3xPfcblCvMPudrNLdZ6gwABoS+dlxTykMDDbflZCxwvj9Jh57drK2lnO6Hn4244bh53D73l
KEyoPu7CHaaRKQq76cdOb/F3UrM1juK1Mal/VLUq5GyPOoKLJTGya2X/A5OXkxUiIrvuVSMFDSlB
k4YybIB4aWOGHhe94Gx9pt5Kh2Pvl8S/MBJrAxjCDsS0+iccOv4LW6ULcma1rWB+yD1Ijr2Ph6ip
f+G2xP86v8gtFueFzEThEBxOGQoXRB7pyWay7R26jD0Ndh53hxq3ELaQOKVWP6AZe3ovYYMSAPJg
oDmV/me6SW2nQxVZDEuBrJ2V5dp4JYQZOhlmL07vvhJvXLNcuP3PHbY01iviASf6Wzdv7oEh+R7y
IyNv+kvUjz6ilA6y+JU6ckZERBn+DGVrktck6/O60AoFphOrRnjuR+aflb1tYMMeQYQtzJiQyPNA
aOR4ZurDcxFNIHOhAnclouzweRLAN7g2/lnoCkMl1VNWvX6mQoUNB6i3NNv4wi22MH6ZhA5DwoUg
hQ6+N2KkrA8X0KYnZo7VxGn0H1ZrrN5156mC6/M4CML4Gf1q9uMHSHssMBkmLLgRNoSFx6cnUjGm
3cAcub0gjrOKA7jRfm8lvOB/gFqHl4ZqS7Pu+aRaDLiiDX0+A/66HXTce0JZ/gRNgehX3/wGNAF3
QosTvSmr1WpJ+hH5TZVVECIQ3C0dFIQo6CSyXxpmuUAteWOx799XKh2N09IfCMCAmoXI2Khzm8kV
70ZvoempANoqz0Hwd9tOe6BxqycJ3MLc9eFJOxQp3a3KKYYsM2T+/kR6YDh4LFPteJGJRDkB5KBj
t382+dMX1bVKnEt9Lw0xtFNw/jbjD/ursufuRVTI3MZmkN3kgXyAcfVudoHDOdKyL9l/fh7vbY1U
YUZaIbyJZwWjZiuU3+5ApWxQQaruJ4G4jnvKiHdb/NGsaqIjbx+EEknQH5nHbuN+oFscCkQgNdHT
Y6ege0zhRKgFSPxjHJnxSE3XSWkXIaJoVDV5nlPKAiado/FCXisK9oPsRFPUn/lRffdOWMaCTqQM
3dhWqX9VjYGnpappqwGKCTr84Vr7m06O9uOUdISEScg1toEXIKzLNMDt7u4pOr6N12PLTLhW/95i
DHjHGWjCkrZZyBGel2InaxqpvDzWFAlEjGbS7+mMOdpLBqMgJRfNBRT2z+G8WdDdlnEct2b+SDSX
0Qn9kO7QuFOAaFqcX6pFZtI5eFk9ds5FeZsN2TfrjTwkVyh1+LcPJBb8hFyh7McHPkASc0GIvZYI
t6ySjZRALnxhiRq2CXu35taOmXTYe66H/rIP9TAk0RTsOGT61p9pFVyxn34hq+MqeRydSSC8NN7Z
kpIjz5VPaQZiL/Tl2/UUyUSMQa5aeHU23lxI3I0cJWp2agBwAE2MEPtu9lgYgscPMS+kwCPBz5z6
W1/0IQbGGlaKz4gQ+NuWQQepXccuFOGMN2Q4TRqsjWFF3s12+tMvpA8UpTOQxLJLMNcQz9ql+HTJ
A5zFU3oolii2igIl3dfn0XLdDYkdRBmUhruzZVlDnD6Zc56OH/y7dW3L+WJJNC8+lpfFZaN9QJG+
YlACFW2DSNeOe4pKRVY7lNJKYfgMwPIunaBsPwexaKotB/mjh83kDQHKGLlrrGmpVzleivaDXnRU
bTk446c3mu1AslH3A4SNY4gopRgfup5K1WnlVnxfmAR3nNLx9BQ5t/F59HuA+TF10w5l85PRjPt2
2IIWr2hp2Swrym8lp3ml6t8o18dNkJOQN+sX+A10kCBtrzV7g/OgU4gTxy0bhs0rd8Zl+1JXxJ9a
VLG3oS+45quc1LQPrjOfOm4AZ+5ktXILfqx+fNC/V14QKTxFemdDDQnyGIjTOS+dZ/Wh6Zx1OcBZ
y3QJuawbafhoUKQ0bxljpbp9RffZ3hYd9qEarhA+QlVaMR/icGqIWgR1/nN8SoZcxgKCBBZMS7sG
9Hohs2hupcAbkHEMAKLJYa0XZIctdgt/n/HFMLFxkq5byYLjHjha1L7Z9m435e7+1h39rJofgah7
CTvUFlLwFvpU4adFE60tvXx9gRhkZ+8cJN1pPXjbs0aSiZSGx8za7IzYIWuKjb/Mowb8fPxAG6Pa
rUevPPQLMPLJV8U+35xf5/NWdHVA3Pe9lHEaIXqf0myJoDZryjVaHGZOzmEecjR/Pn3oPJNj1VpG
gWDkP6MKAKEM0oOaZjVynUnpZQeEZklDEaXdiwtL3EWsxBKS4v5TMX4v6OvRWF0n7Ohmq2C44oVj
yllM9tr3hx3YQx+qSUk7KGcQzpeDqn7WHt/F1GXQXP8uBU2XZDBNce6pgKQA2/9vH1mCWnWSEOpp
nTOTshiy8UDxaI0D2THJGiFFroK4eFNkruFIH1IQ6Pw8ojOWCGFRw61ApWVRAmf5KLUb8k991FWy
TahCDlR3YWa6nqKFpPH1JAxid+nA4FobA0yPll09kCtmbsfxbwXMVvrHyRJqbqNnndin3KW6Zs9v
2Iz0QkCjNIJ5Ju0MbYdoRdPuVpapLHht/IZWP8BRsRyKhyaDbrLIXClx9IIRHfY83CySiiJ/Z2cI
xD4ZTfPonVSgiyKYoV2y1EkT11OWKuMVLp31ehZH6tZfQHfldIXQzt+jx46JYX/UdMDkhinpz0+O
Gd5srWQjfZvTZuFANe8iOOBp0H15MIQi2YkDGmeKQeVTKDk4W8WH79DrtVxn0XZFS66im3kdkP5h
+SpL5NdB1auBw7FqKvbB/YRp4qP0GvKHa/XrIZ8/GHwh5+UTENsCIrHowC4Icexs7j+NP+Z0pa9u
p1+IYbgg+RApE4wZTf2IZ50znHdmkBwdHTiiZXZ/lMEiAeL04avDF1JuRdfaEdxRwz2XTULhhOh9
BvkKhB7KzXU2q6C6VCB5uIZEi4xcAGXE1SjGBzcdC8yndSEaPDSwGoeIcwu0WsCrOXKEJOUS971W
K55w+bU2dCJ2IS5bSzwRqVguqP2hvOHMgdVOiGuwkoGfISXg7MZjkUpp8RcLc2rSiFSSCFMb1cd+
MxHlOveZxMM2uM+FNHJ3E6manQeV0RfzVKCkvDRm8gawK9ffbPorqdfqe25yG9Z93rPztkQPOHwl
eL8dPV092Bn+ReC2mqidczba/0LbyqkUORa/RgyJPRhOJfvBBPnRrHYGZd8MU0fhJyvRPT5km6c3
VjDNBerUh3OucQoScjuOMiDgsbcfF8CNADPt/dG3tUli6APwXpGE/EojjgIVptsp8jfSxGFfik2k
JHhyOkq4iB+sMe55aA63oXmF+0HSbrhtIlA8B2uYgf3jV8+Q2Moe+2DL+VWULCBOk9G5cxvwsevR
5dffZB6vOBPFLOFWf1BeEzSU0McBy/DzRvQzjZJC6xpft8uNCTjL3/5sc1w27qm9MLkdrW5dbSiR
7iF5emNVHBq3meqaHk9ggyk/BBo4BAmouyy3cK81Ppkr9TgPIeE5tfvI1VbDJcyIwvB+krDDd1up
xMhG8ezej2tMj06WYAjJjKTRjKa9NWjEHDnA8DAdnGuh3ikRbQNBtp7SdMPuK6q6BYD7OiBAupJS
+eWhZcYw6lsD+jdEiLaJhWAdFbzMf63Ve8mIfrhAi4G9hSUFBcy2VoqNnG+ofJp/Gl1Hebla/x4Y
jOOhkfodAfXWVXswuXQzEvGJG3dgPsYRoQ7adNrjNwkCdoKAeS/Pnkl7wLfaKBPYWbIH20tddX6v
hGtY/HoYZu7o6HqVXa9eiHC+lcUUvvjrG572A9sacQwr9pUk4le9KQq6UtxixeV4qHf3BSyakBPc
WBZF/zU9dbeDFA1Q0yPV3BrbYa7yp6OK7MdhZ5bqSGN7OHMV/h90aKQ++YMxIIBcFQd63wKGxkoO
pZ0DoznC2BBuLPjb1hMmZBjjQroTyw1/cPjoZanRTZUv8A3NKrE94S7g3fgY055OIQ8x4WJ5aBKC
0X45TmuoFLRJ4XeDC4SxjxGwqzpO87RZUkvCBYTkhwdvghL320wMIIfN0ZlssX6YXT90ymnzBFIM
xc7jIFLNSHeyT2DgQT6frBW8ElIcybLwcacqFzvnfY+WcTBT5tehjsFSpH3oaDPN1Tc/1hes6W6z
1ZS6OY9irZu7/lmJJpv3jGVku7bgZv6EHGT1R5A1pKtXxV7CpVA4A9EKuZCo0N2n86PscYf4w53L
/lgfkugaJSdxzjVZsZIfK5irTGYz9ipERvcNwICOkfnPHCA5/jk5cxtMwj74NcgvRxqblq9bWyPD
6Ka1UgRafT5W7+v7fyc2ZJJis3RQ/jxvfY0Ou5ZBxQ3JH6z8qytoAADUhgzgl58Cq2dXj9UM2tFV
AKgnKX/JzShkXw0eZ4z8YQkrfoNIcbynrpP31TES7b2nPkhpek1vx+WRiu8MIo28WnbrrnXN+ql8
jylyOWJx/T6ceRharX+vKHPs9vsGdVzgw3zDLmOHNocdCtXsErBGmZ1DOmYo1t6OCv5ifL/IgbqH
YH2ISbkZog0zeaj0apJUkJ3Dgy+HO8Cym/Es67ANFyKnErShnDrqrUi7DvYfdxZT+FbBSFh7FV2v
gMe3AKfiudw+uCDJHYOgzpoV+4M1YDvL8EsPtqtPHmHRzhM2KrmcjU02yJOnGrWBjYkSTjd/4ujE
/e5cIcLfGA5qSOS6bFnJo9AyzoigGPeRY6m8mk0AVI/sL/+1isGiLzTPpW5cSdBfd2TaijAQe7QE
5EP/vDOn/12nZTudMoSAh+jkJo5Wuyz0NCX3ffirEMaXWYb1YDiZGXYqBBYCJawrWI865Zyrb8kM
FIhxSQ4daHj2wdXGv7DE46NOjbV9b/9PCR0C9c1sfOaZaxWUEw1c1SqzP2mwlezaGQhOAsiyWDcM
8G69xVSyvdpj5E/Zn64n5WuRYNfG7L07HLNZ1swriVi/ZfS61WsICXLjAkPRdJ+UO8fyUpgH0iDW
mQveSJMewDZ0Baa40YQPAhRb2u2HQQ42/JALcOPXRZlitKILfdlp0qYoOtlCEPibUemSgjwWcLhq
4bNRsQIE0xeYTdZgXir7dZvvoPdH807KbM3cMqpVTUZ2OaImekZ1xJZ7WnmWsJeMFXX3kB+wbe/H
Ah9kxqDtc1rgpCA3zUdyogupKa/3O4LD+NrLIB9JaGs/JB2VmhUqx4dWKFytEtnDDT2aJINZ0+m/
rcwB0Vup4hwHyf/dATEqjlPMhQDVeINS5yPpiOubkjhL65NFxz6aVk5M9SUHbdN6pfreGMVff/LP
gRkqWyayFtxMfOEriIvOIoliRvSdWHqvIXSl5ueFACBEi7DxOJ+1KlAGsR1+m0SrTrB3WmXkBeMO
RjTJf3LXM6MHbGerUIvIn5Z4f8U4SnMDr2pmTOKfgtMe8LPqRoQQ1bbt2lr0WBY1AfqKXgMaol/b
6jPMAarNki/0bXaeo6J06E033u93q2BGkCkgkuK7+LvUZdWa6lR9EXiW9+xupkBZyJ3h1P75QqHa
LbeGSE4cfJgutro5bE4TMQiaYo3GQTV+xLciwPIuoIv/DprzDdUbIpS8pLz3ZqlUh5Kns8e1MOzA
YtzdCzpZWVqSAG8/TaePQPC2VEIFn/B9Ham0/QhX1C3lAsl1o9IF92toHuugO7bmNDsYUsTnTjh0
c7WaEfHWNGXcATc8cSyaXtr7g47ffR+PnXoSUU8ZEPNxGaFHKL/AU6eh4XkjfRNmpIyHSmA3FUE1
F5d28MyPncn8XWEcdGAsN/Ln2BKjdbH3dhe+A+eFsZVYoQBra7U5v/ju4LrYyA0KOCwK2wCZWxtc
CZIh8gJtvXzsyrKOhOwQIZpoQukUZzDeBz73CfpI2CcVHFOh6lHeR1iI2YJ7CRW5Wy7tBpuaS4ke
FGIDvhVkLo4tYTjVsD6iaJ04LWMl9FhoG8VkuQcMudNjaJfvR950pGRmMeO+lytVM4y6Waw0nYiR
F9G8udDBGkpO6NcvaalRnkFl//sfbyPfufnPs9GEa8tSII6DrYKDA75gKuWLoub7/FXA6fcLpsbq
eSnRxonn7Z7Y9GVBsanx7eyGqqaQLwL42Xe31zqZimuCGWXcSRolEWvKso8QAM/rpXJFXJuHVJGF
5c/MqULNZRnMTZ1XjSw+eX9rVobTkwf9Zqgj+q9UeRTy23C1eWyMJSI7DVFaxAMK8FQi83d4dlTG
tfYLhq54d46JDmZXWuvJUh4jF2a0Fv4lXyxrXeECoQyC7OTH88dCD9rGj+BmHpMRAs16FXk0qJfu
clhbcYVg7HqC5S422txkSIzs6orqGdjMnFJsWaHO/Vkg9qB3uL5eWnMJCZtGGVo7a/k5pHNjeuDM
6+F02NS55CPRY1nLh43EoX8IuW+yW70KsDB1jTHGvfRCXrkBCw3Ohq8si4eknLjN2OyMjsB3bJwB
sSHO9tMFY1l/KjIupoHh5J0gVlHh2mx5yQrESV2P/yqF77DvN2AHh+oec1nGimF1bYPdVeBRYvvB
gQyIr8VZsTluCjmE478dFyGVfK67RjUekus+WFkbkVnixkA/LkKziQtmw2/v4h0ntkxq9J+4WPep
UucrhM1yOkZueHUcL90wbrodBdamJMjrjM7v9C7xNloP1Wt72qifNwP0HYyqqBIy4uXh3Suyb/nT
NXWw9L1SkVWipxHezCV9s6RogT1HOEwmrbG5zXWXW95kdq/t0NKu7oQPQ8A6252rzkHcXMEEcXQb
4LK7Tj7aFlG2yJCrIlONl3qQ0axKWjRgFFQARTuJc7FQKSqDp1RFzsRplsmFJeLmw+QesD9HIS8U
YC0oZfu2++7gJwkQKJrfDcSau9GvvH7g1qfMbBTxA0yEDFRX1UBj46X1UEOKBvnxxUjLfJb0bltN
LA/3FL7PSbRloL/NQsReXgnOMxibMVH5MaU85lWm3ram0Me35+A/Nfxm7uQQS20qER78SH2U3Ee3
+3g2/rHoUh8+29MtLL5xKAFutaYqt5+VExhXuOgNDQAQ9ruCpHR52PZhXESHGdgAz6Rp1+QGqR8S
BePItLd031GMNR8kSxP4PuwzM+0MkZXHPhbT9+FXYWCS/2nqL3OBq0Su/0bGO11XoBAL5DsMgTgQ
pn+HLd3zeFuvBoF9gxymAVYxyrqt6EmlLFUnFuUB1kTB7Ah+P8skPxSU/EcboK8iotE0luKpBrUU
FdCBKOjeOqRr74f/OZjnUTjrhAbrGFUEcmtQLL05enYIYdFCpo59+jEAOwayRi+d4TJmyjcMMGWX
/iydtEFB6xyzg5wHoYyUohJoyWtiL/yEn/PgMCubYtnaqIJuoX1Yuxq2yOkCXl+IxNchNM5wq9uc
WcI6Ggcgj7tCP4hp7Kc5XHdBHcQZAHPtRKsn6eASvT6mNKUTahjOJ0mC73Cvw1oVg6nK/55cwDya
dWjwm3p9T4EixWBB+CuMEaemq075ZBKTq5QxoE3c522MUk+whQ33N0bJl28QkwuHs50iAjuXMYlf
rUBqdIOQU1GcYWtsaDJqeISamuTZffFcGhg0ydMIGlldXSAnSpJeZUDwR7UV3CZeMxIMtZ54zN3/
OH81qWlmlm4w5yhGnKOC0Tgne86mkWOgZDmiyM/7xaN3GwKpekUK1R567Ta6eXo60FGObqaQFeZg
uS+4J31d4eVKl5xm4Tx0S1vUqkJyTNtf46vBoO1wanIEnLucSYzwQ+N7L2MGyZiBFSTFxkK+hu0a
Hyi/WbsC8EoZClAh5kYwlagKXG2WSA8LxTJDvXZDOhG48BWWkxABK7LolzK8Q14DrBxaltpX8DiT
UTD85Onw5hC1UujdNE4UUqecaDnxoWmJd5y38jos/4a1CrBsJpK2ZEfjtf7RHgnV1+5pFR2mRM+K
2rEemIF26SLkJSI1PqIwxHp7F9iUmrK2HyTNCTenPsHc/kpbYv4sIyB7Hc3HvTf04Bk3wSZcJt8B
QqBKK9gYBa41j6mdIuPrIDorBLuqdh3BldfEqtt7M31KV143PMDMUV5KjHkeSFSifQ6j9OWgOGbA
omC1XDeE5d1es5873P+5I6D7oVTmXQH4we556vKDRYW+jvECGpFx9oF3adNrnswfyipIZ5eNn8h2
0Qhfu7KPELjVeTjWqPLFiG0evRr3dUv4hz2WUKBNAPCnCTM/XKcP8KFu1ndU3j7NgADICxz7hi4J
SyslTJd0SG9kyuBD5R+4yrxxWgnSGDRXWlPjtw7LshV1bjMRkRDspE3P7zKMIFKHt7aiB+oCvqW0
p7xPbHAYwnGfax69QgdBL3dVoVVWKikYPqW2nKGcVCYYdPlDW9ZeHgLHcTmRzAQGVg3GbTPEEsjC
GCjELOMdmmy/OeI5bQFdvNYmgXrFI4jwYNwVoDyutfM4YonCxPtzR0RyWBrjvApxEPH7Nz8jigwB
v9ytnfGjHuD6b4pBzg8mPxlURUXqNXtJU3/aW2jRZPjo5OCSegD8B7738EuYjF0mOAeJxCifNTAX
vgXMWsT17EgkM9oO+02qxeZBlVbCbb9JCh5/GSGSGGs3pu1kyqzuPN5U9Is/Rtnzm/zdJ7VXHOqJ
fjtmltN3fjye/cG2oG21gaHkndXs/8mMn87ze0znRyMv3sAoWi46reAqMphtbdpqFaFQofMcOdiY
NWyQNXmRimychKOLoq6Y5nix/pRPREX6/oBzbtMNLoI0K5m6eoi9SiQTm+8e7/aRozAxfYos3eQD
wBReK+aGhnfyXMshBlI6EatbUjSBAd2TTni0Zc1fXbag8lpxiP0Q5/3JJMCK9eDQ3/tf8gyst4jd
CFCN9ycDZw3VifcYl+ZZ/ttY0V3GcU9HuHrZ4Ixgp72iEzKeWjkhxPKlPjTUoTu++A1uR9mNIJMF
9A74lctORHC9yDxDK79fwGJQDLc8tCJ69iLuKH/wdIuNDrblTOjUdRs/jYNlmcNMiBeEvx+YZ3HT
AcUVFi96m/NSYxSg3e4El4wIlTsreGYPcvJvisFRotj1rYFG7zdk1tM2X8LAyqEmP467EYLet/Q4
gMp89NxZEw06Gn91rh9/ZpO5dOICe1KipW2sSXgpxsXMUCjPLdmXVmuA0szJKcKftR05/qWA6dAu
HdvcH4HV6la/YeDwzuv7p1By9Y059Y9R8PQqNYhO2Uh+Wh5R+6DX+dxTAgrUkXDJxO8TOLWoOqMQ
qHoZ55UZQgEqVY04icDFiQTWmzI0fQSjfyne08PudOkDUHjIbM7qbGFVQjirw19O5eZC0RtWZC3j
cdJ/LK5PDtO+psjd8rmarH2YvMxCEuZzk1MI0iP9s9zIG3PKImlA9K1TaKqbiwOYXChmyjfSBQyQ
CRDb52mYJ7umjUWtrCDMvKf/RW4Rh/0F98LYA1j12q4dMqQyOBrN0A1+WPZPmdps7pB5MMXLUbz6
gC3H471PKTclXbQz9nzLFz25KPvR7bg7JOFk7WcwZaTK1e9L3kV3d6qQ58khh6xPnyjy09dfBd7r
rpmczXqbBYytz/xRtQUuNmCtR9NUlTT4j3iIVkPI8MIk+68gtVeCmd/FI8mHv1ALphAbU1Unn8Sd
l5tuZ8zYlc5A9nAYV67TleXBZcz0zolP38lUYpFp/U+7e7aQ97QhO0GwXgAC8T8ClZi7fwrzwb8b
UUMyWcpPhahHKHD8xWydFj5vGj1lfab/e9VscyUHUzjCufKqYYNXn08WiJiRJA5WZyxqVEujhDI4
fzUuTcu4nUQLkV4F2oJGkq3omu9TlWfMtp/Gx+dL7RWN2Ddq6Nk7taJm2gJj3rPZH1rVi6ohdQL4
+kKP5nDtFAavNVOpLyf1wdFU623bXX8WIp/UmHUGrGEzSZqXfkiJttaqwGJLpokeAwRkOzXFDVXa
xnjWLBloT09gn5Doumf1VypbwxIwBThOUR0PevQbJ1lxevN0ILKOz05WBVM8w3B7mS6pPpSVstOp
noeKJ7Zt+vK5Br4/rX0faWC/r/xfrRVwIkMZJ6EQJoJcUvPXCkk/1gZMgxOd5cTwujw/4xB++kMa
NMD7+4CiLLnmmjCUNxBjyp8XEsdURztxxZdATqBNLMENSGhzHg+ExspbcOJoEgWsvByll6RESG4g
DIptFWN/jnbo1Npc1IDcFUy3wpOpR+n+xFgemhU+M9iQkJ4W91sUKU/EHf6pqDh82IfnZnUxl2eD
7t6WrU5lJgz2S/jLpYYalk/NzkhlF9cQb2SX5IlUGjbHto50ymj+9+NMuS0dgqly1Ay80TxO7/ve
32HE3aHOOD9guT5PYlxgYYzc9I1rXHwz6xU9TLxvn7NOGTeJSxGLqmiJfrv2KonFcO1onNysbHwC
eCkX0eyzwzAVL/qOdo/t4SehYOfjEq8CGSEaWnP6f1nzs19TB8BLmovHZFid/chA3qh4wImJ+75v
8fboxiAg+7+ThjJIBsDJf7NPEMoKSNOSDX0OSbWd7YJwzvEKtFf3LnS6TUUxuk0LuAGEzCSfS3Du
vCl2MY1fce76+DNJ1xwxGK9QHLMwk4q233oanUnUsBw2IgjWvhG3ecXdMCr7u54FPQxRn0pivXka
zwz8uQz7i5iKjYBng+2mzxHckhGCO/KlHOPYSFDQXR7cE1RCgk54gjf/q9GKGdrlcSpUvO5090Aa
4jPpfaEhpeVmZ8BDV8rmvxAyE3rQw1yYzZcpfnd1p8EfPWnsIow/IsVHNLv5DnG1ZUoql7ZjUHqs
Kl7Ys4ZuKBQ1Y8oESYIGe/w1dbUeVrieNhWV2mcTdYtxZELizPaPy/t/qZcMFeHcQm2Ec2XBcYOQ
nWyubmixQra9KWBBYain+55hwrmQ1TIt1LDXpHdCJnBrvaJjPtUFlzARwQAcucl+2oG37vpFihW5
EzjllY/M3Mu2JJb37vw+c+VwwWt1TQtnPJWJfUIxEFtZrROjpWV32hoExs/IpV2hhz9xJn478rVV
V8y2zl2AoXeN7IdhMvYUm9Dt6BugupIw7vy+5s+MKcOC7wqS1C9SME5deBx/A3Nvzx4sUOhxtuyu
m+d/oCeMyzAe5tc92hZMo+b/pogwc+D3GVg491MoMmlf5E7JHVjn/lgAiSt//jQTzsPmWHTlln3o
yn2e0nzmuPgDmtibo5CpwwbDCdUZIb+VFAXTIC2lmle11OzoXAjZ2JvCGmSMZ/rd4ETGV78ph6QB
pzuktYsev3uI/Y4/0JkqBAYg8oYCR9bXgU2WcG7kYoYGRZ332MauhQZrMG3lEHtj8SO1MyXShOZY
m6HS5IZCp5c0vxBMejcFEkAPna/6BEfA1Q4EkgJIPMSEfoD47lcgXbVGVLgOkxIqP+gjtRLpAczN
Q+W3m2HaxcY9dh05hKmFAa0ZMV78fjrnSWVvHrzoYDOTfUsJCZC4dtAfYRhl9y1lFJcsQ6oT0BE5
ip24mY7qNIQ+sxOsPKbHvuuA5Q+iyEytTx59TcztN42eyHj9F0Kj8b+VmtOvdygd/s+MyWQJpj51
sujxHmGdEXxrmEKoXGpqYYmSFQTcrTP4WOIJPHSFmhVWwbuCflPmHBHGq00gij5Un0WOjnCiDR8/
7xRn2bjuSjYIcYYszYiCYns2+LFY0ue9YF7ruldJKW4rV3vK+XM8k6PgJuHd12XeULblFbKEUUNT
c0mhZ2o43myfsbkBZr1WTGyT2vNJxUsi1WA2zNOCZnujXUyXc+fA4N7dgdtd3FJ1xrnekCFSN+Jr
cLwsuNi8QURSNP9Bj89GwU3nRX1gSVZ7ScubtUko4TGOtMO8n5vR2UseXsa9vNyFj3382rulS5dz
IuaoJCh5ApwkXeF6q6/TRjbSg0HKFXnptY1P4eHpE8iK2DjymFxQ2cXGx3GnDnDwMpeAM0K8d35O
JyKYL5kzw2p0TKAyu+drxr7nP/7ZMX6SbyEI0O6qNhSFV9STVYc2qBDuSd8eaoJOQBHICMcayRAl
HxEO8Lttk+SIsR8tiFOtPzBfrMggU48U6Zn4ImC3hLlqsYDyTxw8kJVaMbGrEss4n20yxdgTpY0n
M5urMr0K2tGLN/HNDP5nbEDove+c16Vxd8V3wOYcl2TRMAMtpX+u9M7YWDliu1/pc+5ubiGlaff1
h1DjyGsIG1znRyoKHU85SeTY4K9eF6vsYUBiV/Nodl9FTEjIv1KASRIOIW7M5qq+W83zaC2+zxHX
UMA/TFkKe+rgtOHQs/7vWmG7TwSS4/bpvSGDpLfy91UPzohv+64YeHuUQrvVvcvKsIqLsa0Cnlt5
QgOzqNXce5A3J784mVowd7xt6v9IhoZ2NFHca4p5gMVZXF1fOX0/Bec/MpLeyV6aOH0gl89hYxJS
B4pyTiW1Rq1uS5gQqp22WDUytoK+WE96FfSJyAicLCe9rfA5LhnIpAKTplJHpOXXI1dvhKDCXREp
4iiNkpAPB8Alt6FQTyh1ljgkuvp0X3H50B8lvA8J3cFubKJzaXODq5ewwOO8hxrY0YAfpPd5CIKO
uPjjwM225NWT7V8gtuv9ImcCYkN/mxWXukV7xqe06cf3zZ2ZxY6tCWUGYpSr1XtDY6nZssE1u+W9
x1GA+BDw/i1yLHHJFqWKNZ/esesMd2I65ZuMkwNuODhTmEc+o7qFC9Mw1OIwY2S0Wya1u7jUn2sj
biVGhQa/Xz5lbv03N5J1NYCb5rv84H8mDfVnsQOlSeCm+fisT1KeF8ImGgepFE9paXg7lWCPmm8G
TN+VS3YSBAqlFrGk0IOy1RDyy15bcxcyy8SdzzVNYkg8J8R5N0bEh7UU2pcCtAaUeSxwPic6G6e9
JchYx0J6IBB+ZgRl5YzwPVq1rY69L3xpXjRLEJPfC4l+0wauYegS43Ty79OHDo4dwYxDVUif1FdZ
bTPcHS5m6+C675rsqn0F9BwM6neZbwIWzcv9+HxlSbEf2wNREyqg9HpjR5qiJmi3MsWMaZpmvu43
y4j3W8Lxw7x5/feOaeKRaVGwgzrIqkc2LOM5C9wDcBw+RMoSECNqSCAceRAFVs9QS43TQtuB/aQx
khwwiW2g0dWjmtE+n8kKOaoSorGJGnGUtq8PL1fyEZvkCwRPktTk39gMoJMVO/lyk7lq8PDfk99E
kEuMBX6qN7ZAnnp6iKnwQFg8fZMPOPyY0qHHRsFYgENDdkt7AoNXAt6y0mxtuv6uthoSjSUxtvTZ
JyvtqVTKlB2S7RBBSX6kxZBFxJENpigMjO5zL81DC+gJeFdXZCofFPATD3Dj2+ZbaOFR64soOHyo
WvXIOCFBBDQL2+uui4AwATFtGcBfhIs6ZRC7JsRfs95n6M5XPwn6s8WeEs8cl0YZCptbsuQu7Pi0
SVj8S18z3VgmbQfqYI4I18UufigfuYhFzUUwumahzxBVM6wi+BvH0f0BabhuRyndnHF52gAt5e/F
Ev+Bau5NlscFckBrG9KbzzLkGZ88nPg/6/gJ/qYx3ei57hn3VR4gYByiqWBg2EYQOwN1ZESqcW7V
RjMLhwzFSUrvn/eE0CXKNGXCX4PAo+4qyGIl5pnXhkGmZt143FoFKXOz8EdJIq+/K7rEkr8jZF0C
iZzPkXbnk8cWkH/Xtn/YEq5mUTWtAUy2VZ/4qmwU1AhGJpqGdLBn5nbOM+g/J810o6Fjrpk4wYzY
SKlXCkPIhsYZ8OaiZdokHwjqqzEiTT1X0SyL+oJYzMZ0nlekXuVb4esqc4BG3PkU3NLkK+9JVyhu
PoyehxCZb094kuCorAr8rmrKNGb1EVe3RZaousNcOj+JdlDPixJdxpWlTioW9f+rI9bmuIyQwGIY
BdbwPYBzuv2IVSRQM3U74KyCz+0ZPnUltwvnbyxyf+DaZSuSlAkq5LDo71WL50OisfjpIJMLrcMs
pKa2eqf0Ngg8IjShyF2rwiE4n+GZdQbqkTWEfrqV5RedssK5FyGGbdjNrJqwRtVo3oAg7lOWCG4h
wGNqVRSwdtKNsuZqCriO/wuWLYSZQJP4Op2WWzbaWnAGo3wN5ntpmWNLFK19Xzlfahh0hJT+2d/O
zqQXPZH5Rlmr7Sux1kumzBSnTEIDl5bpR5eethAZtwlLwObvtXMKdx4+rSnXB1eA+Qc2p3IBlx8L
l1K9S4G72RnaI9K4f/K7BfQxnOIlmhKkNw2SNwS00KRN4fWYWofq6CxFkDSWxHqskh9xRSrxrxTS
oBHnpAEO4nz2YWDK47+6DTY4RRJm2FGkCBO7QFK76AHz6y5EXQ7R4i8cjOXLJV/4SV4133E57nwj
LfRzp1CWVyn7iopUtLMLfdfmpdEZvQfWZ690N16URxrQ6EaoVuZwOhwmgTGimmz81hxXO3lQvByC
1+6U9bSauNY3/tQ+yQjxb8m4xHKSppMZlV9eveSjJ5WebP4cZjMTHSKvYQhO/FJpD+sLN5EppVfE
w62m265DRzTOm2t70R+QzztOpMdDq82/flg59DcGXxftxIUYPFfYw7aQ/di4CxsW67+qAx7OVmS8
STW9b17NIWlH/jnJxR6D6twg+kYmJ8RB81wlyKlcv/qLkCbavOsy5FWED+X6BL1a943CbhD8B9Fo
w5juTt3xGbT9T89mKwYYhqGkrR/KtD7Juu0eIsS8pH/ve+DniMUMSiNuCrerATQoCHVScqxpt6Z8
zrrfCTcZTsuKwvg3+rpcBdA5QRvL0RBvcVEnZfcK7f6X7gFUQq26Pq8jNE9qUKAM3qvxeeNgBsNm
p00pzsx0xO/aADvF8i/VDnHv9BfMrfVDIhMd/ZB8EjZLNfpRX6hGzDpmTVSeQNI6QlnN+sxYG5hC
SAPMU7in5pbCAsL2wReqltzg417G78C74rlMFwDToIW6HnCa/vVbu3+aHPP7qTcCP8jRK+Hzq2qs
y2PuM3FT2neD1Wr25ACC6XPQ/jXFU0Qy/TyuYv2BDSKsRUag6brcxSc/j5aRSjom2wCaFfetuna9
w//AxhRv8SpGHqQOb6ho5ZXAECNJB22nHF5IxIeI+zWEoJXS08TNZ/5r9sIz98/ajIs62NyqsiGE
XcYQsPStGhdXX9LHuTEpjwysIDr6lkOBiNvovPV8c6yiLA9bi3D8DGu6EtFEFrbuhUst0gyDmxIX
Hci5rN1n6vMJ1OeksP+9HFNDGqweKDfVIv/tyJknTOCoV+h9RupuljZeCAtmefnIfeuNyAfnsJXk
sJ1gx9s5EerZ9+FaCCUk4FyMn39I+2zvHMJ/LuSQKhEmOdCNgfWMXHbMMbI9PXGw+aLmgUFn9iTT
VvMFhSn7+ecNfPW3XYwrOXgdgJkxV4ZQ6wfTEsLvmS4zZobjast0vVG/plbJjPJmGXcLw0FoV8jO
DuThCE6WAf5OdY7fZeiXuiNtE69m/jp8Rs7jeK+woRKk/dNERorSnvY+wFS2B1NCg6R4yPt1ucSo
Y9KTfWxrQmGWQYcy9sy/xwkh7/3Z90vYi2MFXE5PemSGU009U6hN9UJPF5rxJQCenU27UroOjhjN
XYsgp6LOZW4XFxgDnt4T5ZXdn/7xCuwIeBp4GFIbwyQszk6eA6OUX+WDbd+HRCbrs7VcxNQ12e38
0aLj6U1JsG6pRywQJjSGXwEJIeEXgAuJcpc9lxjVoKlJaPbeXVkkOViGHR97DYYnqphbIxVCGL7b
vLgdLsmUGFadW6nqFFCuFjv4daYc4PDqqwLoZ+5gXP4W+2nv57Watq4kGjjjNuBvlr2JtBk0bCv8
dH2AzJLpW+x11gOklIQwgssQ4UJo9RRKG5jjIzANy5HLlDaW2g3kNWs5D61v1auyydolmMzYsaWg
h8xhIPKBig1tlKoUVHcWlNzuJvq62DiftKmkjDM56wt4+aw2tgORF9XJ8RfXehtyo2cn+T161Z0/
gvU9w/GY6i3SV77srlg2EDfWHnasxj9EMxum/O8WJGvgYatnwlsTUoi2i4Mi995dXEZfDZnAp2GS
SOoCdjf68oaL+9hsoNPBuQTtKwzUbCdfJsIE2TkPXLxJ3wT7K3BTFU8BKzzJjJadG2wG4eaNh+Gd
4N5UshZ3xnLFkLstgS6kXPqd8oOLve8uPhxSm7r0SkcvA5HmMt6/FXCQ3dRtwmTrBnVCEOVOczOk
b+Mt3sGO3j3dS4v1Qouruu1MdK4ZSLiZhsI5TBKAPKKo4q3qSw1oRRveiK2kH5K/mO+dcjY+ZbjE
b8slw+d91NY/aFDOhDW9Keimz9GtK2WZ1QT5dDzQ99/adLn+Zl7bs6M1jQb/daNoGbjWwFt91pxR
aCdDvcRnpZ8O7EA7/N9DpTBfSEKkqMYeG2PWj7VuUA7i1Zlc7laj607BMY8cdxThIPoxYXQCg6NA
wnSX3LUU7IYznueDOhGblh33L4osBEhqSZyZnWjsP4ihxD4hLMH3FMc0+AR8/z7SxClfwsaHdxCq
bLd/kaKl2NdHmk05WRcRoEsCjM+kwFd0CgUq8p/+Z1DqC0mmwUlOYqPMVMLFTYntLK95SyuGqwYx
/zaTCvgF96exdhhzkxQrJzeE8/omWd0I1mdK94xloJepKYiIgxDL050CSXj+2erB3KeeHr/lZwZV
WBWt9c1ZhtX8vyIidlhG4b69iAHCTeWGBllsgVF7QwqjNgnh/jDqiWcStqkQYjt9QlSyCH25bD0f
Yu+zgu9wVmsJc1kOyNv1Mz1p5bN8ABZxJR0pWFhEUjPCP5SeSTpDOLHOIYJ0Cn+AQfKls2U+ufSR
+XlIUDY8iM6+T0ApQV3ZZUg2CcfC40LSqXcEckLVz+VFEIDFuZWA2zj46CAIMoaMBscmIESmL7sj
gXt2tLpR1HNImeMdDyLmrb4U0M6yjEVgdxqXDH9DTEh56TFq5w1MkfNngUg/MTlDluZ27QwgaybM
LwRACwULPMOxJFV2x+Jef6bgCSs4elPtDoPvrTP+wkT0Og9/CwH4rHOgJQV7curfM4oKvKRPuvmZ
+mEJJAi5sSraqMRvts0JviDOsnYFiAqx2cEY5kSuyIWOm1TesHpQbKV5N9FrDSgJLqDn6BdpKYKm
pdyAIv/x1SM828SaHva0aMCRvUfaHaMZWW1i+GotpdsQLBLvVn+1ss9SCtmPHGH47cayBsjRrwuz
BY4SW481N7JcQ+ilxC50XXTuCF1ndfWgfXzhZ+RjMvoTXVgUDDFL5LTw1SIMquhEpaEwWbKgt29E
rJGidAMGfjps6L6r7g+pkS7+9PlREVdSilldFfPT3ewcmQEXNerEswjPqhObbXW/X1UEarErk+bz
VmDZb9XycnnNTjfghc+zwkw6Mv+bUM+lGpEFlKMp2xbWUq6MqJnkMEYXsaKqvwXppUFvXA7kFLXk
BYguujrN9rtDMin05ZEjR1D6vIuUvFq5sTqpIGNs7uuRRrsn2wMamZTeYc5EmO/vr0SygRfUqUC5
E0ntkgbFlscQwSCs7IKYxe+eE02NszqD3dak0tZlVkkOQi1YEY5GNh7G5rQMjNiYPXAuVrNyqH7B
ZGebD186MCLfFoB7rsaEIZOG/jBGIH188aBaobWiPNXIM9kXY5VgnpFOTCY4+IGtjkwnVthmpKDD
w1J0tXjGSZ0gXW0YdHYtApqOvv2vyKs6I5Cksnv5X/77tmDWADSFO3lxL+mdxpQ4iwXsmNbqVY08
HFqZOUw9pWl1snO1LWWnJ1o9xw/L5qH94XwcN+V8T5QduAR7v3Wo6ECZBuPTBcoxREQkBywC3Q8I
HcHIUzUuGeUslSf+2dY7nEpDGvrDo++qHW7VMADp9CQZn5KYUdFjKWeyEv0D+XcOi5BbxfWXpwNg
F2O3GkdtDLqFT8AuSb2DRNkeSqGb/AiTXvLq6pv5JssnNGc7h/gefehQ/7DjvVCsD46cFtQnI6bp
316cVyS+jVRdSjjJYH3xIXNNwcZ08hGf3xWFK+H9503ezglr9Jtc/lV3Y2GrFl89FSpe8yYpEPGm
8Fh0nL8FzAPQPRYs1ezpgJxHlBJnEs7TshmKzmZ/VXB6Wn4rW8JExV4yt12R0ShBLaR6qgmPdM8h
t7DF/htkiG19DB/HKYfP3jh2FwAqMAK72/z4WqPMqGJ9hwxnL79ChCtwBDY0a16Th+R+POEo0hf7
x9xxMqMO+Cc5libadUNXQ8ExZdPnuqH/2PtZUJnl7ArAA/FDm0LAPuQwS1tNuacdSiahPr+5HB1z
D5ZGFbJr1i9vs/9k0fl01pokviRoAerarOLLhNaXfgaQHTXVJhBG7JqdRGvDChskFIKCPmiBYP28
rt/cRSxy+fhown0NQT1NbY9hU6Qmg7ZRaUTqqjugAnhPgG0Dq9dTRDajAu6YSJwXiUbu7831tMV2
oYBq8Bk4+1yDMbiR4GBDoQU/+wbducLnv6TdNId1igkcjpGUdwb1egLxtJfcN71ULlxDcdQcXIgt
YD65f/QM1wUpwQkqKNcNnHlCl4EaYd2FEJCyXWaaFy7JZwSEImPbtWvtv+4DkXo6XkLoGIItd7Rs
0NtkMgDM8LXRnCFfXD8sbD5GwyTzJa6rB288qjQxu/k61n6drf3OXSWwEWqi23PacihDGzNDaZsP
G5aF4rjc+0cZUgw1NqHpcOFRG+UNApfT1EN9mSuHwxt/51F6cmx00E7BTJNwS5CqtPDFxsJr9/eJ
vVQpMLLLOsJvflHHEW/hSYNKYe5VykAg4STMuBcES87GLSE2QNRnHXqbBTaRD8PNWD0ATSHzZMxr
6CFdJdk9VR11PKx71Ksk1p4+iI/AxzKs8qd6bSYS8I17+qTFwZXhrqzSfC/U1dymmBsaITyqy+6G
fWRklZ5BQE9M7bujfmAV1kAvKEDUZz/gB2Ye1e4shTOxU1cOuwEChHJL5vpxJdUFS5ovBdmu0VCc
moywZ8CwmlT8GrPwoQNWe21+t42fHGmYcyr0/i63jLr44+A0C9ahfHLXJIIjT+2o17MglB9Nmkhb
y4H/eQpgrxTEMHL50PVT9wtH+2NH/6J4Mcb/2HE00Hcr1v5e13JDjapE5Uo26VpKeXc8H170DYcO
kP0le9XQFdGrMSKbTx2xJxg6CekGPnkvZ1jpxPclUD44aLHhEfF+43cXwq9WOSrXWlJWuX0EMMy1
rdBwbs5hLJ8Ty2kCqRad7xmiE4irPbdC1ND/w2XrWvK+AHFbu0ZTkoKr2MdD5v1vryW4pB0XBe5i
DnQ20UNIiBeoeacGg6x3UPUaJtsHu1JTiHO53jzW61xYYwYWOnzOFuGR0M2f9eGE5QdqQEmTBDQ+
5SvaaIb4R93d+bE1/WpbBSiUoVRhLcfI7jL97YaqqqvRlwwIdOkjIwVCVGu/2X/nf+E9GBZGg7Ix
niS8mjBXa09UTz6JsxjLDa+tXLWS8VthqTWYZJf2zK2MB5lwTE0cESp3GcMSMghOUi0luTSplGi2
E5DWW/tNWtIhNkYxk0whRMn5lPnJqtWx5J9jnF/Nk2mxvgiIGwDX2l96aBb6J1VcetwHDh8HlHxz
AIqB6eEK9opjv/W8yqOg0rO4Hon66JSHjghLQyY7K4uc7iqREGlaIMRghubfOPNQOSn1IdlN37oj
ijZukvGFiCNhfycKxpbbZsbZakjzPait2DAsaAaUevbQWwliTZBywOwAHvIk72+DNweQ/DESbG08
KtrEf4WWz5EgpsWMy3EHSqp1vdvZCif1y8jdn38wU6T4/HjU6DSFty9QfeflrbrajDYTPvzIwFlt
mPsXrnOJowG5ZinYOZO+AWvRkHKWJ5m9R+3R3MkT8/TMdW44lQisRjIjxuOm96nqmM7NcSE14EMm
QffWQTBTvQUlkQNnP4/0nT8aPJsypQURiW7/cnNihLJKyuGm6tdzS5KXLUTg23y6I8FF7TG1mSBj
1ZhgYSP+SjWcLSSaTLwRXkJzJ9Ypm9lRNOaiOL+Txg16VL5lrOMSVbmURkhMBnlUCA/vrUqV7RLM
0FWc/BvSfuU5l6rRkADHiYkpnTMm+QAH8w1DzTrBT60dUrGuwouMsa6iF5Q5iQB4ap/COQnngbEW
yJX13qFS+I48olIiO9/fWrT5Rk7wyksgrvU1vQm8r2g04LeAik3JooIvT5o7AzLel5bZIMT1uUt4
401IAYGXPn0KPdjt+KlUvK6dBcl0G/kXWXDLR0PLvCqPR4HXmxNFVHQOf2+DVnWPeUq86GEvC0xx
EhYxkRxjJIEII5y6IX9V6TiaMHF0mSQ2GugyDuw7WiDO1mElAFYC4Wsm7+c98j4U3AzMjS0cw6ZU
QoxT37d4M3FGiWZRLgku2j/ng5w6R7yXqhufaEYwbHFwA+M8SL9TxNZSXGOZEn/g4FSXIfonBM72
04fg2yjordu5O5yNOuexJh7G16P5hFUtTHIXrIEIx1lBeA6KUoLQjQl7EG6Hj2SGOh8jGoQP6+W4
Z07HXzEY5UF+tS+NGyCmCnQEFQSncLXWoHZxV7VCsFGsfgTK7+LXREVVJCYCxg/IOe55C1CHkx97
0HhERmBOUJAXOOXDF+Bpp4+0tjO8BbxoraVdcJL2bKrMn+CppGWPqixy2bUvXAEimWZAZkogm5rY
WwPf9t2+e2NRwoiJSLm5Cte1UPEm8eg/O5q+vgieyUvphogJlDa4iLivI03DubFWRdz/juFP/W9B
uHkThtwGJZ+apSRsc2I2klWi/6LdQlSIqC7I6zKLzyP1hrvtdxcws/B5wk6USDIwmdrzmMWNn8sz
BJizkLVBBnKvpZWUVr+EEZ4mQu8BOuMVhCUX/j9s868p45aXYF48cfFoPxpVErOF05wi6oyiprFU
HImm2kGLNneYXopUo8+SjNumev5TF3Nxf02IuSw6WE2CNTs1AGbZ9kpDLtUL5wFtjKQ6GaExDT0L
FKYOtlfzNKj6HyYGfJ+2OoSxu+HWkAQRUBLa+wJkCdnrm3f6Ht8WDpAibGnwvFYhxaegL7k3JcFw
qrynAFsfTNWPvNUHuecX1zIoS/sisaKYPiIFa4siqXclHC4xc+7jlCfgW2rw55I6UHFhBcny/jE5
tEOzOv9eVAZ7cY2wwCI+Kb4XolrtTnfr6lTAuoi7HBL41W1NrYXsosSmWjaQV7EVNA6cZRacE8xG
ZNrWqWJ55asxd4e0BWtL9HKm1IkS0Sm1Akswj3OoB9Y8IPY+ER0RGfD6XffhSmAxrMgl4mncUL/A
+AwLv9Us6j/8PW4iwRsWjOweFrl90nqGXdhq5LK9seWIc4ucST0TwMyDH9yCRIJ3DkVjqlesCJ05
JfVD5Cnhhtyg8Xh4KRjkNZWXFPnKH6XcKLXelCqGWCbDKglQzYwqdez0MpfRFFcwVRLGdBpBaNaK
Xox92jAwaakrFSTIY6InzuI7BGxGPEIDktZu3QxcLqHjecDpoRwrJPt+RxzxesxdMm5QINeMQ8qW
JnW8MFcmpl5oUoDCIq5UPGRtVAApIiJ1CLFCjT/yYN8ujqV/J7LJj4d0L2cqNGrwbT/C8M3ckYdo
efHeeBKljKP/8/9it4HKhiAm4aCdR5llSnGDb1G/MWLX/hzq8o8Jv/AcJkHI19xIJvTCya7mzrxR
iRCcVH53PD52gLN2aJBT3i2Rn24j36X8cyJmFA9cPrmaQoFtOR4KHoUBfVLk3NKpjp37RqfnJndU
0sJCLeDSLgSzqoi69+XjIRxGFFc4k3NpV//H15YFmKuhvmiuaG9mWAu2V5dJ99LuJYnwceiFwtPF
rY0fGEuGoGrsB+OM7z8raqIV6eyfwHIqkU3TbHFGFALJ5jZnadDPb8FFtiCIDzuH6xYLYV1XgZ19
QuvJojtYSvgKTnr26UmAQ5I+R1CFxa8WsJ7cpkOwZc1C1HDVoJAciOAoVJ+p/4qElKresOD0c46R
UNgOAhFhM9wWmv24Plhs8qL75u/AEwaoyZo0WeAqUzcY2+CFMOY79M4CDD7XbJ9xU2o7CsgaR4S4
NRvKcr/0NJQhRoiCX8dajNcP6+lN1IG4IzMdDB2amlSTcjmpPVXJEybmxw0AW4K03+FNnGOE1+Jx
XR4wX4+2wA+9xs5OaFLxW367SCKsZe8CQUxd9mSxe7epZ/BEu1Fr/RkWqRsPTLC4LQD8mBwdxKzE
TA5cHhTj0Vp7fuYblxFJkBsNFgcGrH9/AOnL2ECceql6NzY1SrMIEiTT54ODNpPFunHPKqEU/JTL
e3Dohcw8NshhM1gDE/omkT7rkZfpiLa42L7MM+gT1SHuvgRML9sZj0hxNeRtBirpX6HnKm4X6Vwb
mnRGwX7z76EXHxzfyKQiZZyahp6cvQOFHwwJZn1IvXgEYH5LmACzhveQm570S/5prTO629Ag5BOL
NV8n40D1zIacCgg7XQ+sGOz6XEAntYlF5nbYGDwOZU1oJfVKURtQv/bVO3xDePXKrkWgawTiSIUB
Qs7gg/6j1WGNKowVeC5kb5xzGseNYOWhrtla7h/4bvdPzOQumegcn8QqFSdA/gpMKLG4jl3Gwqdn
51iMx+NnFCIEgnHZQYya1AEKBileJLoy3ZaE0IzJ5HmENAiNWaycgupMj8avgfz8hbl5Lr2XXk3x
0aVolXUh/JPe1/v/orQozsXAjXh/b+WVIq1zfEnJA9A3dHhH8WeZFZrD5pElYT7e0JMjlHtau6ft
ZUHqSQ68I1GEGlnD1pbB/3UwCKcVFjH1wwJRAz2pIBKbpVzBQup8jGGFiUw7Kw0+jHTMyTehkjoi
FC7mqwePQITl1QZ0BskUwiO8vXLcCeZ72cn6OggAUDANptuGhFF1BXdS5ExgoL/Y9dTjp9DfTfLA
GCw+nSsoShCeeH8Gy6g1sAIA3PWORaO+nfCqJgiZ1Mxxj25aeYfE2aaJXn8LLMhGDs3bs3aIjXuA
ssN19RVdjArKGIzB8mSQ552IROf8q102unjL15XhM4vSUJotdBlD9y8hCmk8uYiZmeuyFPH6ybPc
XqCVnOK291MBL1TBSiZ1j2jybRqTFopLHOwDeABR0NQvQKsP3iJZPlXLcHbVQTBp2oF7uso205fG
o3dwf6mDXaQUmUXBzvDEdQ+lHvsNjcjAaXa7PJCHoX0nLDGQz+lIMBMJKSAYrCiAsrsvSrk+yLvi
/NygYE8LVaW0KUjyyrtBHr/jpTW0lLom1bM9QA5CCnPy3tevSDQ2UAZd344xpeVzjtxse8APSkKd
8PZtKDEwBD4Y3C80UePgqywGZUumN+YRLm+N6cTBNy7K0XfPmFvwnAW/5HBvUwk1+52SO/XG/DGd
eXvccQed+03dqEoPksCMGoDl2VB3NfITPOnTcWa2oEatfVKGpk6Cdc7q/bZ/r2bg9y6MxveBd1eq
mIYCytB8wwesM5SgO4ut/ymWO5UMtfZpmrCH+gpGFoR2iUK+gU3QiEPPC1wmtyv+R9DhFa91I/9S
OhesNb/cJwFKwiGumWFuNt1lUxiY1FNnfnimlx9jkHNO+jWSWMgwbc3obRRXK4bfs/H6q9VEAVR1
4SWGkLM9EZ3C2BevZoV6byn2vtD8TL6tcRGRkOYIIMxln/dnVHciAK3lZn7UwkrHZTpep3G3dBeW
aFx+JzgBuhcNfHNY0f5c6ySIZItKU4YZP0e1NgHsdssss9odt+mu5iyOtUdo8GIwYxhsxk39oNo1
R5rybe1yjQKYyOoyoF7y6/wgEQNVzumbZFsfC/67aueZPblFgLgFcuAI7fKV5nSQWg+rZUiwlUyj
/EqT++RRMTivZCEJ1XP/Dy6HI/75g51Ewldw8H5X1Py6gZzYumfKewWKcubqMJlZOBEd1crnbRcy
8Gos0Rh/pIFNsSQ+wlLsGr43SBYHLnBWS938zoBk1P3nhrlmmilgJkoU+B789ytPBH/lg6eG98qM
/PUdYusie03eVCAVMCuwdLGfSxlo3MXOneHW5h8ejV0zHlUoI5b0PnEUEY7QXOia6XlHhHYFassj
bFYSKXpT7fxxkYHTTTgfZxSrr/rDXvUswev5MUC337qV6KIHzol9ouQNxTqavky2f7XUidL1d68b
RX7XpYpxhALULgJY3TmPvhmObfjJnVV8H26O97EFVy+xv/9va9HS9P54lVZ6fccUd/RZBa055Ic1
B6SGOMuy6aF5PIGLiOmZEvBpGQhMzhO/smJFOXTvO0F4+WDzcXk9FyJz/PzQvZ3rp2QM+K74hjVR
H0JpfYERhg1lH97BwpPbtZFi0lC+jW3HYQNJMYSJeTSW49ofqZoUHt9edvH43de9UBuHYdfdxeqz
KbWk+tuXneaDVn4KMOBu1bt+EerEWswi7GfOPhnCcnGUlskTifcKK7SakeTEPgnt3Aj4CXBBi8rm
i+OUzzMcomRTBYMusfzcIoPpq21RZB0EuWkqU3tAVjI6pB2rcm8htE2zx7HRQICo3vVoldDX97AK
vahN/4xysQV1EDhhShy/Vle1oID3ALct+a5pvp2BX2PZaYjikz+EFyJbgIOkYGmJdR10aKhXssQA
Ro1KgWlR4SFxdTy2EDs1chU+YOqgXd5funJ31P4ToC4fQADS4qxoHVMvxPj9zOKNMo+QR/3Gww0X
ODg0eox0Snl62gNdYppXDh+9rg8UsiEvvL+NB8kj96dG7Q2IM3Ajp5VI1rRUo+Uot0xRoBrNhJeA
uei7wlYOOxApjWYryxrnqfArUpC0nxpp+jPCxZBtFbGkJK4Lx1CTvJfdE2+8ZG2dwosREIdq8FlM
OX52v2D8b4Z7tmcWVgOX1Vu/hP6gNX4y80LyozjSEofrCmG3NIPN/kMgMDeVTnEw/7LE727dqoJP
Cyo+2vlPzmYMIhPEnA1Cc18UNB9Ch9Z2/iLzzvE1ubWzoSrexsIhZVRf4O6+/oGAFjb6bjX8+EwJ
6X2BHMPY/BOoG9d+z9q2r8AVetGqg9FtMVECsRVIWlrKK3PA6QLdlKLD5/0+X6KK3V5oclJETbW/
2D8zLtHK0abBhlEzubpM9eSAzAr/hNd1ALGXONUnnSn09+us1k8GxEE3w0NAjncRLFNrWDJPeTCx
8KSZp4QW0ZgdwOKOMPqXVJ8tz9WkTL+Faq/17MDvsI9yXF1/AK4kYlBj2AZlUi/bOWstUE/HyZEc
HuAyndwwHvjdT0Nabq8zCnEbDiYKBY+SGkWehIbOCUWxX1dffge4Cni8PMN7R8S2uwLwvaYGu/UQ
76wXYvRdEvHEZmmhZ+YSjYrscyFbEFIBfIRb3Y4Vfg+MJ4aohEBCBPU+g6XVbOAg1T8BWyj0O4h/
HlyvE5wfEv+faI2Wxiprw4/YWPlhXEB/CSoSnWqJbETxIeQqQNVM4qH62P7jSxR6hO4hNAIQ4ole
5XkKC47OVWh3xiCODWmRrh6RNSKbaThdQ4Qnemxdjixwis3IQDPewyGG1naonbPyjIKvmOteIstU
B5DSpg2FOQbTyECggTFXahokaDaCY0Pflbq3k1X/oHu9j3UA0BlMeTwgRSQ7bIJmvIaINhMKFoyF
+GGdoQG1VuHAF7ePrKHPdux6sq2eJQ/kXJA8j1u+oG2chp+sTcviC5GYVhDOeWPJOkgyKdx/bRZO
pGd3VfV9npS1dW6b1BoiJDw/8oqdm+JVpA6VxTxux5FNBGKDe6weAc4oYqJzWEZZXv4pzds8fevw
frapxVJQJAN7dBQwOSCCd3uJXAv8Vuymw/bO3vSmDek5JyO0P9QHl4LoVRBtokjX2azar6O926IV
/krRxosO+mVZinAtqZT7TQGna6UUUNqTDf61cPnaCTHyquqJAXy+FLGw6cY6TJyTVodj6kWZu9uS
Fkhmc6eNKo5PviHeBjp8UipFCAfrGdfjBaR+154cQIF5voZRW8y/578bt15UmUx5IoY8wTQUe4Go
1d9vMlSWC3OuuLzhi2Eh4VkoTWAKNCha99aY/yTdSG7LgGV+HXQEuumseFx5U9TKjcmI/ybxigDE
PNr+zqCHxfs0RXRZXSun2VfgpQ4HHnmZP52rZj7PGuMVm0kVLE0yTGAaZwIz+A0V+ZsGhetBkMNE
h2mQmA7y4rK9mxrLkOmuW47NSrblFPWsWmVhsIcrbZTEyPMCMnVEUhdKRbWWjV2sEGEaZFWolbR3
LFWgMy8Et7WMfL9rxwiqPnj0VVv8KBI0XHDfynwIftHEb5oiDVA0sdBp1u8pxq/+Ymxk2TeY8di/
Ygy+dvOFv2Eg3Tau3nVQfbvc5vq4U4ibLrcOjV1KEB7CZ6eRcMsYPMDxX/VbpcICswoLiqRtIZKP
zJJ9Sk/rS6RzaRJs0D+YpbWx6tBomSP8YtgkHO2XhOMS7c6q09W7AboutT2mW/9Bn+3vWGjpZ5k8
H899fo7Z7p3nQbc5CsQxKcBTLu4S+bnDQi+k2i0bYiZzsN33JhA/nf0V+p8SRbXuiHzXnNMwgFxm
lG/P4gM4LIec4RW6KDR4loN0fNi7FTCydQu/rDBTdLp6qqmufhfP/8HzSp1jniRHm8JuIhmmfDUQ
6h7wGbFo22Wh0O1lL9AjpvPVOCm/HaZTHtNp8mSyAej0tgpQQ2QM7zzXf0LDCCaopdy1mEW+FN+A
RRx6mRodmzXo+AUp2ESJnSqrIu3XHuV/u69sL6+umV2sf9RwSeSH58NKsJ2sdwv+XIT9XQSTMaHz
f4294YQlhhN5mdwVW0YOY2M7yp4inlR40vWyWzuN1CB+jIbW9lLDr5J7B0hjs8X0f5jTGu30Ovx4
QWh+NbJIAEWFRQo9wSHdEVXICOXSdPX7z7KJ1bRfjpt90dv164v2t695m5QVBt2BJfKuvquii2Gq
EPKdCiNsiSxXq/bmKE9Iml4HlqchYNlX0dxiYHVdFCtrJA/64Bcv52nek7dEcKtRdioo4IWtEjp/
WIUDobQ/TOeWBQluu0NMYLj2iSxnjpRz8wOQFw9Vo8XQvQ6G7kKTl1QOjWCKFexLVEYnYcSTNyyn
ffRgSkofkBr+JHBGYGSE4l8qIaeEAHknYwSl9J7ZPSlqy2lwGI0hKZZKEUJG1z1z/OCkgyKxD6Dv
Yh779NVSyd5Yp7prL4O4KT9z1yfH2wOM+68yBlPSXUNqhrPeTR4DsjVFBwqhCUfXHWL3g27KoZcn
iJcKJc8yN+n9FT77DwXKxo/nsHeac2dKBpsVrqw3vIpSedNv9O5MN6NFnWzWB3iF33cx1qyz3Bur
iUBVkFeMsGpESvl83P4pcr09SkmxEGwpOFcVvkc+fUjeM8Y+myPVl/a/vm9WSz+emPZcxt2TzhRp
3mkESZMaivy84J08jUNt9RZqIjkntIRhzXKu/cBMQui6mEpGWdjJOP89YBXJCysDzuyxSThAKexI
ojaOh9/IrTthCaWUkzoCZnQAxZuefJSwK1VP+3Bi1mYzAYUi/vUGsbU1rcJn54zcG1i5b0CqMgeT
wmPxmTKgXijXbB2Jc6nFPpGhB34oF9zSLQ9uW7xfpljlI/6Y9MQs4wHxX4xQ+Dtr4s+A7OmrHigN
bZq4BiMd3I9sFhAZeoqjDKgoYOkibUSbY2D/cHztHFZoB/z4/NtvXN6tu74zJu2lHK/c4uOJLyad
yaWNQmrG1RgvniWVL6sf0ljCF5g9cSDaq6gmDXLHG6ZukcSAXiTbomOd/oGooZVFIRRu3sybLX6n
e66s+pPdSJJYMlG4Nnk/tFZWSPVx4ocDbgWB8N/Kd4m3vHkfWKB5cg+bi8FgAyd7L/18xMpmDIr3
1Nb7v9DFlK41kzzHVl7v7DGEn8nVkFi+vK7aZCSqRKrom9k4tiqDs4XXlzyhZ1ckCETgZgn4uPdd
bNtVaxy3857320YypLmpbRMgg+UVmbMCVrMq1a31D3t5o8Tu7P2tCkgkKg6HglMlWzfms6pmayS3
hwi01Vv5hIbXTk3YdMgsVRq2eBdnxFKT9Ee4IE86Rm4nFK+K12xJ8/2Qaw18WCuZw6ewsfTAEPYN
n5f5zwXCfgxMql4uBXcHH0A5stPVbBsv7KmGIT05p+4NxBlqkQDefiGCHgFt/NN0YSmaJe8Vmj86
jmEVQVAF7QhuE60SSjsuImG05c0BzPgauziBZcabqzcjFpLCoNKZiHaHNqCmgL0ZRqohXj33cPLJ
5lxmxkVavVd50pIGERhLC+MCsLbZRnYOZS21gDqGd5sbhMebEYC1QdomP99X15c6gy8wgd6ZqLrb
DOKIM/bA5aysoB/Sc8VtZCmaWLAr4+92Z9IucIrOtWHDnsAUyqXpVp6uW0eDGrJ+YdBjTalVuZpH
IBQ8sUtkc+MpO7nah8TYWVXfufycuPQuFweO2wXWCa45mfUSIGkamRW3OZMtz7BWStOwHs+wh68E
m0YAamzSO8FNmTBtxvTiuc8dPsi9yzSeLL9DmbF+L8v6lrg6vzMFtHbFOI1yKiB4k5X1IawcfrqL
PSN6DWN+ck6dg59BM7tqQaBooUUbmsGepKHQwWhYvkulY50rk0jLyE9ipWBqXPK63G6wFYyYmAwv
t+DSilCv1W1R7tFgg9nh87CAs0+mOZFDUrj9I4x1wumBR3gACeg7twPuMBRj0dtTy7pa6d3rgZVW
5g3Yf4p1Y+VbR5tKzpL3V4KCAjcrq5w7EopvAr0co7TgzXKTCCSkEa069OqsUM3stbNnDOLkmekW
7sQoTAG8gazczGjQza3iXOPvwoWwk1gnjjkLS9ca/kcb1+QrC9oBX78PjizRJ6lAtjGNHzBisbrB
YVPFP4g1Au2NBuuLqU1Y4eLzY/il8ZDMqNJ9bEEhxvaoD61VTf/dLADfDMjjDsaYAPxTfJERTmg5
E797qSdkiuNKk7FDaM/8G2MMvi8HU1Dk14UqkOG519dY/1fiBv/HCE0w+6iLCUWT+RsESHSTQErF
9I4S2caVhHqnEY1qQ1Elug84+shmdeh1RZZ+m0nqYVvjIlaemvRe8BNrCxQ2OCj8Lq58aQM0vdvf
rPhpPk720lCRiN1tU6Yn55ElWvWhv0UWaePaxH48eWYFuCI6Fc0zXuHTKm7uMPk9AQMWlzYbLg7r
AWJu84NGY6x6ZZzaLWYdEsc7B1HEn2R9h8qNjJfWF3Pv5r0Znad14wNenl/cHMtr2X5/T7h0h6Qa
TvKyVNC4eabQ8/tHo6Y6I2e4BAplrEuozmAfwOsa6/gkgq3xZgmvdbYzUlXpHujlOyzprhPdyzX+
4kNr2Prhwx4JfjZu4yI5IRhEkSOMrJgZKUpVfqXGs/lqCBqMZWB4hUvYIk0IAQQkUKmZVVpJjY0/
Qwm/VufzQPdqkJaKZynCKWsA+BLRaG+3TVu3lUvOESAOV0foTDBRNr/+TbyOdL4nt79SWo1SAisl
h5F4zi6r2fTEwHklmL7vYyYxQYUJwfnetRkVVyyUgQqgSctyrqo13NS5xKPMbEoDm0F7Z40PB/3o
+CscLk2JuodH6jRaSJX+QxY9SHfX0Qn5AdNeRmq/ogV3bITGspz4HdMbo06zeRwA2eYJIVGx5oXa
0RiU+peNHSh0aqKfsYPR3JyB4wFhQFwtyF0dqrTrP61jDaQpzDhTfKXixD5vzlYcHhZgW5VqHJER
sFuw0HNXGdd2kALBRr44dodDOipn6ncDF7M9nD5QHBt24k25nc6IsRPtuyM2EbDRikpK1TXuUWS7
MYnEsDZ6jAT6whKachEA7of8efcIYDS/1g54EzKOFYEPdogoUot4/Yjc6Usn/G+nWtpbeg6HdSjI
SH+m6z0QVsyvr3Jm3R4nNKE0BMPuqqiRPDC0mXGHVjIE/L8shj3Zu9QOP4ay1K640vBQasuGAxqH
IQTSfY28RvJW7NtbTtZH3WpjVLdYZ9SSAhbK+fLW97vf7dys3ZDI90yEznwcd3x5qr+7TUSHJb+e
4r/kaSDlFeUazxHs7SRaYl58eyk5gWo9k4Ao4orE/Dr0kfYMqH90JDRnaAz8Lw/LxQyvvbnmnNBp
8gJTBuzdy54OiuNsUo4ttQLSFkEIoFQ33pa8iRMPGSlxlx7eCQiwkP88JLc8N7b3bI0EYazLlEG8
4QCKYmLKPnknvwHaXcMrdLVxK72iaUIw/2ntjwHlZ+/kaKFS6f33uGcdZABXC8yyyl8CZJ+3wGYm
P0q5XTFYb5bf0VDjiDngMiMtHTBIy7FSG0hA4YJaNKo3jcL7PFVFVMaR1wjnGfto+Sckr9dCywtl
BW+sFQg8EL6GXVNI82g1qDSxRYtm8qOAg7kVwG5i6tSqB1kdziLvQSHHt6YUioYL05LBGjOsndOa
7X5dgyREowT3xTPxmhAEh7UxaZ3gwmAc0TrdoALXC3LYDsEKvtqN8xuAp8ZIMlerJ33t2X0FjHbY
qMdskqjRETJeF1CIR3l2xp5kpcVzuVNSXtsq46o7WtAKjy7gKnZB4w4Zrg/cPW93/uFPNGA9SJ+1
2+Df23fgMPvMAqPkFENnWRrBPghFy6ZgrnTg24IgeiOdpROimhTrMx/xROoxv0MsMaS0nanO11A1
cUHR/cc4s2GG3L7BA0ihSKdEO1dT1g+3BPAfD0yQKTXX5/DhdPPS9DwwzVofsdsl8gIzOQrdLdPW
1U9KC/pIsTwk10SpqXxcOL1TXVSGV9ZT7IKQ5rBvhbp+3hQpmwxd4qrmMI57/8KHSf1oeLwv526U
9r3GL3hTqtoZ9Wca81sSX1lsrVNTFKHPYRPod1rI3jZ7P8uQjEpV5z1y/Q2Npz2voZS1+2b6H9Cn
KGMSig8C0vY0DP3eHm9RiEX2Rch3HEeQfSB4OmucO145j5FiC+krBblkY+6xfY068d4Q2oWJXdTm
qJ8z5BcXu76wflnXmUHA2PoF5QsxypKNTcRX8r6Q8iT2+cdYv1wRVSn9Dn3nJYxpIf5Nr3mOL5nW
6k8IU8YyC+rg4HkHMn6hNWgY52mSnukDQfCKZrbAsO9uPQK7VVYVzdwlHJmQbtrTVnuWRZ6Jnrm6
jR0NwtH1NbMtsWV2S8vv6cyItLx04+B+oQwnDgERZ4LcREzRj1CK1C0TZVYqdls3czZuQr/oMZj7
xO+Pr7tYB0NU8Qjbv13PvjDFcjNPLhTAUiitsef8lrepZ9eOSbzah4cVBqIVIiE67m5dJLmt2moe
7FjEKLUbYCc7T68yYnVX3PK4k64pXsEk0je8V+SmVZ41EPDVC1wcbrrnix21aJjUEH++TL3KcNrf
6ISleoI4+d59Mr7Z4uks537UkllSkqIWumEFjR/ajm+IkMXZAxnDBhGvZiaCaESdPA0PJLWCiz4z
DFvxXv0zKPkWbPOCrHknsudEyoSOvPdDdP0EIa1qBmkqIp7fxBjmy5fUHLRN9PZJqKQDM3pvbQtr
8Ln2JHTEI4TKyR+/v3RVOptvnDGdUN+ydJ90CosYpc2yTFp6N+80Kfa0hyJUTgRybi0ipBcMNJl2
LSiMPl0HPEFaDjtNSZMsDK/7au37q+JbkQHBmh028yTczJu0RkV8mgQFI0ZeDr3lh6+CUpoRxaXi
/jMJwz+kq9roaC27atjIleyUwE3p/nQu/rUW9RiTiJUi69TaThGQscGdvfzkXFxHDDsfRSttdQOG
p3QZC3BjuT1j18dXSymk3rwa79GCDG19mMoRyX/xCZJCsQMDcGAsyixLQX248rA3Vf6+52UN/hBh
Aq5vxQ8eu6DSqyPhTJB1l4ILlcQwlFKeBO2ymol71PzT7VTrosHbdT8LNf74IpN6pA3smqkSnIp9
CJdCORRPcNFpOo7XH4/QR/SHm7zAcsYyUqvdwC4JUWNt6xSeZvVJI25VmcjN/i4ZFHwb2VqRyEm9
gCw8GEDG8ul1MrHlnXxFKAvyKTsb/+aGKa6yYAD6aPxUUxlPebthegJ3Q/MhW4a/5wvDkwqGXPyg
5lSUUuS7Wk62e1tsCER1Q6/dKVDR+7ta3dGnF5ZWlBkdnN87pvQ9z/3RGaAuFiWy6JI22DA/reIU
JDIhGcEemG5jDDcbk47pgrAGp493ACw5x3U9m+6jhx46BoUVTGRbUgWf50/jec9L+iXTYbV2F0KK
BohZYTuu6rpD5NcnPrWAUuoW/HnEaB9GOL5BOT5NPapSD4FnKGnC2uD1Xrt7PNKJYAvdcHirIdGG
yPVFeTCeq91VlJTcdNRzuX4K0akEHv5gEwLbMAg0IsNV4zW3CvR2zwo/C/FcBrkf6eqYVJcBmipG
Guo3oArOJ9ctENnKmOs81Fb1hzQwlDtpzZ7MbH9IQk2bB4JaFl3DhTXbmVWlBE+RwSZ+B7js9Xow
0iMmiM2/mUAubPZs0qE/cgvGvH4J0UETBq7Alg7pvl8bP2w/q0tbzsUXrHVJAB+JsRMkH+DGbeDD
eWjZmvx+gId/HAMlOJAjLct7PIXcsBj382d8J4Du6t8tgI0y4RYuKJEZNtuzpoVZDUGTtZv59Ja6
tWEuXqM8EqUUVEYkPlvmPTYzTXGA2RKDk5UpSXHYKfA10v5MZw+6TGfMnCfHtN/T2+mtQ6U0RJcV
S8qMCmLmUlF/z8eIRMK3e2K44Bd9s3fvk0iEBNRKSV4bekd2I3c6sbCwVHHanE4sYegYkOJJGQmM
hGzeUIDC9v0RE2pgfFKJ36Abg/M9s9Tp2GcG3CymgSSwW6xQt+BuFq/9v+PWOqmq/8ILpPHk+je6
vjO22YTHhKck9TStvrsqwVgrb8dMJmg1524ytLZqGLngHE1WMsD1rItHTN9GWmHNJg5gZep1wZMP
EJndu1gtGLxaOl1iLglSDzrAfvQod2lT13xU8+lJcILBJE3yNUns+cLPUPeFEWmzIV6ClqeLjGt4
hseTvPPijpT/ZgztIo2u5Ge7a80pgiPiXWEwBmbar+6pOTk7qcWApLWiFRAlai2mGiE7aU03sWH2
G1CNMGvdPkMuof8/oaX014P5wyrRpPGExTPJD7ByDooX3VJpgl4ZowTkKlgueAUgia2N8quEqtBZ
1Cx/39j+12Zsz+1g4ma0f1gLif+B+a7bELq3fCzVIT6ShQ0C+QoHBE3Ab/bqYvVLrqhJBXWAMABW
yzqCf+Ng7TdY+hRSJLgW766t6VdhozEZGZboYAc70RZjrw++r6zkEcZKZQQTPYc+RdwkwRpQ2ixF
xfbkeRFr6RHSBQ0mppkhu03yzbeZLmFpHuL9S2D9TmxE4aqDOa2iuJyNO36TbJun8aPh/iClO0NK
pT7flsZLWYNGrPupSVRYxNF7r/oEk362HVLfunc2PZJy9XELabFYy0fxYIFYaDQciIg5LdGwyg95
/t6rLOjtpnYUUOq00HzjQgIVjRI/CC9MKxYbqHpNX3HaQ82nuoeGWFb8M6OnocqRLVXB+lCEgwaA
jPldj/tklSOx7PghK+P79aubaVsaksZUHA+pFGU5+6yEc9XXt6mWHVdeNRGWLF9kJO/vyF3uRu+M
sY16JGY2/zH4ZsO3oTJUtI4ZQA+hlguS+UATU4go12ut37+DDg6HQE4IoCKUxVo3MvM4nS5bOJMG
EQn8TZRXo160rK1nH963ybHtJs0593hxzv2lXS6fKhvRcdLBpWaCK37wdfF4ss6uZ7f5tkraGHsx
pmnzuFqHH02aBM70onYHN4Wqe3QwEnDKok6TI91/NRpIID9xOqoks9DCrkELRK+ap2ASW8c+JEW0
TT3t/Zbe8/GDFboL8JJKroQSg0VZN3JnEGKIJYTH5qizSI1FTFiE3VEzGmsuj+zXDDluFsFqbj2J
3urwMEdILK4yHjOkTjLWYeu9hYg1uw97QEWd4mrNubqEwkby5Cl3kc0H8Aj1Zqhq70zAHy91q/Cs
dR9ZK+FuT9A7ORlikhvnSuoWq6V3AJd3oGhkZ5EN8bpLrfqPhcPGRF/QLnFFATI7z+kyrlpGd8ue
khYnIS5740FIhCAhyhuuVWy785jpGnt3noFZzCh6Pf7Je4bWiasGK+HEKOAFReodS1ARZBpdF1hK
FfZvSCglyEV8FeJsF7hMOCj3nUPszXnB9EiIlaWTOWAGRIhMvn//Z8TUAgwsA2h67md4kV038VXq
vSr2/rM/9lAP951hsa77wxTcLrhaXLjjz01MnbkTM4KuIJ504QuLkE2BL7HJN7ZyieO9AmRoUmrQ
RxQn11GiSgZnCgPruXsBHxWGmpDpPmnmYeQIwO28y8VA7oMYeJm52YlnsNf8pVBVGSBjmHnuBT4U
dPFb7BYpS3EDl4x3NntzQf5RBW3hGybDLiVHHkTuWoag+u2vGz6/KoMFic0vyQIBEb1aAyvj9NJJ
eEYK7Lir2d5AB1QeZ4+TcHySr9XeRXT+AgpRgTRtpVnA9/27VsC73yYUUypwoCpdk55W72Bq1sOK
oFL39MnkdxXkcxHqOPwlQOr3YFhdzAnURtP0tw+urLQnQlOowQUx0fBtt/ZsbhsBPAPU0AjILWPW
zbwPEOAKLgrF0cu8/KT0/5ozYpidXe9Y4kWJzdShS3mvWUYb2JHYlC8T3m1f5iRadUHt1MrVN6SB
fMGxZXkFo4mCDtqGUmMUF7cAKlrKxTICpvceFpO8YeTUj5Fa+y7fZAuLUKMwlBDqr3DNK6KZOjwC
GUG6rDbE6FEU5RGtQbudC+ATE9B7bHJ6p+10NmSGVIpu7SEXQqXe3oPEKsyPft0XoFoCt8G+5KqW
tg/qW+JZW6S1Fb0C7gzlgEC2V2NdbSmGYEkxQ+fUjYu6K7q9YPZuX1T7xt8qcyyUXN3eipSO5M+l
U2VBInyVNpU/DCkbnDOxL7NbPAVbySzyEt/a9F4LGnj0cod+F0oqtF9diF1vRN7vQPemB4u121OA
NKEactlM6ZLM8iF1TpLYPlOgZ6QJfvNiqHFHAZPywCTbdg1dB2TJ9F6tvJD6JjDWwpdb4GgwlddI
TCV8QB/P6Y/4U/P21htKWEE36Viq9Tuvcg0hB5E7PeVeLCJGtzp+WhlLb7Et3okD/zwN9Ex+kI1E
W3cfv1P5iWXGXErwb+iQtcfGgXvYBvCN6UK8i1Vxu9DdidQGW6PY0GNfLbbxAB6soqTCj54jSh1r
N/amBxxJKp4SlgHeQuPVQBt62u4h+caOc+s+FnzX4dbCZ0JNw4Oro9Z4/ggiyn8NWHsZYnicIeQk
kYVCv4Al0h60e//Dg/VgFyt5OyCzUwo5FvfJCBRekenbOblkZ2zI10HGmgrFo78WlihuncrAZ1kd
VN+XsNqL5hdtYdx85zuSedh0tVb6I4+jlQU0rnE0kQ35Pl8Nq9t1FXOhdecerMHzqHhrzDOkut++
5zNnLOrwIWQbRWRAAdcXXnAzo0rh8IsgSvDMBXtqdsNqTskpyhm8dy5415gKV2h1MzLNyMMqhULR
8rArUQbgNOi4YXqfpxLJjHQRqZgWR8/7ngWZsDdicNuxzMoL4B+IOuyIJwKkpkOw7pqIkA5XyWVM
t1Q949uLeKueG5rdN6F/v5/WfAInAjLsaCApSyN2O4d4iYdvdjIxO+f7LIoJmcy1T/21375YfcS3
BDDUzLDMayY/yctqeIiUzYw9rtpqtMJ0AWD3/aiCHkzlHEyJWpr56Si/v0Djg9orxiSExovleJXN
16ZGStNf1XS1kttwBTi59miYgkstdgQ/MDMXXZS0yvI9R/Dle8sPadfmS7+jzDW5ox9CLZUOCGmC
ZwU5kBN+idbSfFObX0J1Ryaz4TmC0aw2wTxVrsJrsoJ0rxY0TsEwrA4gNEOkTCvOF8n4xLMSsNQ+
5H6F9u7Bdssnw7JS28IPl8iIURYF52MrvEDSlvD3ZTSf4in77Nl1VnrqK9jD2DrMGNZsihRJz5jI
8gZcJdcXYbF102n8L55qkSIPHVbxuU6l5ySBZsOs7KEFZL91PURNBFaWs9hsm59VKae1AlbUQil1
FNfqsjHbGVKXV0SL0V1rcnkMO8ntgflpQlJZZfXJmrqP7ZXQsPNq+9OOXZP+/MKQAAs96noDty/w
hY224IIiZ7Is1CZfHpJBLt7D1T8jpOFAlYWJUfKyh+1/du9NLJvxzrejyIgNxTW/UQh5//L43NMn
MQO0Hg0evRITX7rIku391adMNwyHT8r+CLznWiD+B5X/I/q3mKkKGYa9aye+QCZfxdvM/dNm0+u4
nyYTKBl3n9kfM2y6OQ3Q3/u6z5ILtEg24s2FK+3j9aa/v3Z/JA5SDlDs1/NdlaT2ocn5zlbQO9VS
1fV3K3fcfKn0lx3xK+ghU27zg6Igt0y+r8NiSiEpcuWQP3GmfvoHwv1dryp9j2EyOTCqKqXZT/Ob
dYN8WU2w+pTEZpANvPaNY4gDKQSxRqz0ApqU0ZpZGB6sYO97I0F/xBYxoxA2gbOTBXmxS7E6DhQe
qCsn1VNrmOHx1eITWV6TnTypzpTkLkB77quPwW2eQJxw4MVyAB0TEiyod73rcGluq4/elq3hvAXl
5BrILex8aRi4fKqCQnRHasOpKfuR5q+WBCXR3KV+HsdYUlTdByn9szW3OGi8gZhVt8psg8YQCkTx
hHLOaRGww3BBRxb0HqEWhYGMJbablp2sT+y7GAOR/pknLiTI489GdssYJWOas5FwoiOc2OGu3Kp7
j9WSjcZNFovCOsTKu4RdkMv8jZgzvK40mtbgrzRj3QmXLp4Y2EH/P4NkPoPdJ5E1NmVlu206nULS
9kkhbIdwVXiDXKCQG4A93poOwgie9l/d9PeJMLtVl0HEe+7MOM6owsvQpCDBkNxhfLib5HqKiXCA
jU6wXZbKySsrs24ln1gvZc7ODE7JhYdoQvkTciOxcQq0oirTpHJNGR99ppDOu9pfY7DjRe/IQULz
rxDYOqtCZy7Hk4+5D5n1Vtk3UXpCOw655zL2BhH/ifFptgfjGa6iEWl3mBfDpEePCwlgeL3nEDfs
PMHwIRl3vv6ktILm8qE6izZIZImen1rIQBVO4M7LLEGBhClA9rCgyIZYO6O2wd9HEEaWYuGwQDin
k55zBsFOPHW68F/cQZTW1s0SEYjvyFosYkgmiUQT4meMwxOdGo4Nk9KclAJe8rhCK4AHRdXy5Rbh
UGjs3GvP08r0uw9K+7KSJrk8v/zHvijh687RQr9eJLNmRfX+crJsXD2sgkum/8ICxam5tQBpJ9dU
lW+QV47JVFclD8AtLHcq+PX0IxJojvz7CGK2B8fkpkAUXEwpBGS6dRejPX/KGrdjxj81hgyVRchQ
qXFq1zOKV8IpGuvXzHFINYkyzIP9Clgq9EL9HNf7HPIbXVugtWN3w9VnKOt9NiKZ9UHfNXJqYuz3
ezCQ+Sx1Q1cTTxawhJJzGaHoLmwH4b7G3t3aRBjkv7mXYtyKgzEfPwSoVtQTc963wJr/7a8FCLOs
+JODJ5WpJxNSOPn7Dyhtmm2STqdLLZe3a/BsjfoR/FMSZ6/L8ROodw2Qyb99hR2eJ8ugozzTR9BM
6kLEPnha+6ZOpQ4qrpn2yF06PkqT4c4IjIGvR88RaEfAwzUkeAOh7F+7yv4RF6vXy250P9rnrrLi
CIvcP/h8p9maykiq4f0579qRuwXgghpP0XckZ/86DxyeGrly7sJwMaTHeDVCaKr1YocT446vGDhJ
VgCAuKjb/4Iait4xkPf/hfWLBKKB7uTRHB0B1bQozhPtKA31b9lDr/5IReu6ltgHTzePY9bHXnYM
4M7AH7LzULpwefLD1ENZ+iSibPGv1url+sZsEnaPMjubFiazoBvhXIgxN2Tf7khIwObEFCtONDRN
r1MoMWHqdDs6Y/0GU5Ka4RTXnnDVk7Md7nLwwBWiM10kp6gi1iXeCWIRNFFCvimDdHciiQ4eCXrv
WdQLAzQVzwiSd0yTw8KLQ2XK+E+TBFEpgEEeO4Zu1oTOnAI1F/3mOyb+boKw5p19CtVOyyHi53NJ
pSBx/v28UKpDzQKWQNG2EfwFNIfP59FrkhHewdC3BTzQr7WEaYtVRMomoM/Ois6ximxthRKHJoFn
UsgoxzdN6EBWebJLnAFcS1Uu2iG2c6ZdXsMamCKShZud5F5U6ms+0dbdheNUEBFKS+/vawE35EgK
5/0Q8/6mFY5cqZbgcWNIcma96A6s04+mlUN+NLRZ1mlRIYsl5GEgZhGwYromwN9iZ4V+/i+xJ1Pg
Oy8IQeYNubd32jSeJ6A9jaFipDXJbHxWqfOD4D3lF8AFzGVqATLYPK9eScnfGdW80/cvDteV77z0
rdY+/79M2yuo47HCx8rO6nsRyImm7cnY5Wvv8LVOUjBwsXbk5nC8bhaNfp83C4BQeQzQ0Cv8E/sY
c8RNSamYwG6pK+QTDmO3zu8D0UNhyjvnYw/VaIs8uHLF2lUqqcHulebItcS32Tq38MMksM6BHV5M
xLYAxRwrlEeuKYMyG0wf/UQRhYwBb2mv8CzwQzlwH9hNArn7pkYgbqJoT415uqkIphVy5r1C2RmH
qlf0zV2FW9hyC7K/b6VJ6RDbpb4zMqxkuEpaFSt2B733r3xnXDa2Xc26XH3p5Zgz3qBcT1hn7lXg
Z/xlczraa31+bdb2T+8WrXIB8uqkUuCbxjv257EE9RXWh05j+fFd++A11nqKOWMM6OdL23qYSnsj
yWuaXG4hTsUhOgI1YIE3vmtAc0hFEOfR0NHD9zlQNQzAuo6vO5Ua8ywxMG39t7M3CBrRppXojw/A
lXU8/WDdiZM/6sf/VCdrgga4S6c9IpY=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
BQpi+MIKz26fpovwof0EG6tj+BeYZO6A3Qpzek2Kq41JJrbmGhkDT7+C7Xm9Sz8XQEdMh+a0CeeY
y+mtx/xjCA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WuHhGRLbP3GyPISdYgPxd/5nkpHMwZqB8Umq9OZmfat1U7E+b2lNjJySHVT5ppy5CKOZpA/W121q
vEBbqCz2UX6RZWtYGCMeMVuFlBe8vIVwHhxFVoQAW1HW5/e+FdPQBPqEq0Bd4J/DL/r9wHPhiryE
Lz/6NHHynv/2d/aCi64=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
AhcvnfH8KDtkHd1SVLxFjQgtD3MXyyjUHFaMVx0JqSrXXJvFgojucfjXM4q3hhMObKf4kXmyQRwI
JO6jLyvPVI3T5nVyzOFs90HDTrgZLWBbim3NpueKtvSLtu07vI8EGV2FrQNjrqHUJ5we7tGAvAdi
Dj0dHWWwhGV3SmzT44uloRsGlImziqAuBnYu4ksEBRq/TRtl33Ll7IaPZHgrysP3J9pgeTB7whtq
ujKu3UZLWc/pnfhNA2P4vkLmiSVHWMI+Pbyfxd0miNVdL9t1tEQEsdUb12Z5D+5sZGh0hGahmn0t
idtGCyji6eusIvNwfRpPfX7pVKKf66g0RFPyww==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
2IxReJgH5Au7BHlIddm0piskV6xeaPSdijQdBNnmOgkSaTyLwwD7qttwa7Kd4vIIK+AK0oWgAj+y
deiPoC7crMG1PJvudXQLhlc1YEPzrx82RuF7C07w6GDil4M5FkCHD2rmUTZ9NJKZrUrIIr09fhKH
XCdAVktH9jvVzwnmCjk=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fn/UdMkf4UU2Ge+/JHsGMRGgucRE7BnrLP7viVB/+RG3nM3tBS9qBNGZai+e680jPHVdOFZSo0XT
DTXuEECaOL6sua7K678vihUjDY6bgK59AeBvoLrY7MLwCi7AUnsrYO/+JlHumzLF6mB8BIqEHf3/
Rd1se2R/7oSSxmCgnkJ+/oRqByZIveamIVTEe2C/RZ+ohIp6ObuchHbTOOuQ31GxvvoJtmcoHScq
WuAa4Vg63nA/PaSwey7rl1rmf6je5/hT+W0RFBTvkNFBqOZ5UD6eCVdv7r33bDrXX0p/NWJBDDul
urgERBCUfdUc+ckVTUhLRwQ/9e7+9kFgGtLjMA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32000)
`protect data_block
zwvji9mZq4F6uSDwFhMKvfVmGa6KlUdp5y7y1qCQybV5DswNUm2EG3CtlGFzJnMdCwrm40skE0+M
cVPH5mlgKaOMpWpojKBPolguRx6BSXN2cDfm8n/IXUE3ngm2PEZmVyyfUePUU/rZOqxCccyZAqwB
l82xC6rM/BGt+b4qQh/LOhU4inbReholXG7pT3YkuYilZaM9yR4lxWaST7GNNukPYrl5QcA80TC4
IdsMabY18uCQgKFZ5UzoUQbSJiRVYxltWk//ZifezSQqmfuXMA5/0gOZ0jZDWXWHaZcXgcNSlvdi
u3qtqTU0Xj5uG4AhPlL6t+NBP8xWazqKARwWeiFa1M7TdoPEMeoeHN4eI2dWnfw4VvP3zHBoTIQh
eFx/12S3oOUnIxTEDqlMqyH1bnIanTRdTSyZ5vxHrneHlbshuSK5BxEi8djhOjilbqL6IBoBBJZn
OkEQ8fKqNDscKZj6Awa2uBN+0fmrz74R1nvYMH/m4HYygqoQpm7LDn0Xx3n+ovtkasumM2C/iuJq
UytKbE/SCzi0DhV7jj2Pupqxbjc8s7J/pKUZF58sW0whXv3GNu8mhVRSF/E+UmGL9i5cwzAnnCrx
JgmXwtojP613A2swNs+Oa1PJR5tL4s69GMK+LZuYLqjzhYiqAKXN1iBKJWfLohDxy5Ob8MxMdMAP
I8ycYlCgj3mYWDZ+DlYdBjVvdbu4yV1vb8nK3vLerHNLyIG1Jw1Pi8rTUWhqVze4YtXoA++UTjP1
plpfh8OTSVyrnaj+5yPxrOVXfVkwW0oSXfxNYOiP9YYtZOiZoeoLWdcjU06DRwKIc2R4RsmlS+8o
TLSGl0TN4ZqZ7FYLYRiBS97O3vJ5CIz5inA2rpov4Jpm+kLPpKFu9dIY/Na2z0K5y0wFkIiNBLBV
1hwzbeT6qcTBaVviF35SK/D9r9LNeTrP9CGA4TNo6nqm7TtOyeGAjiTHlHYXxS9gEQ29zlIIc8vK
iVMCPZmzZ5r9ccrnG2MORByhDYh4HNy0Hiyt5+7AVRoo30CtDRRYRkm0Rv1Gr3n58wqaRp7beUkG
i801YUmU80nHDXJZgu9RVtJ3qT5n48/Syd5K0AciIonP6XEvijUmSeB8Yn11p83M5JsqJ9zFbTPM
u5KIFvooim4mHTc/UoA6um5bViXPpR3wBJDzuby752DjXbRtp8zB0g+k7MdBYNzB9zJuMbchogFx
EhS4794SFrYbmAGqgfUnZk4kJIsXEzZvP191NfK4Wmn979npu4nbqFPhUvMfRQWGBwXr8qgLyWGI
nQJ1fc8lyibC+u/ObGk7X69Y3H7LbWDazYPHAoBYjA1y5Sm0pcDiVfDQzmfsSExCk5y/cFkfLo1N
EUGxXDr2e3EkFajYamTfZsLunNrz6xgqzEjemZ66genwsN3Re/myfREd1kCUGHJluZYBGSYGtS6+
nS9X5N2MyETL1TC/NxBJ/vD+qL0lkIiPtr5i4BlscvIE01cHUhkx+hrsLfkZ3Rhbj1jfPwQ4jt5C
FCfZyw0g4yg5jdcgmXZ6bLMLAqp7niTP7Cw+toy5Ivy7cXglfR06j0OdkqfVNUgiu1dly9aoeAv6
Md4JRxXQj2mL8e6iMkLBBL/pR2gPRoSoGs6vJ2TA/60hbghGDi6X6cthd7IipcX1MTyOlRf2svRY
Pb9CwfQQMr5svga9/VkZG74rsgQg89V2gnBY0yiV+yz/ZzjZfGs2Mz/GXaajUHRZKwOj9eWLsrTG
peR9h7hh7cvaQ3wUteDXdHhjtA2tSXtWdq2tbbqq/nkUi0pEyZ7+vP2+5bAKAU1JWII9dxkVuURJ
CinlTwa+XMnxYIwq++J+pbTEM+OD24v5s9GX2OUqjU8E24K7i9Hil0vyxgkte9pr+GHU2Xsr6kA0
ce8xJQnvAzUC/TQABy4zS6lYlpfqRS2VtshVCUPNxFl+IwxPGEbn0xxEZStsKJKi//bE4Rkcus+Q
Gj1OU9Tn7wOTmzEmre+52hEAWXoM7iEZ9U1yfU8n/lJMffDoWXb1EldpgxYp/oNP7DenUX+KL0FN
QUY2pZhayqyhzs4hnVl+FfK34i6RAXyogK14PoZF9duJS95c4EcJ6vicfx1FymG7pZBdY+/y2ugO
3BQvwiDkVFKIQV5qRxtdbo9gM5Mmlw/36Myt4e5PNls5PWaeTUWVxf0ERtjuSL5wtln+X6NbZrRw
m+RTKMcFpTmdMdPV/WkgPXq3dH1Zfak7qamhOwm33h3K1U+MacrOXHZI9vMeCtcpsozSIpH7udVJ
kAzOfCoqPGdVXeL3qb/30A5OzjD6Yu2bh+tI4RED1VmCEXx+HVKmabzSX8q9RUKdcoguZZO826Ip
fEgWXJsfqbxceOaaSilcx/mk5MnzyI3cDF/xDKVoDjB/6/9us/Yx2ehIZFU7kNDCyPCqpp2DccQv
k8WQvQpHDDqMZXOeU1oR7rbHYBtwmJWiTsYKHqEo8SblG4IvHO9slCIjCuLfH1SczZ5QIxwxkg9A
FaX5eVGdyMg6AAGoYa0iRT2AP10tOtzogOcW2FwEWiERrr4Sd5z4bB60yxAVBfF+tL2YtwuZwrRA
gBPjp85Q9+RVV4YEOqQj5FEJSnxY+GMpYiHiF4EeMC0U9YL355s5paxwky13sSYEzxuAXMxlupVY
9f2/ONmmolgA/GN0gNWBHUrZe0mdcTxkMG2MgC786PWjGpB6Kct5aRJhxbDLxcQzSWgFaEuitWe8
cB9t3NWaGI6NFBHI2RmsTDDDa/+cOHizh8niD6TExrDn6+ooeCtlAgF8omoJfZtTqysjQsIhRGx8
17L/0jcUimoBIx+3eus3ChYXB4Xyjn0FONev/6lv2xTemnk26RUvbP/hZ+3JClC6Z0zPpDuQyGg8
s9EMwsJllyk/Jeiro1MY9tKBsxqELKCG+YdJbdet+L6n5ZPSHkSOwmAYCNm+vzUMwMG8cy4TpvOv
0x1OEyu+7G91Ol23K9+17UCTDL1UkcB9i5uBK2jPpmlyNrzPOoKbHVbyNgWjQ5v5PpddjsuI+03D
DCVrpUGXdYrawiGUhWbkUkh9SZMoaVOl3OC2j1AkVq6r/Wf2+C90I53ok1AnfIPCIOftqOzDd1mk
LmmzmAu1ddmPLjj3P8ZmCtYTZxNTMOI0S2kcSEHtrWsBEfqnFYUCBJDRmkcPE7YUpy71UZ1Eksej
x1Ic8s6Qjb8cYIwW5bmMTUkp19K2AgBTNdyl8eOB0mKmgzVcL4yHtdfG21DHFUBgbbLQsP4YFjTW
pY0kI5PLAQpCUwS4+heWjhAc48+yirJLJxgrsBjXPSQArzQkV+3XOrMcFXELKnNnz6o13x/DwfOz
wyGR2eS7R2uS+F5jKLzTQQcvo9nmWodYSrML/l+XUJgogdGG2szVUifQRzEy5DBBDz5u3leSIHXp
Kk+S5dw2DEnzIwaCN2ZOzoAsKXgSCDfb5C9PttDJNJ9XRcMRCNZZdW429nPe5YFJLaiaunsv8xtm
7JeJZ9hfZzwiC/ePljXt4PiYOHMXAJJSKedznigIGU7wWiKTK2HS/+ZyYusD0PwcVaiX5dfgQ0oH
kep5pV7O6vd5q5zw8JJg1ZYiwoY58CXe7ZPObmd4EyekjjD094vBi70hkFxdLjh+HeqJMNEtrAK2
27ZqC6WXsc17aQbN0RN20xEwT4yRkBn+6XYiodnzGpZnxvTD+CzQ8yKna0rVz0Vuq0r+jHztW9YA
sRam5RGyFvRA3NNq0+BIE/s8NoGqcv6VuuxRC/9DCrR/Q27scUpdxNlsP9VzBAXmxDDFTVgHJIwk
D08EkreufHL1PjRgNr2SDwFt/9BBcXCVHv2J+SMRxU6WC7jB90NwOQBzOFjda60wd/UXnPyeGRrm
s/UUe4Bhrodedry24tbb9WHtAsTbmCTe7LFmMO8j/Vbb9aIgOellZMvWPEpoR4m+DTj15zNg2F2l
sW4REH/6Fcs61T+WePz8nluF+BJMD6YQijRRwd6+WZIphq7BOgipeV9VgCR2Shy1mVBMZ3S3Ksmj
dEAY1gt+qVFFmyDfBnjM6rO0EJ8ZjQ1NsYTHpkn82RZ9UEKNdygcGk1CIcJ1HH9gPvbHBs8WQoxF
voAUKtOI1zcyc76oUhfZP2zRzNdYU2dt4aKuePHfkHX+K99bun0MmU/tUenRsXbzo+czw/pdoku5
5G9G5lkcGUzx1X0/1YArWqyA6DVe0yuLwYgAMMIaIoqXJWTASU0GzEzj0jOlxwchUcuLiQbdB6ZF
OyCYQVEa1cJyFh/rJbTcrEtos6e6It3ywVDEgvgrb1Ne7vdI9mXs776WrUnQNDjEyvl9um5hloY8
ZG7kqPuu5iZRb+34kr6GiryWi5UEri4BX6wPKYHQw8g91zDM2+0RCu3QCDI6TfPAKmQo2cXD5tOz
1Vpdq3xPfcblCvMPudrNLdZ6gwABoS+dlxTykMDDbflZCxwvj9Jh57drK2lnO6Hn4244bh53D73l
KEyoPu7CHaaRKQq76cdOb/F3UrM1juK1Mal/VLUq5GyPOoKLJTGya2X/A5OXkxUiIrvuVSMFDSlB
k4YybIB4aWOGHhe94Gx9pt5Kh2Pvl8S/MBJrAxjCDsS0+iccOv4LW6ULcma1rWB+yD1Ijr2Ph6ip
f+G2xP86v8gtFueFzEThEBxOGQoXRB7pyWay7R26jD0Ndh53hxq3ELaQOKVWP6AZe3ovYYMSAPJg
oDmV/me6SW2nQxVZDEuBrJ2V5dp4JYQZOhlmL07vvhJvXLNcuP3PHbY01iviASf6Wzdv7oEh+R7y
IyNv+kvUjz6ilA6y+JU6ckZERBn+DGVrktck6/O60AoFphOrRnjuR+aflb1tYMMeQYQtzJiQyPNA
aOR4ZurDcxFNIHOhAnclouzweRLAN7g2/lnoCkMl1VNWvX6mQoUNB6i3NNv4wi22MH6ZhA5DwoUg
hQ6+N2KkrA8X0KYnZo7VxGn0H1ZrrN5156mC6/M4CML4Gf1q9uMHSHssMBkmLLgRNoSFx6cnUjGm
3cAcub0gjrOKA7jRfm8lvOB/gFqHl4ZqS7Pu+aRaDLiiDX0+A/66HXTce0JZ/gRNgehX3/wGNAF3
QosTvSmr1WpJ+hH5TZVVECIQ3C0dFIQo6CSyXxpmuUAteWOx799XKh2N09IfCMCAmoXI2Khzm8kV
70ZvoempANoqz0Hwd9tOe6BxqycJ3MLc9eFJOxQp3a3KKYYsM2T+/kR6YDh4LFPteJGJRDkB5KBj
t382+dMX1bVKnEt9Lw0xtFNw/jbjD/ursufuRVTI3MZmkN3kgXyAcfVudoHDOdKyL9l/fh7vbY1U
YUZaIbyJZwWjZiuU3+5ApWxQQaruJ4G4jnvKiHdb/NGsaqIjbx+EEknQH5nHbuN+oFscCkQgNdHT
Y6ege0zhRKgFSPxjHJnxSE3XSWkXIaJoVDV5nlPKAiado/FCXisK9oPsRFPUn/lRffdOWMaCTqQM
3dhWqX9VjYGnpappqwGKCTr84Vr7m06O9uOUdISEScg1toEXIKzLNMDt7u4pOr6N12PLTLhW/95i
DHjHGWjCkrZZyBGel2InaxqpvDzWFAlEjGbS7+mMOdpLBqMgJRfNBRT2z+G8WdDdlnEct2b+SDSX
0Qn9kO7QuFOAaFqcX6pFZtI5eFk9ds5FeZsN2TfrjTwkVyh1+LcPJBb8hFyh7McHPkASc0GIvZYI
t6ySjZRALnxhiRq2CXu35taOmXTYe66H/rIP9TAk0RTsOGT61p9pFVyxn34hq+MqeRydSSC8NN7Z
kpIjz5VPaQZiL/Tl2/UUyUSMQa5aeHU23lxI3I0cJWp2agBwAE2MEPtu9lgYgscPMS+kwCPBz5z6
W1/0IQbGGlaKz4gQ+NuWQQepXccuFOGMN2Q4TRqsjWFF3s12+tMvpA8UpTOQxLJLMNcQz9ql+HTJ
A5zFU3oolii2igIl3dfn0XLdDYkdRBmUhruzZVlDnD6Zc56OH/y7dW3L+WJJNC8+lpfFZaN9QJG+
YlACFW2DSNeOe4pKRVY7lNJKYfgMwPIunaBsPwexaKotB/mjh83kDQHKGLlrrGmpVzleivaDXnRU
bTk446c3mu1AslH3A4SNY4gopRgfup5K1WnlVnxfmAR3nNLx9BQ5t/F59HuA+TF10w5l85PRjPt2
2IIWr2hp2Swrym8lp3ml6t8o18dNkJOQN+sX+A10kCBtrzV7g/OgU4gTxy0bhs0rd8Zl+1JXxJ9a
VLG3oS+45quc1LQPrjOfOm4AZ+5ktXILfqx+fNC/V14QKTxFemdDDQnyGIjTOS+dZ/Wh6Zx1OcBZ
y3QJuawbafhoUKQ0bxljpbp9RffZ3hYd9qEarhA+QlVaMR/icGqIWgR1/nN8SoZcxgKCBBZMS7sG
9Hohs2hupcAbkHEMAKLJYa0XZIctdgt/n/HFMLFxkq5byYLjHjha1L7Z9m435e7+1h39rJofgah7
CTvUFlLwFvpU4adFE60tvXx9gRhkZ+8cJN1pPXjbs0aSiZSGx8za7IzYIWuKjb/Mowb8fPxAG6Pa
rUevPPQLMPLJV8U+35xf5/NWdHVA3Pe9lHEaIXqf0myJoDZryjVaHGZOzmEecjR/Pn3oPJNj1VpG
gWDkP6MKAKEM0oOaZjVynUnpZQeEZklDEaXdiwtL3EWsxBKS4v5TMX4v6OvRWF0n7Ohmq2C44oVj
yllM9tr3hx3YQx+qSUk7KGcQzpeDqn7WHt/F1GXQXP8uBU2XZDBNce6pgKQA2/9vH1mCWnWSEOpp
nTOTshiy8UDxaI0D2THJGiFFroK4eFNkruFIH1IQ6Pw8ojOWCGFRw61ApWVRAmf5KLUb8k991FWy
TahCDlR3YWa6nqKFpPH1JAxid+nA4FobA0yPll09kCtmbsfxbwXMVvrHyRJqbqNnndin3KW6Zs9v
2Iz0QkCjNIJ5Ju0MbYdoRdPuVpapLHht/IZWP8BRsRyKhyaDbrLIXClx9IIRHfY83CySiiJ/Z2cI
xD4ZTfPonVSgiyKYoV2y1EkT11OWKuMVLp31ehZH6tZfQHfldIXQzt+jx46JYX/UdMDkhinpz0+O
Gd5srWQjfZvTZuFANe8iOOBp0H15MIQi2YkDGmeKQeVTKDk4W8WH79DrtVxn0XZFS66im3kdkP5h
+SpL5NdB1auBw7FqKvbB/YRp4qP0GvKHa/XrIZ8/GHwh5+UTENsCIrHowC4Icexs7j+NP+Z0pa9u
p1+IYbgg+RApE4wZTf2IZ50znHdmkBwdHTiiZXZ/lMEiAeL04avDF1JuRdfaEdxRwz2XTULhhOh9
BvkKhB7KzXU2q6C6VCB5uIZEi4xcAGXE1SjGBzcdC8yndSEaPDSwGoeIcwu0WsCrOXKEJOUS971W
K55w+bU2dCJ2IS5bSzwRqVguqP2hvOHMgdVOiGuwkoGfISXg7MZjkUpp8RcLc2rSiFSSCFMb1cd+
MxHlOveZxMM2uM+FNHJ3E6manQeV0RfzVKCkvDRm8gawK9ffbPorqdfqe25yG9Z93rPztkQPOHwl
eL8dPV092Bn+ReC2mqidczba/0LbyqkUORa/RgyJPRhOJfvBBPnRrHYGZd8MU0fhJyvRPT5km6c3
VjDNBerUh3OucQoScjuOMiDgsbcfF8CNADPt/dG3tUli6APwXpGE/EojjgIVptsp8jfSxGFfik2k
JHhyOkq4iB+sMe55aA63oXmF+0HSbrhtIlA8B2uYgf3jV8+Q2Moe+2DL+VWULCBOk9G5cxvwsevR
5dffZB6vOBPFLOFWf1BeEzSU0McBy/DzRvQzjZJC6xpft8uNCTjL3/5sc1w27qm9MLkdrW5dbSiR
7iF5emNVHBq3meqaHk9ggyk/BBo4BAmouyy3cK81Ppkr9TgPIeE5tfvI1VbDJcyIwvB+krDDd1up
xMhG8ezej2tMj06WYAjJjKTRjKa9NWjEHDnA8DAdnGuh3ikRbQNBtp7SdMPuK6q6BYD7OiBAupJS
+eWhZcYw6lsD+jdEiLaJhWAdFbzMf63Ve8mIfrhAi4G9hSUFBcy2VoqNnG+ofJp/Gl1Hebla/x4Y
jOOhkfodAfXWVXswuXQzEvGJG3dgPsYRoQ7adNrjNwkCdoKAeS/Pnkl7wLfaKBPYWbIH20tddX6v
hGtY/HoYZu7o6HqVXa9eiHC+lcUUvvjrG572A9sacQwr9pUk4le9KQq6UtxixeV4qHf3BSyakBPc
WBZF/zU9dbeDFA1Q0yPV3BrbYa7yp6OK7MdhZ5bqSGN7OHMV/h90aKQ++YMxIIBcFQd63wKGxkoO
pZ0DoznC2BBuLPjb1hMmZBjjQroTyw1/cPjoZanRTZUv8A3NKrE94S7g3fgY055OIQ8x4WJ5aBKC
0X45TmuoFLRJ4XeDC4SxjxGwqzpO87RZUkvCBYTkhwdvghL320wMIIfN0ZlssX6YXT90ymnzBFIM
xc7jIFLNSHeyT2DgQT6frBW8ElIcybLwcacqFzvnfY+WcTBT5tehjsFSpH3oaDPN1Tc/1hes6W6z
1ZS6OY9irZu7/lmJJpv3jGVku7bgZv6EHGT1R5A1pKtXxV7CpVA4A9EKuZCo0N2n86PscYf4w53L
/lgfkugaJSdxzjVZsZIfK5irTGYz9ipERvcNwICOkfnPHCA5/jk5cxtMwj74NcgvRxqblq9bWyPD
6Ka1UgRafT5W7+v7fyc2ZJJis3RQ/jxvfY0Ou5ZBxQ3JH6z8qytoAADUhgzgl58Cq2dXj9UM2tFV
AKgnKX/JzShkXw0eZ4z8YQkrfoNIcbynrpP31TES7b2nPkhpek1vx+WRiu8MIo28WnbrrnXN+ql8
jylyOWJx/T6ceRharX+vKHPs9vsGdVzgw3zDLmOHNocdCtXsErBGmZ1DOmYo1t6OCv5ifL/IgbqH
YH2ISbkZog0zeaj0apJUkJ3Dgy+HO8Cym/Es67ANFyKnErShnDrqrUi7DvYfdxZT+FbBSFh7FV2v
gMe3AKfiudw+uCDJHYOgzpoV+4M1YDvL8EsPtqtPHmHRzhM2KrmcjU02yJOnGrWBjYkSTjd/4ujE
/e5cIcLfGA5qSOS6bFnJo9AyzoigGPeRY6m8mk0AVI/sL/+1isGiLzTPpW5cSdBfd2TaijAQe7QE
5EP/vDOn/12nZTudMoSAh+jkJo5Wuyz0NCX3ffirEMaXWYb1YDiZGXYqBBYCJawrWI865Zyrb8kM
FIhxSQ4daHj2wdXGv7DE46NOjbV9b/9PCR0C9c1sfOaZaxWUEw1c1SqzP2mwlezaGQhOAsiyWDcM
8G69xVSyvdpj5E/Zn64n5WuRYNfG7L07HLNZ1swriVi/ZfS61WsICXLjAkPRdJ+UO8fyUpgH0iDW
mQveSJMewDZ0Baa40YQPAhRb2u2HQQ42/JALcOPXRZlitKILfdlp0qYoOtlCEPibUemSgjwWcLhq
4bNRsQIE0xeYTdZgXir7dZvvoPdH807KbM3cMqpVTUZ2OaImekZ1xJZ7WnmWsJeMFXX3kB+wbe/H
Ah9kxqDtc1rgpCA3zUdyogupKa/3O4LD+NrLIB9JaGs/JB2VmhUqx4dWKFytEtnDDT2aJINZ0+m/
rcwB0Vup4hwHyf/dATEqjlPMhQDVeINS5yPpiOubkjhL65NFxz6aVk5M9SUHbdN6pfreGMVff/LP
gRkqWyayFtxMfOEriIvOIoliRvSdWHqvIXSl5ueFACBEi7DxOJ+1KlAGsR1+m0SrTrB3WmXkBeMO
RjTJf3LXM6MHbGerUIvIn5Z4f8U4SnMDr2pmTOKfgtMe8LPqRoQQ1bbt2lr0WBY1AfqKXgMaol/b
6jPMAarNki/0bXaeo6J06E033u93q2BGkCkgkuK7+LvUZdWa6lR9EXiW9+xupkBZyJ3h1P75QqHa
LbeGSE4cfJgutro5bE4TMQiaYo3GQTV+xLciwPIuoIv/DprzDdUbIpS8pLz3ZqlUh5Kns8e1MOzA
YtzdCzpZWVqSAG8/TaePQPC2VEIFn/B9Ham0/QhX1C3lAsl1o9IF92toHuugO7bmNDsYUsTnTjh0
c7WaEfHWNGXcATc8cSyaXtr7g47ffR+PnXoSUU8ZEPNxGaFHKL/AU6eh4XkjfRNmpIyHSmA3FUE1
F5d28MyPncn8XWEcdGAsN/Ln2BKjdbH3dhe+A+eFsZVYoQBra7U5v/ju4LrYyA0KOCwK2wCZWxtc
CZIh8gJtvXzsyrKOhOwQIZpoQukUZzDeBz73CfpI2CcVHFOh6lHeR1iI2YJ7CRW5Wy7tBpuaS4ke
FGIDvhVkLo4tYTjVsD6iaJ04LWMl9FhoG8VkuQcMudNjaJfvR950pGRmMeO+lytVM4y6Waw0nYiR
F9G8udDBGkpO6NcvaalRnkFl//sfbyPfufnPs9GEa8tSII6DrYKDA75gKuWLoub7/FXA6fcLpsbq
eSnRxonn7Z7Y9GVBsanx7eyGqqaQLwL42Xe31zqZimuCGWXcSRolEWvKso8QAM/rpXJFXJuHVJGF
5c/MqULNZRnMTZ1XjSw+eX9rVobTkwf9Zqgj+q9UeRTy23C1eWyMJSI7DVFaxAMK8FQi83d4dlTG
tfYLhq54d46JDmZXWuvJUh4jF2a0Fv4lXyxrXeECoQyC7OTH88dCD9rGj+BmHpMRAs16FXk0qJfu
clhbcYVg7HqC5S422txkSIzs6orqGdjMnFJsWaHO/Vkg9qB3uL5eWnMJCZtGGVo7a/k5pHNjeuDM
6+F02NS55CPRY1nLh43EoX8IuW+yW70KsDB1jTHGvfRCXrkBCw3Ohq8si4eknLjN2OyMjsB3bJwB
sSHO9tMFY1l/KjIupoHh5J0gVlHh2mx5yQrESV2P/yqF77DvN2AHh+oec1nGimF1bYPdVeBRYvvB
gQyIr8VZsTluCjmE478dFyGVfK67RjUekus+WFkbkVnixkA/LkKziQtmw2/v4h0ntkxq9J+4WPep
UucrhM1yOkZueHUcL90wbrodBdamJMjrjM7v9C7xNloP1Wt72qifNwP0HYyqqBIy4uXh3Suyb/nT
NXWw9L1SkVWipxHezCV9s6RogT1HOEwmrbG5zXWXW95kdq/t0NKu7oQPQ8A6252rzkHcXMEEcXQb
4LK7Tj7aFlG2yJCrIlONl3qQ0axKWjRgFFQARTuJc7FQKSqDp1RFzsRplsmFJeLmw+QesD9HIS8U
YC0oZfu2++7gJwkQKJrfDcSau9GvvH7g1qfMbBTxA0yEDFRX1UBj46X1UEOKBvnxxUjLfJb0bltN
LA/3FL7PSbRloL/NQsReXgnOMxibMVH5MaU85lWm3ram0Me35+A/Nfxm7uQQS20qER78SH2U3Ee3
+3g2/rHoUh8+29MtLL5xKAFutaYqt5+VExhXuOgNDQAQ9ruCpHR52PZhXESHGdgAz6Rp1+QGqR8S
BePItLd031GMNR8kSxP4PuwzM+0MkZXHPhbT9+FXYWCS/2nqL3OBq0Su/0bGO11XoBAL5DsMgTgQ
pn+HLd3zeFuvBoF9gxymAVYxyrqt6EmlLFUnFuUB1kTB7Ah+P8skPxSU/EcboK8iotE0luKpBrUU
FdCBKOjeOqRr74f/OZjnUTjrhAbrGFUEcmtQLL05enYIYdFCpo59+jEAOwayRi+d4TJmyjcMMGWX
/iydtEFB6xyzg5wHoYyUohJoyWtiL/yEn/PgMCubYtnaqIJuoX1Yuxq2yOkCXl+IxNchNM5wq9uc
WcI6Ggcgj7tCP4hp7Kc5XHdBHcQZAHPtRKsn6eASvT6mNKUTahjOJ0mC73Cvw1oVg6nK/55cwDya
dWjwm3p9T4EixWBB+CuMEaemq075ZBKTq5QxoE3c522MUk+whQ33N0bJl28QkwuHs50iAjuXMYlf
rUBqdIOQU1GcYWtsaDJqeISamuTZffFcGhg0ydMIGlldXSAnSpJeZUDwR7UV3CZeMxIMtZ54zN3/
OH81qWlmlm4w5yhGnKOC0Tgne86mkWOgZDmiyM/7xaN3GwKpekUK1R567Ta6eXo60FGObqaQFeZg
uS+4J31d4eVKl5xm4Tx0S1vUqkJyTNtf46vBoO1wanIEnLucSYzwQ+N7L2MGyZiBFSTFxkK+hu0a
Hyi/WbsC8EoZClAh5kYwlagKXG2WSA8LxTJDvXZDOhG48BWWkxABK7LolzK8Q14DrBxaltpX8DiT
UTD85Onw5hC1UujdNE4UUqecaDnxoWmJd5y38jos/4a1CrBsJpK2ZEfjtf7RHgnV1+5pFR2mRM+K
2rEemIF26SLkJSI1PqIwxHp7F9iUmrK2HyTNCTenPsHc/kpbYv4sIyB7Hc3HvTf04Bk3wSZcJt8B
QqBKK9gYBa41j6mdIuPrIDorBLuqdh3BldfEqtt7M31KV143PMDMUV5KjHkeSFSifQ6j9OWgOGbA
omC1XDeE5d1es5873P+5I6D7oVTmXQH4we556vKDRYW+jvECGpFx9oF3adNrnswfyipIZ5eNn8h2
0Qhfu7KPELjVeTjWqPLFiG0evRr3dUv4hz2WUKBNAPCnCTM/XKcP8KFu1ndU3j7NgADICxz7hi4J
SyslTJd0SG9kyuBD5R+4yrxxWgnSGDRXWlPjtw7LshV1bjMRkRDspE3P7zKMIFKHt7aiB+oCvqW0
p7xPbHAYwnGfax69QgdBL3dVoVVWKikYPqW2nKGcVCYYdPlDW9ZeHgLHcTmRzAQGVg3GbTPEEsjC
GCjELOMdmmy/OeI5bQFdvNYmgXrFI4jwYNwVoDyutfM4YonCxPtzR0RyWBrjvApxEPH7Nz8jigwB
v9ytnfGjHuD6b4pBzg8mPxlURUXqNXtJU3/aW2jRZPjo5OCSegD8B7738EuYjF0mOAeJxCifNTAX
vgXMWsT17EgkM9oO+02qxeZBlVbCbb9JCh5/GSGSGGs3pu1kyqzuPN5U9Is/Rtnzm/zdJ7VXHOqJ
fjtmltN3fjye/cG2oG21gaHkndXs/8mMn87ze0znRyMv3sAoWi46reAqMphtbdpqFaFQofMcOdiY
NWyQNXmRimychKOLoq6Y5nix/pRPREX6/oBzbtMNLoI0K5m6eoi9SiQTm+8e7/aRozAxfYos3eQD
wBReK+aGhnfyXMshBlI6EatbUjSBAd2TTni0Zc1fXbag8lpxiP0Q5/3JJMCK9eDQ3/tf8gyst4jd
CFCN9ycDZw3VifcYl+ZZ/ttY0V3GcU9HuHrZ4Ixgp72iEzKeWjkhxPKlPjTUoTu++A1uR9mNIJMF
9A74lctORHC9yDxDK79fwGJQDLc8tCJ69iLuKH/wdIuNDrblTOjUdRs/jYNlmcNMiBeEvx+YZ3HT
AcUVFi96m/NSYxSg3e4El4wIlTsreGYPcvJvisFRotj1rYFG7zdk1tM2X8LAyqEmP467EYLet/Q4
gMp89NxZEw06Gn91rh9/ZpO5dOICe1KipW2sSXgpxsXMUCjPLdmXVmuA0szJKcKftR05/qWA6dAu
HdvcH4HV6la/YeDwzuv7p1By9Y059Y9R8PQqNYhO2Uh+Wh5R+6DX+dxTAgrUkXDJxO8TOLWoOqMQ
qHoZ55UZQgEqVY04icDFiQTWmzI0fQSjfyne08PudOkDUHjIbM7qbGFVQjirw19O5eZC0RtWZC3j
cdJ/LK5PDtO+psjd8rmarH2YvMxCEuZzk1MI0iP9s9zIG3PKImlA9K1TaKqbiwOYXChmyjfSBQyQ
CRDb52mYJ7umjUWtrCDMvKf/RW4Rh/0F98LYA1j12q4dMqQyOBrN0A1+WPZPmdps7pB5MMXLUbz6
gC3H471PKTclXbQz9nzLFz25KPvR7bg7JOFk7WcwZaTK1e9L3kV3d6qQ58khh6xPnyjy09dfBd7r
rpmczXqbBYytz/xRtQUuNmCtR9NUlTT4j3iIVkPI8MIk+68gtVeCmd/FI8mHv1ALphAbU1Unn8Sd
l5tuZ8zYlc5A9nAYV67TleXBZcz0zolP38lUYpFp/U+7e7aQ97QhO0GwXgAC8T8ClZi7fwrzwb8b
UUMyWcpPhahHKHD8xWydFj5vGj1lfab/e9VscyUHUzjCufKqYYNXn08WiJiRJA5WZyxqVEujhDI4
fzUuTcu4nUQLkV4F2oJGkq3omu9TlWfMtp/Gx+dL7RWN2Ddq6Nk7taJm2gJj3rPZH1rVi6ohdQL4
+kKP5nDtFAavNVOpLyf1wdFU623bXX8WIp/UmHUGrGEzSZqXfkiJttaqwGJLpokeAwRkOzXFDVXa
xnjWLBloT09gn5Doumf1VypbwxIwBThOUR0PevQbJ1lxevN0ILKOz05WBVM8w3B7mS6pPpSVstOp
noeKJ7Zt+vK5Br4/rX0faWC/r/xfrRVwIkMZJ6EQJoJcUvPXCkk/1gZMgxOd5cTwujw/4xB++kMa
NMD7+4CiLLnmmjCUNxBjyp8XEsdURztxxZdATqBNLMENSGhzHg+ExspbcOJoEgWsvByll6RESG4g
DIptFWN/jnbo1Npc1IDcFUy3wpOpR+n+xFgemhU+M9iQkJ4W91sUKU/EHf6pqDh82IfnZnUxl2eD
7t6WrU5lJgz2S/jLpYYalk/NzkhlF9cQb2SX5IlUGjbHto50ymj+9+NMuS0dgqly1Ay80TxO7/ve
32HE3aHOOD9guT5PYlxgYYzc9I1rXHwz6xU9TLxvn7NOGTeJSxGLqmiJfrv2KonFcO1onNysbHwC
eCkX0eyzwzAVL/qOdo/t4SehYOfjEq8CGSEaWnP6f1nzs19TB8BLmovHZFid/chA3qh4wImJ+75v
8fboxiAg+7+ThjJIBsDJf7NPEMoKSNOSDX0OSbWd7YJwzvEKtFf3LnS6TUUxuk0LuAGEzCSfS3Du
vCl2MY1fce76+DNJ1xwxGK9QHLMwk4q233oanUnUsBw2IgjWvhG3ecXdMCr7u54FPQxRn0pivXka
zwz8uQz7i5iKjYBng+2mzxHckhGCO/KlHOPYSFDQXR7cE1RCgk54gjf/q9GKGdrlcSpUvO5090Aa
4jPpfaEhpeVmZ8BDV8rmvxAyE3rQw1yYzZcpfnd1p8EfPWnsIow/IsVHNLv5DnG1ZUoql7ZjUHqs
Kl7Ys4ZuKBQ1Y8oESYIGe/w1dbUeVrieNhWV2mcTdYtxZELizPaPy/t/qZcMFeHcQm2Ec2XBcYOQ
nWyubmixQra9KWBBYain+55hwrmQ1TIt1LDXpHdCJnBrvaJjPtUFlzARwQAcucl+2oG37vpFihW5
EzjllY/M3Mu2JJb37vw+c+VwwWt1TQtnPJWJfUIxEFtZrROjpWV32hoExs/IpV2hhz9xJn478rVV
V8y2zl2AoXeN7IdhMvYUm9Dt6BugupIw7vy+5s+MKcOC7wqS1C9SME5deBx/A3Nvzx4sUOhxtuyu
m+d/oCeMyzAe5tc92hZMo+b/pogwc+D3GVg491MoMmlf5E7JHVjn/lgAiSt//jQTzsPmWHTlln3o
yn2e0nzmuPgDmtibo5CpwwbDCdUZIb+VFAXTIC2lmle11OzoXAjZ2JvCGmSMZ/rd4ETGV78ph6QB
pzuktYsev3uI/Y4/0JkqBAYg8oYCR9bXgU2WcG7kYoYGRZ332MauhQZrMG3lEHtj8SO1MyXShOZY
m6HS5IZCp5c0vxBMejcFEkAPna/6BEfA1Q4EkgJIPMSEfoD47lcgXbVGVLgOkxIqP+gjtRLpAczN
Q+W3m2HaxcY9dh05hKmFAa0ZMV78fjrnSWVvHrzoYDOTfUsJCZC4dtAfYRhl9y1lFJcsQ6oT0BE5
ip24mY7qNIQ+sxOsPKbHvuuA5Q+iyEytTx59TcztN42eyHj9F0Kj8b+VmtOvdygd/s+MyWQJpj51
sujxHmGdEXxrmEKoXGpqYYmSFQTcrTP4WOIJPHSFmhVWwbuCflPmHBHGq00gij5Un0WOjnCiDR8/
7xRn2bjuSjYIcYYszYiCYns2+LFY0ue9YF7ruldJKW4rV3vK+XM8k6PgJuHd12XeULblFbKEUUNT
c0mhZ2o43myfsbkBZr1WTGyT2vNJxUsi1WA2zNOCZnujXUyXc+fA4N7dgdtd3FJ1xrnekCFSN+Jr
cLwsuNi8QURSNP9Bj89GwU3nRX1gSVZ7ScubtUko4TGOtMO8n5vR2UseXsa9vNyFj3382rulS5dz
IuaoJCh5ApwkXeF6q6/TRjbSg0HKFXnptY1P4eHpE8iK2DjymFxQ2cXGx3GnDnDwMpeAM0K8d35O
JyKYL5kzw2p0TKAyu+drxr7nP/7ZMX6SbyEI0O6qNhSFV9STVYc2qBDuSd8eaoJOQBHICMcayRAl
HxEO8Lttk+SIsR8tiFOtPzBfrMggU48U6Zn4ImC3hLlqsYDyTxw8kJVaMbGrEss4n20yxdgTpY0n
M5urMr0K2tGLN/HNDP5nbEDove+c16Vxd8V3wOYcl2TRMAMtpX+u9M7YWDliu1/pc+5ubiGlaff1
h1DjyGsIG1znRyoKHU85SeTY4K9eF6vsYUBiV/Nodl9FTEjIv1KASRIOIW7M5qq+W83zaC2+zxHX
UMA/TFkKe+rgtOHQs/7vWmG7TwSS4/bpvSGDpLfy91UPzohv+64YeHuUQrvVvcvKsIqLsa0Cnlt5
QgOzqNXce5A3J784mVowd7xt6v9IhoZ2NFHca4p5gMVZXF1fOX0/Bec/MpLeyV6aOH0gl89hYxJS
B4pyTiW1Rq1uS5gQqp22WDUytoK+WE96FfSJyAicLCe9rfA5LhnIpAKTplJHpOXXI1dvhKDCXREp
4iiNkpAPB8Alt6FQTyh1ljgkuvp0X3H50B8lvA8J3cFubKJzaXODq5ewwOO8hxrY0YAfpPd5CIKO
uPjjwM225NWT7V8gtuv9ImcCYkN/mxWXukV7xqe06cf3zZ2ZxY6tCWUGYpSr1XtDY6nZssE1u+W9
x1GA+BDw/i1yLHHJFqWKNZ/esesMd2I65ZuMkwNuODhTmEc+o7qFC9Mw1OIwY2S0Wya1u7jUn2sj
biVGhQa/Xz5lbv03N5J1NYCb5rv84H8mDfVnsQOlSeCm+fisT1KeF8ImGgepFE9paXg7lWCPmm8G
TN+VS3YSBAqlFrGk0IOy1RDyy15bcxcyy8SdzzVNYkg8J8R5N0bEh7UU2pcCtAaUeSxwPic6G6e9
JchYx0J6IBB+ZgRl5YzwPVq1rY69L3xpXjRLEJPfC4l+0wauYegS43Ty79OHDo4dwYxDVUif1FdZ
bTPcHS5m6+C675rsqn0F9BwM6neZbwIWzcv9+HxlSbEf2wNREyqg9HpjR5qiJmi3MsWMaZpmvu43
y4j3W8Lxw7x5/feOaeKRaVGwgzrIqkc2LOM5C9wDcBw+RMoSECNqSCAceRAFVs9QS43TQtuB/aQx
khwwiW2g0dWjmtE+n8kKOaoSorGJGnGUtq8PL1fyEZvkCwRPktTk39gMoJMVO/lyk7lq8PDfk99E
kEuMBX6qN7ZAnnp6iKnwQFg8fZMPOPyY0qHHRsFYgENDdkt7AoNXAt6y0mxtuv6uthoSjSUxtvTZ
JyvtqVTKlB2S7RBBSX6kxZBFxJENpigMjO5zL81DC+gJeFdXZCofFPATD3Dj2+ZbaOFR64soOHyo
WvXIOCFBBDQL2+uui4AwATFtGcBfhIs6ZRC7JsRfs95n6M5XPwn6s8WeEs8cl0YZCptbsuQu7Pi0
SVj8S18z3VgmbQfqYI4I18UufigfuYhFzUUwumahzxBVM6wi+BvH0f0BabhuRyndnHF52gAt5e/F
Ev+Bau5NlscFckBrG9KbzzLkGZ88nPg/6/gJ/qYx3ei57hn3VR4gYByiqWBg2EYQOwN1ZESqcW7V
RjMLhwzFSUrvn/eE0CXKNGXCX4PAo+4qyGIl5pnXhkGmZt143FoFKXOz8EdJIq+/K7rEkr8jZF0C
iZzPkXbnk8cWkH/Xtn/YEq5mUTWtAUy2VZ/4qmwU1AhGJpqGdLBn5nbOM+g/J810o6Fjrpk4wYzY
SKlXCkPIhsYZ8OaiZdokHwjqqzEiTT1X0SyL+oJYzMZ0nlekXuVb4esqc4BG3PkU3NLkK+9JVyhu
PoyehxCZb094kuCorAr8rmrKNGb1EVe3RZaousNcOj+JdlDPixJdxpWlTioW9f+rI9bmuIyQwGIY
BdbwPYBzuv2IVSRQM3U74KyCz+0ZPnUltwvnbyxyf+DaZSuSlAkq5LDo71WL50OisfjpIJMLrcMs
pKa2eqf0Ngg8IjShyF2rwiE4n+GZdQbqkTWEfrqV5RedssK5FyGGbdjNrJqwRtVo3oAg7lOWCG4h
wGNqVRSwdtKNsuZqCriO/wuWLYSZQJP4Op2WWzbaWnAGo3wN5ntpmWNLFK19Xzlfahh0hJT+2d/O
zqQXPZH5Rlmr7Sux1kumzBSnTEIDl5bpR5eethAZtwlLwObvtXMKdx4+rSnXB1eA+Qc2p3IBlx8L
l1K9S4G72RnaI9K4f/K7BfQxnOIlmhKkNw2SNwS00KRN4fWYWofq6CxFkDSWxHqskh9xRSrxrxTS
oBHnpAEO4nz2YWDK47+6DTY4RRJm2FGkCBO7QFK76AHz6y5EXQ7R4i8cjOXLJV/4SV4133E57nwj
LfRzp1CWVyn7iopUtLMLfdfmpdEZvQfWZ690N16URxrQ6EaoVuZwOhwmgTGimmz81hxXO3lQvByC
1+6U9bSauNY3/tQ+yQjxb8m4xHKSppMZlV9eveSjJ5WebP4cZjMTHSKvYQhO/FJpD+sLN5EppVfE
w62m265DRzTOm2t70R+QzztOpMdDq82/flg59DcGXxftxIUYPFfYw7aQ/di4CxsW67+qAx7OVmS8
STW9b17NIWlH/jnJxR6D6twg+kYmJ8RB81wlyKlcv/qLkCbavOsy5FWED+X6BL1a943CbhD8B9Fo
w5juTt3xGbT9T89mKwYYhqGkrR/KtD7Juu0eIsS8pH/ve+DniMUMSiNuCrerATQoCHVScqxpt6Z8
zrrfCTcZTsuKwvg3+rpcBdA5QRvL0RBvcVEnZfcK7f6X7gFUQq26Pq8jNE9qUKAM3qvxeeNgBsNm
p00pzsx0xO/aADvF8i/VDnHv9BfMrfVDIhMd/ZB8EjZLNfpRX6hGzDpmTVSeQNI6QlnN+sxYG5hC
SAPMU7in5pbCAsL2wReqltzg417G78C74rlMFwDToIW6HnCa/vVbu3+aHPP7qTcCP8jRK+Hzq2qs
y2PuM3FT2neD1Wr25ACC6XPQ/jXFU0Qy/TyuYv2BDSKsRUag6brcxSc/j5aRSjom2wCaFfetuna9
w//AxhRv8SpGHqQOb6ho5ZXAECNJB22nHF5IxIeI+zWEoJXS08TNZ/5r9sIz98/ajIs62NyqsiGE
XcYQsPStGhdXX9LHuTEpjwysIDr6lkOBiNvovPV8c6yiLA9bi3D8DGu6EtFEFrbuhUst0gyDmxIX
Hci5rN1n6vMJ1OeksP+9HFNDGqweKDfVIv/tyJknTOCoV+h9RupuljZeCAtmefnIfeuNyAfnsJXk
sJ1gx9s5EerZ9+FaCCUk4FyMn39I+2zvHMJ/LuSQKhEmOdCNgfWMXHbMMbI9PXGw+aLmgUFn9iTT
VvMFhSn7+ecNfPW3XYwrOXgdgJkxV4ZQ6wfTEsLvmS4zZobjast0vVG/plbJjPJmGXcLw0FoV8jO
DuThCE6WAf5OdY7fZeiXuiNtE69m/jp8Rs7jeK+woRKk/dNERorSnvY+wFS2B1NCg6R4yPt1ucSo
Y9KTfWxrQmGWQYcy9sy/xwkh7/3Z90vYi2MFXE5PemSGU009U6hN9UJPF5rxJQCenU27UroOjhjN
XYsgp6LOZW4XFxgDnt4T5ZXdn/7xCuwIeBp4GFIbwyQszk6eA6OUX+WDbd+HRCbrs7VcxNQ12e38
0aLj6U1JsG6pRywQJjSGXwEJIeEXgAuJcpc9lxjVoKlJaPbeXVkkOViGHR97DYYnqphbIxVCGL7b
vLgdLsmUGFadW6nqFFCuFjv4daYc4PDqqwLoZ+5gXP4W+2nv57Watq4kGjjjNuBvlr2JtBk0bCv8
dH2AzJLpW+x11gOklIQwgssQ4UJo9RRKG5jjIzANy5HLlDaW2g3kNWs5D61v1auyydolmMzYsaWg
h8xhIPKBig1tlKoUVHcWlNzuJvq62DiftKmkjDM56wt4+aw2tgORF9XJ8RfXehtyo2cn+T161Z0/
gvU9w/GY6i3SV77srlg2EDfWHnasxj9EMxum/O8WJGvgYatnwlsTUoi2i4Mi995dXEZfDZnAp2GS
SOoCdjf68oaL+9hsoNPBuQTtKwzUbCdfJsIE2TkPXLxJ3wT7K3BTFU8BKzzJjJadG2wG4eaNh+Gd
4N5UshZ3xnLFkLstgS6kXPqd8oOLve8uPhxSm7r0SkcvA5HmMt6/FXCQ3dRtwmTrBnVCEOVOczOk
b+Mt3sGO3j3dS4v1Qouruu1MdK4ZSLiZhsI5TBKAPKKo4q3qSw1oRRveiK2kH5K/mO+dcjY+ZbjE
b8slw+d91NY/aFDOhDW9Keimz9GtK2WZ1QT5dDzQ99/adLn+Zl7bs6M1jQb/daNoGbjWwFt91pxR
aCdDvcRnpZ8O7EA7/N9DpTBfSEKkqMYeG2PWj7VuUA7i1Zlc7laj607BMY8cdxThIPoxYXQCg6NA
wnSX3LUU7IYznueDOhGblh33L4osBEhqSZyZnWjsP4ihxD4hLMH3FMc0+AR8/z7SxClfwsaHdxCq
bLd/kaKl2NdHmk05WRcRoEsCjM+kwFd0CgUq8p/+Z1DqC0mmwUlOYqPMVMLFTYntLK95SyuGqwYx
/zaTCvgF96exdhhzkxQrJzeE8/omWd0I1mdK94xloJepKYiIgxDL050CSXj+2erB3KeeHr/lZwZV
WBWt9c1ZhtX8vyIidlhG4b69iAHCTeWGBllsgVF7QwqjNgnh/jDqiWcStqkQYjt9QlSyCH25bD0f
Yu+zgu9wVmsJc1kOyNv1Mz1p5bN8ABZxJR0pWFhEUjPCP5SeSTpDOLHOIYJ0Cn+AQfKls2U+ufSR
+XlIUDY8iM6+T0ApQV3ZZUg2CcfC40LSqXcEckLVz+VFEIDFuZWA2zj46CAIMoaMBscmIESmL7sj
gXt2tLpR1HNImeMdDyLmrb4U0M6yjEVgdxqXDH9DTEh56TFq5w1MkfNngUg/MTlDluZ27QwgaybM
LwRACwULPMOxJFV2x+Jef6bgCSs4elPtDoPvrTP+wkT0Og9/CwH4rHOgJQV7curfM4oKvKRPuvmZ
+mEJJAi5sSraqMRvts0JviDOsnYFiAqx2cEY5kSuyIWOm1TesHpQbKV5N9FrDSgJLqDn6BdpKYKm
pdyAIv/x1SM828SaHva0aMCRvUfaHaMZWW1i+GotpdsQLBLvVn+1ss9SCtmPHGH47cayBsjRrwuz
BY4SW481N7JcQ+ilxC50XXTuCF1ndfWgfXzhZ+RjMvoTXVgUDDFL5LTw1SIMquhEpaEwWbKgt29E
rJGidAMGfjps6L6r7g+pkS7+9PlREVdSilldFfPT3ewcmQEXNerEswjPqhObbXW/X1UEarErk+bz
VmDZb9XycnnNTjfghc+zwkw6Mv+bUM+lGpEFlKMp2xbWUq6MqJnkMEYXsaKqvwXppUFvXA7kFLXk
BYguujrN9rtDMin05ZEjR1D6vIuUvFq5sTqpIGNs7uuRRrsn2wMamZTeYc5EmO/vr0SygRfUqUC5
E0ntkgbFlscQwSCs7IKYxe+eE02NszqD3dak0tZlVkkOQi1YEY5GNh7G5rQMjNiYPXAuVrNyqH7B
ZGebD186MCLfFoB7rsaEIZOG/jBGIH188aBaobWiPNXIM9kXY5VgnpFOTCY4+IGtjkwnVthmpKDD
w1J0tXjGSZ0gXW0YdHYtApqOvv2vyKs6I5Cksnv5X/77tmDWADSFO3lxL+mdxpQ4iwXsmNbqVY08
HFqZOUw9pWl1snO1LWWnJ1o9xw/L5qH94XwcN+V8T5QduAR7v3Wo6ECZBuPTBcoxREQkBywC3Q8I
HcHIUzUuGeUslSf+2dY7nEpDGvrDo++qHW7VMADp9CQZn5KYUdFjKWeyEv0D+XcOi5BbxfWXpwNg
F2O3GkdtDLqFT8AuSb2DRNkeSqGb/AiTXvLq6pv5JssnNGc7h/gefehQ/7DjvVCsD46cFtQnI6bp
316cVyS+jVRdSjjJYH3xIXNNwcZ08hGf3xWFK+H9503ezglr9Jtc/lV3Y2GrFl89FSpe8yYpEPGm
8Fh0nL8FzAPQPRYs1ezpgJxHlBJnEs7TshmKzmZ/VXB6Wn4rW8JExV4yt12R0ShBLaR6qgmPdM8h
t7DF/htkiG19DB/HKYfP3jh2FwAqMAK72/z4WqPMqGJ9hwxnL79ChCtwBDY0a16Th+R+POEo0hf7
x9xxMqMO+Cc5libadUNXQ8ExZdPnuqH/2PtZUJnl7ArAA/FDm0LAPuQwS1tNuacdSiahPr+5HB1z
D5ZGFbJr1i9vs/9k0fl01pokviRoAerarOLLhNaXfgaQHTXVJhBG7JqdRGvDChskFIKCPmiBYP28
rt/cRSxy+fhown0NQT1NbY9hU6Qmg7ZRaUTqqjugAnhPgG0Dq9dTRDajAu6YSJwXiUbu7831tMV2
oYBq8Bk4+1yDMbiR4GBDoQU/+wbducLnv6TdNId1igkcjpGUdwb1egLxtJfcN71ULlxDcdQcXIgt
YD65f/QM1wUpwQkqKNcNnHlCl4EaYd2FEJCyXWaaFy7JZwSEImPbtWvtv+4DkXo6XkLoGIItd7Rs
0NtkMgDM8LXRnCFfXD8sbD5GwyTzJa6rB288qjQxu/k61n6drf3OXSWwEWqi23PacihDGzNDaZsP
G5aF4rjc+0cZUgw1NqHpcOFRG+UNApfT1EN9mSuHwxt/51F6cmx00E7BTJNwS5CqtPDFxsJr9/eJ
vVQpMLLLOsJvflHHEW/hSYNKYe5VykAg4STMuBcES87GLSE2QNRnHXqbBTaRD8PNWD0ATSHzZMxr
6CFdJdk9VR11PKx71Ksk1p4+iI/AxzKs8qd6bSYS8I17+qTFwZXhrqzSfC/U1dymmBsaITyqy+6G
fWRklZ5BQE9M7bujfmAV1kAvKEDUZz/gB2Ye1e4shTOxU1cOuwEChHJL5vpxJdUFS5ovBdmu0VCc
moywZ8CwmlT8GrPwoQNWe21+t42fHGmYcyr0/i63jLr44+A0C9ahfHLXJIIjT+2o17MglB9Nmkhb
y4H/eQpgrxTEMHL50PVT9wtH+2NH/6J4Mcb/2HE00Hcr1v5e13JDjapE5Uo26VpKeXc8H170DYcO
kP0le9XQFdGrMSKbTx2xJxg6CekGPnkvZ1jpxPclUD44aLHhEfF+43cXwq9WOSrXWlJWuX0EMMy1
rdBwbs5hLJ8Ty2kCqRad7xmiE4irPbdC1ND/w2XrWvK+AHFbu0ZTkoKr2MdD5v1vryW4pB0XBe5i
DnQ20UNIiBeoeacGg6x3UPUaJtsHu1JTiHO53jzW61xYYwYWOnzOFuGR0M2f9eGE5QdqQEmTBDQ+
5SvaaIb4R93d+bE1/WpbBSiUoVRhLcfI7jL97YaqqqvRlwwIdOkjIwVCVGu/2X/nf+E9GBZGg7Ix
niS8mjBXa09UTz6JsxjLDa+tXLWS8VthqTWYZJf2zK2MB5lwTE0cESp3GcMSMghOUi0luTSplGi2
E5DWW/tNWtIhNkYxk0whRMn5lPnJqtWx5J9jnF/Nk2mxvgiIGwDX2l96aBb6J1VcetwHDh8HlHxz
AIqB6eEK9opjv/W8yqOg0rO4Hon66JSHjghLQyY7K4uc7iqREGlaIMRghubfOPNQOSn1IdlN37oj
ijZukvGFiCNhfycKxpbbZsbZakjzPait2DAsaAaUevbQWwliTZBywOwAHvIk72+DNweQ/DESbG08
KtrEf4WWz5EgpsWMy3EHSqp1vdvZCif1y8jdn38wU6T4/HjU6DSFty9QfeflrbrajDYTPvzIwFlt
mPsXrnOJowG5ZinYOZO+AWvRkHKWJ5m9R+3R3MkT8/TMdW44lQisRjIjxuOm96nqmM7NcSE14EMm
QffWQTBTvQUlkQNnP4/0nT8aPJsypQURiW7/cnNihLJKyuGm6tdzS5KXLUTg23y6I8FF7TG1mSBj
1ZhgYSP+SjWcLSSaTLwRXkJzJ9Ypm9lRNOaiOL+Txg16VL5lrOMSVbmURkhMBnlUCA/vrUqV7RLM
0FWc/BvSfuU5l6rRkADHiYkpnTMm+QAH8w1DzTrBT60dUrGuwouMsa6iF5Q5iQB4ap/COQnngbEW
yJX13qFS+I48olIiO9/fWrT5Rk7wyksgrvU1vQm8r2g04LeAik3JooIvT5o7AzLel5bZIMT1uUt4
401IAYGXPn0KPdjt+KlUvK6dBcl0G/kXWXDLR0PLvCqPR4HXmxNFVHQOf2+DVnWPeUq86GEvC0xx
EhYxkRxjJIEII5y6IX9V6TiaMHF0mSQ2GugyDuw7WiDO1mElAFYC4Wsm7+c98j4U3AzMjS0cw6ZU
QoxT37d4M3FGiWZRLgku2j/ng5w6R7yXqhufaEYwbHFwA+M8SL9TxNZSXGOZEn/g4FSXIfonBM72
04fg2yjordu5O5yNOuexJh7G16P5hFUtTHIXrIEIx1lBeA6KUoLQjQl7EG6Hj2SGOh8jGoQP6+W4
Z07HXzEY5UF+tS+NGyCmCnQEFQSncLXWoHZxV7VCsFGsfgTK7+LXREVVJCYCxg/IOe55C1CHkx97
0HhERmBOUJAXOOXDF+Bpp4+0tjO8BbxoraVdcJL2bKrMn+CppGWPqixy2bUvXAEimWZAZkogm5rY
WwPf9t2+e2NRwoiJSLm5Cte1UPEm8eg/O5q+vgieyUvphogJlDa4iLivI03DubFWRdz/juFP/W9B
uHkThtwGJZ+apSRsc2I2klWi/6LdQlSIqC7I6zKLzyP1hrvtdxcws/B5wk6USDIwmdrzmMWNn8sz
BJizkLVBBnKvpZWUVr+EEZ4mQu8BOuMVhCUX/j9s868p45aXYF48cfFoPxpVErOF05wi6oyiprFU
HImm2kGLNneYXopUo8+SjNumev5TF3Nxf02IuSw6WE2CNTs1AGbZ9kpDLtUL5wFtjKQ6GaExDT0L
FKYOtlfzNKj6HyYGfJ+2OoSxu+HWkAQRUBLa+wJkCdnrm3f6Ht8WDpAibGnwvFYhxaegL7k3JcFw
qrynAFsfTNWPvNUHuecX1zIoS/sisaKYPiIFa4siqXclHC4xc+7jlCfgW2rw55I6UHFhBcny/jE5
tEOzOv9eVAZ7cY2wwCI+Kb4XolrtTnfr6lTAuoi7HBL41W1NrYXsosSmWjaQV7EVNA6cZRacE8xG
ZNrWqWJ55asxd4e0BWtL9HKm1IkS0Sm1Akswj3OoB9Y8IPY+ER0RGfD6XffhSmAxrMgl4mncUL/A
+AwLv9Us6j/8PW4iwRsWjOweFrl90nqGXdhq5LK9seWIc4ucST0TwMyDH9yCRIJ3DkVjqlesCJ05
JfVD5Cnhhtyg8Xh4KRjkNZWXFPnKH6XcKLXelCqGWCbDKglQzYwqdez0MpfRFFcwVRLGdBpBaNaK
Xox92jAwaakrFSTIY6InzuI7BGxGPEIDktZu3QxcLqHjecDpoRwrJPt+RxzxesxdMm5QINeMQ8qW
JnW8MFcmpl5oUoDCIq5UPGRtVAApIiJ1CLFCjT/yYN8ujqV/J7LJj4d0L2cqNGrwbT/C8M3ckYdo
efHeeBKljKP/8/9it4HKhiAm4aCdR5llSnGDb1G/MWLX/hzq8o8Jv/AcJkHI19xIJvTCya7mzrxR
iRCcVH53PD52gLN2aJBT3i2Rn24j36X8cyJmFA9cPrmaQoFtOR4KHoUBfVLk3NKpjp37RqfnJndU
0sJCLeDSLgSzqoi69+XjIRxGFFc4k3NpV//H15YFmKuhvmiuaG9mWAu2V5dJ99LuJYnwceiFwtPF
rY0fGEuGoGrsB+OM7z8raqIV6eyfwHIqkU3TbHFGFALJ5jZnadDPb8FFtiCIDzuH6xYLYV1XgZ19
QuvJojtYSvgKTnr26UmAQ5I+R1CFxa8WsJ7cpkOwZc1C1HDVoJAciOAoVJ+p/4qElKresOD0c46R
UNgOAhFhM9wWmv24Plhs8qL75u/AEwaoyZo0WeAqUzcY2+CFMOY79M4CDD7XbJ9xU2o7CsgaR4S4
NRvKcr/0NJQhRoiCX8dajNcP6+lN1IG4IzMdDB2amlSTcjmpPVXJEybmxw0AW4K03+FNnGOE1+Jx
XR4wX4+2wA+9xs5OaFLxW367SCKsZe8CQUxd9mSxe7epZ/BEu1Fr/RkWqRsPTLC4LQD8mBwdxKzE
TA5cHhTj0Vp7fuYblxFJkBsNFgcGrH9/AOnL2ECceql6NzY1SrMIEiTT54ODNpPFunHPKqEU/JTL
e3Dohcw8NshhM1gDE/omkT7rkZfpiLa42L7MM+gT1SHuvgRML9sZj0hxNeRtBirpX6HnKm4X6Vwb
mnRGwX7z76EXHxzfyKQiZZyahp6cvQOFHwwJZn1IvXgEYH5LmACzhveQm570S/5prTO629Ag5BOL
NV8n40D1zIacCgg7XQ+sGOz6XEAntYlF5nbYGDwOZU1oJfVKURtQv/bVO3xDePXKrkWgawTiSIUB
Qs7gg/6j1WGNKowVeC5kb5xzGseNYOWhrtla7h/4bvdPzOQumegcn8QqFSdA/gpMKLG4jl3Gwqdn
51iMx+NnFCIEgnHZQYya1AEKBileJLoy3ZaE0IzJ5HmENAiNWaycgupMj8avgfz8hbl5Lr2XXk3x
0aVolXUh/JPe1/v/orQozsXAjXh/b+WVIq1zfEnJA9A3dHhH8WeZFZrD5pElYT7e0JMjlHtau6ft
ZUHqSQ68I1GEGlnD1pbB/3UwCKcVFjH1wwJRAz2pIBKbpVzBQup8jGGFiUw7Kw0+jHTMyTehkjoi
FC7mqwePQITl1QZ0BskUwiO8vXLcCeZ72cn6OggAUDANptuGhFF1BXdS5ExgoL/Y9dTjp9DfTfLA
GCw+nSsoShCeeH8Gy6g1sAIA3PWORaO+nfCqJgiZ1Mxxj25aeYfE2aaJXn8LLMhGDs3bs3aIjXuA
ssN19RVdjArKGIzB8mSQ552IROf8q102unjL15XhM4vSUJotdBlD9y8hCmk8uYiZmeuyFPH6ybPc
XqCVnOK291MBL1TBSiZ1j2jybRqTFopLHOwDeABR0NQvQKsP3iJZPlXLcHbVQTBp2oF7uso205fG
o3dwf6mDXaQUmUXBzvDEdQ+lHvsNjcjAaXa7PJCHoX0nLDGQz+lIMBMJKSAYrCiAsrsvSrk+yLvi
/NygYE8LVaW0KUjyyrtBHr/jpTW0lLom1bM9QA5CCnPy3tevSDQ2UAZd344xpeVzjtxse8APSkKd
8PZtKDEwBD4Y3C80UePgqywGZUumN+YRLm+N6cTBNy7K0XfPmFvwnAW/5HBvUwk1+52SO/XG/DGd
eXvccQed+03dqEoPksCMGoDl2VB3NfITPOnTcWa2oEatfVKGpk6Cdc7q/bZ/r2bg9y6MxveBd1eq
mIYCytB8wwesM5SgO4ut/ymWO5UMtfZpmrCH+gpGFoR2iUK+gU3QiEPPC1wmtyv+R9DhFa91I/9S
OhesNb/cJwFKwiGumWFuNt1lUxiY1FNnfnimlx9jkHNO+jWSWMgwbc3obRRXK4bfs/H6q9VEAVR1
4SWGkLM9EZ3C2BevZoV6byn2vtD8TL6tcRGRkOYIIMxln/dnVHciAK3lZn7UwkrHZTpep3G3dBeW
aFx+JzgBuhcNfHNY0f5c6ySIZItKU4YZP0e1NgHsdssss9odt+mu5iyOtUdo8GIwYxhsxk39oNo1
R5rybe1yjQKYyOoyoF7y6/wgEQNVzumbZFsfC/67aueZPblFgLgFcuAI7fKV5nSQWg+rZUiwlUyj
/EqT++RRMTivZCEJ1XP/Dy6HI/75g51Ewldw8H5X1Py6gZzYumfKewWKcubqMJlZOBEd1crnbRcy
8Gos0Rh/pIFNsSQ+wlLsGr43SBYHLnBWS938zoBk1P3nhrlmmilgJkoU+B789ytPBH/lg6eG98qM
/PUdYusie03eVCAVMCuwdLGfSxlo3MXOneHW5h8ejV0zHlUoI5b0PnEUEY7QXOia6XlHhHYFassj
bFYSKXpT7fxxkYHTTTgfZxSrr/rDXvUswev5MUC337qV6KIHzol9ouQNxTqavky2f7XUidL1d68b
RX7XpYpxhALULgJY3TmPvhmObfjJnVV8H26O97EFVy+xv/9va9HS9P54lVZ6fccUd/RZBa055Ic1
B6SGOMuy6aF5PIGLiOmZEvBpGQhMzhO/smJFOXTvO0F4+WDzcXk9FyJz/PzQvZ3rp2QM+K74hjVR
H0JpfYERhg1lH97BwpPbtZFi0lC+jW3HYQNJMYSJeTSW49ofqZoUHt9edvH43de9UBuHYdfdxeqz
KbWk+tuXneaDVn4KMOBu1bt+EerEWswi7GfOPhnCcnGUlskTifcKK7SakeTEPgnt3Aj4CXBBi8rm
i+OUzzMcomRTBYMusfzcIoPpq21RZB0EuWkqU3tAVjI6pB2rcm8htE2zx7HRQICo3vVoldDX97AK
vahN/4xysQV1EDhhShy/Vle1oID3ALct+a5pvp2BX2PZaYjikz+EFyJbgIOkYGmJdR10aKhXssQA
Ro1KgWlR4SFxdTy2EDs1chU+YOqgXd5funJ31P4ToC4fQADS4qxoHVMvxPj9zOKNMo+QR/3Gww0X
ODg0eox0Snl62gNdYppXDh+9rg8UsiEvvL+NB8kj96dG7Q2IM3Ajp5VI1rRUo+Uot0xRoBrNhJeA
uei7wlYOOxApjWYryxrnqfArUpC0nxpp+jPCxZBtFbGkJK4Lx1CTvJfdE2+8ZG2dwosREIdq8FlM
OX52v2D8b4Z7tmcWVgOX1Vu/hP6gNX4y80LyozjSEofrCmG3NIPN/kMgMDeVTnEw/7LE727dqoJP
Cyo+2vlPzmYMIhPEnA1Cc18UNB9Ch9Z2/iLzzvE1ubWzoSrexsIhZVRf4O6+/oGAFjb6bjX8+EwJ
6X2BHMPY/BOoG9d+z9q2r8AVetGqg9FtMVECsRVIWlrKK3PA6QLdlKLD5/0+X6KK3V5oclJETbW/
2D8zLtHK0abBhlEzubpM9eSAzAr/hNd1ALGXONUnnSn09+us1k8GxEE3w0NAjncRLFNrWDJPeTCx
8KSZp4QW0ZgdwOKOMPqXVJ8tz9WkTL+Faq/17MDvsI9yXF1/AK4kYlBj2AZlUi/bOWstUE/HyZEc
HuAyndwwHvjdT0Nabq8zCnEbDiYKBY+SGkWehIbOCUWxX1dffge4Cni8PMN7R8S2uwLwvaYGu/UQ
76wXYvRdEvHEZmmhZ+YSjYrscyFbEFIBfIRb3Y4Vfg+MJ4aohEBCBPU+g6XVbOAg1T8BWyj0O4h/
HlyvE5wfEv+faI2Wxiprw4/YWPlhXEB/CSoSnWqJbETxIeQqQNVM4qH62P7jSxR6hO4hNAIQ4ole
5XkKC47OVWh3xiCODWmRrh6RNSKbaThdQ4Qnemxdjixwis3IQDPewyGG1naonbPyjIKvmOteIstU
B5DSpg2FOQbTyECggTFXahokaDaCY0Pflbq3k1X/oHu9j3UA0BlMeTwgRSQ7bIJmvIaINhMKFoyF
+GGdoQG1VuHAF7ePrKHPdux6sq2eJQ/kXJA8j1u+oG2chp+sTcviC5GYVhDOeWPJOkgyKdx/bRZO
pGd3VfV9npS1dW6b1BoiJDw/8oqdm+JVpA6VxTxux5FNBGKDe6weAc4oYqJzWEZZXv4pzds8fevw
frapxVJQJAN7dBQwOSCCd3uJXAv8Vuymw/bO3vSmDek5JyO0P9QHl4LoVRBtokjX2azar6O926IV
/krRxosO+mVZinAtqZT7TQGna6UUUNqTDf61cPnaCTHyquqJAXy+FLGw6cY6TJyTVodj6kWZu9uS
Fkhmc6eNKo5PviHeBjp8UipFCAfrGdfjBaR+154cQIF5voZRW8y/578bt15UmUx5IoY8wTQUe4Go
1d9vMlSWC3OuuLzhi2Eh4VkoTWAKNCha99aY/yTdSG7LgGV+HXQEuumseFx5U9TKjcmI/ybxigDE
PNr+zqCHxfs0RXRZXSun2VfgpQ4HHnmZP52rZj7PGuMVm0kVLE0yTGAaZwIz+A0V+ZsGhetBkMNE
h2mQmA7y4rK9mxrLkOmuW47NSrblFPWsWmVhsIcrbZTEyPMCMnVEUhdKRbWWjV2sEGEaZFWolbR3
LFWgMy8Et7WMfL9rxwiqPnj0VVv8KBI0XHDfynwIftHEb5oiDVA0sdBp1u8pxq/+Ymxk2TeY8di/
Ygy+dvOFv2Eg3Tau3nVQfbvc5vq4U4ibLrcOjV1KEB7CZ6eRcMsYPMDxX/VbpcICswoLiqRtIZKP
zJJ9Sk/rS6RzaRJs0D+YpbWx6tBomSP8YtgkHO2XhOMS7c6q09W7AboutT2mW/9Bn+3vWGjpZ5k8
H899fo7Z7p3nQbc5CsQxKcBTLu4S+bnDQi+k2i0bYiZzsN33JhA/nf0V+p8SRbXuiHzXnNMwgFxm
lG/P4gM4LIec4RW6KDR4loN0fNi7FTCydQu/rDBTdLp6qqmufhfP/8HzSp1jniRHm8JuIhmmfDUQ
6h7wGbFo22Wh0O1lL9AjpvPVOCm/HaZTHtNp8mSyAej0tgpQQ2QM7zzXf0LDCCaopdy1mEW+FN+A
RRx6mRodmzXo+AUp2ESJnSqrIu3XHuV/u69sL6+umV2sf9RwSeSH58NKsJ2sdwv+XIT9XQSTMaHz
f4294YQlhhN5mdwVW0YOY2M7yp4inlR40vWyWzuN1CB+jIbW9lLDr5J7B0hjs8X0f5jTGu30Ovx4
QWh+NbJIAEWFRQo9wSHdEVXICOXSdPX7z7KJ1bRfjpt90dv164v2t695m5QVBt2BJfKuvquii2Gq
EPKdCiNsiSxXq/bmKE9Iml4HlqchYNlX0dxiYHVdFCtrJA/64Bcv52nek7dEcKtRdioo4IWtEjp/
WIUDobQ/TOeWBQluu0NMYLj2iSxnjpRz8wOQFw9Vo8XQvQ6G7kKTl1QOjWCKFexLVEYnYcSTNyyn
ffRgSkofkBr+JHBGYGSE4l8qIaeEAHknYwSl9J7ZPSlqy2lwGI0hKZZKEUJG1z1z/OCkgyKxD6Dv
Yh779NVSyd5Yp7prL4O4KT9z1yfH2wOM+68yBlPSXUNqhrPeTR4DsjVFBwqhCUfXHWL3g27KoZcn
iJcKJc8yN+n9FT77DwXKxo/nsHeac2dKBpsVrqw3vIpSedNv9O5MN6NFnWzWB3iF33cx1qyz3Bur
iUBVkFeMsGpESvl83P4pcr09SkmxEGwpOFcVvkc+fUjeM8Y+myPVl/a/vm9WSz+emPZcxt2TzhRp
3mkESZMaivy84J08jUNt9RZqIjkntIRhzXKu/cBMQui6mEpGWdjJOP89YBXJCysDzuyxSThAKexI
ojaOh9/IrTthCaWUkzoCZnQAxZuefJSwK1VP+3Bi1mYzAYUi/vUGsbU1rcJn54zcG1i5b0CqMgeT
wmPxmTKgXijXbB2Jc6nFPpGhB34oF9zSLQ9uW7xfpljlI/6Y9MQs4wHxX4xQ+Dtr4s+A7OmrHigN
bZq4BiMd3I9sFhAZeoqjDKgoYOkibUSbY2D/cHztHFZoB/z4/NtvXN6tu74zJu2lHK/c4uOJLyad
yaWNQmrG1RgvniWVL6sf0ljCF5g9cSDaq6gmDXLHG6ZukcSAXiTbomOd/oGooZVFIRRu3sybLX6n
e66s+pPdSJJYMlG4Nnk/tFZWSPVx4ocDbgWB8N/Kd4m3vHkfWKB5cg+bi8FgAyd7L/18xMpmDIr3
1Nb7v9DFlK41kzzHVl7v7DGEn8nVkFi+vK7aZCSqRKrom9k4tiqDs4XXlzyhZ1ckCETgZgn4uPdd
bNtVaxy3857320YypLmpbRMgg+UVmbMCVrMq1a31D3t5o8Tu7P2tCkgkKg6HglMlWzfms6pmayS3
hwi01Vv5hIbXTk3YdMgsVRq2eBdnxFKT9Ee4IE86Rm4nFK+K12xJ8/2Qaw18WCuZw6ewsfTAEPYN
n5f5zwXCfgxMql4uBXcHH0A5stPVbBsv7KmGIT05p+4NxBlqkQDefiGCHgFt/NN0YSmaJe8Vmj86
jmEVQVAF7QhuE60SSjsuImG05c0BzPgauziBZcabqzcjFpLCoNKZiHaHNqCmgL0ZRqohXj33cPLJ
5lxmxkVavVd50pIGERhLC+MCsLbZRnYOZS21gDqGd5sbhMebEYC1QdomP99X15c6gy8wgd6ZqLrb
DOKIM/bA5aysoB/Sc8VtZCmaWLAr4+92Z9IucIrOtWHDnsAUyqXpVp6uW0eDGrJ+YdBjTalVuZpH
IBQ8sUtkc+MpO7nah8TYWVXfufycuPQuFweO2wXWCa45mfUSIGkamRW3OZMtz7BWStOwHs+wh68E
m0YAamzSO8FNmTBtxvTiuc8dPsi9yzSeLL9DmbF+L8v6lrg6vzMFtHbFOI1yKiB4k5X1IawcfrqL
PSN6DWN+ck6dg59BM7tqQaBooUUbmsGepKHQwWhYvkulY50rk0jLyE9ipWBqXPK63G6wFYyYmAwv
t+DSilCv1W1R7tFgg9nh87CAs0+mOZFDUrj9I4x1wumBR3gACeg7twPuMBRj0dtTy7pa6d3rgZVW
5g3Yf4p1Y+VbR5tKzpL3V4KCAjcrq5w7EopvAr0co7TgzXKTCCSkEa069OqsUM3stbNnDOLkmekW
7sQoTAG8gazczGjQza3iXOPvwoWwk1gnjjkLS9ca/kcb1+QrC9oBX78PjizRJ6lAtjGNHzBisbrB
YVPFP4g1Au2NBuuLqU1Y4eLzY/il8ZDMqNJ9bEEhxvaoD61VTf/dLADfDMjjDsaYAPxTfJERTmg5
E797qSdkiuNKk7FDaM/8G2MMvi8HU1Dk14UqkOG519dY/1fiBv/HCE0w+6iLCUWT+RsESHSTQErF
9I4S2caVhHqnEY1qQ1Elug84+shmdeh1RZZ+m0nqYVvjIlaemvRe8BNrCxQ2OCj8Lq58aQM0vdvf
rPhpPk720lCRiN1tU6Yn55ElWvWhv0UWaePaxH48eWYFuCI6Fc0zXuHTKm7uMPk9AQMWlzYbLg7r
AWJu84NGY6x6ZZzaLWYdEsc7B1HEn2R9h8qNjJfWF3Pv5r0Znad14wNenl/cHMtr2X5/T7h0h6Qa
TvKyVNC4eabQ8/tHo6Y6I2e4BAplrEuozmAfwOsa6/gkgq3xZgmvdbYzUlXpHujlOyzprhPdyzX+
4kNr2Prhwx4JfjZu4yI5IRhEkSOMrJgZKUpVfqXGs/lqCBqMZWB4hUvYIk0IAQQkUKmZVVpJjY0/
Qwm/VufzQPdqkJaKZynCKWsA+BLRaG+3TVu3lUvOESAOV0foTDBRNr/+TbyOdL4nt79SWo1SAisl
h5F4zi6r2fTEwHklmL7vYyYxQYUJwfnetRkVVyyUgQqgSctyrqo13NS5xKPMbEoDm0F7Z40PB/3o
+CscLk2JuodH6jRaSJX+QxY9SHfX0Qn5AdNeRmq/ogV3bITGspz4HdMbo06zeRwA2eYJIVGx5oXa
0RiU+peNHSh0aqKfsYPR3JyB4wFhQFwtyF0dqrTrP61jDaQpzDhTfKXixD5vzlYcHhZgW5VqHJER
sFuw0HNXGdd2kALBRr44dodDOipn6ncDF7M9nD5QHBt24k25nc6IsRPtuyM2EbDRikpK1TXuUWS7
MYnEsDZ6jAT6whKachEA7of8efcIYDS/1g54EzKOFYEPdogoUot4/Yjc6Usn/G+nWtpbeg6HdSjI
SH+m6z0QVsyvr3Jm3R4nNKE0BMPuqqiRPDC0mXGHVjIE/L8shj3Zu9QOP4ay1K640vBQasuGAxqH
IQTSfY28RvJW7NtbTtZH3WpjVLdYZ9SSAhbK+fLW97vf7dys3ZDI90yEznwcd3x5qr+7TUSHJb+e
4r/kaSDlFeUazxHs7SRaYl58eyk5gWo9k4Ao4orE/Dr0kfYMqH90JDRnaAz8Lw/LxQyvvbnmnNBp
8gJTBuzdy54OiuNsUo4ttQLSFkEIoFQ33pa8iRMPGSlxlx7eCQiwkP88JLc8N7b3bI0EYazLlEG8
4QCKYmLKPnknvwHaXcMrdLVxK72iaUIw/2ntjwHlZ+/kaKFS6f33uGcdZABXC8yyyl8CZJ+3wGYm
P0q5XTFYb5bf0VDjiDngMiMtHTBIy7FSG0hA4YJaNKo3jcL7PFVFVMaR1wjnGfto+Sckr9dCywtl
BW+sFQg8EL6GXVNI82g1qDSxRYtm8qOAg7kVwG5i6tSqB1kdziLvQSHHt6YUioYL05LBGjOsndOa
7X5dgyREowT3xTPxmhAEh7UxaZ3gwmAc0TrdoALXC3LYDsEKvtqN8xuAp8ZIMlerJ33t2X0FjHbY
qMdskqjRETJeF1CIR3l2xp5kpcVzuVNSXtsq46o7WtAKjy7gKnZB4w4Zrg/cPW93/uFPNGA9SJ+1
2+Df23fgMPvMAqPkFENnWRrBPghFy6ZgrnTg24IgeiOdpROimhTrMx/xROoxv0MsMaS0nanO11A1
cUHR/cc4s2GG3L7BA0ihSKdEO1dT1g+3BPAfD0yQKTXX5/DhdPPS9DwwzVofsdsl8gIzOQrdLdPW
1U9KC/pIsTwk10SpqXxcOL1TXVSGV9ZT7IKQ5rBvhbp+3hQpmwxd4qrmMI57/8KHSf1oeLwv526U
9r3GL3hTqtoZ9Wca81sSX1lsrVNTFKHPYRPod1rI3jZ7P8uQjEpV5z1y/Q2Npz2voZS1+2b6H9Cn
KGMSig8C0vY0DP3eHm9RiEX2Rch3HEeQfSB4OmucO145j5FiC+krBblkY+6xfY068d4Q2oWJXdTm
qJ8z5BcXu76wflnXmUHA2PoF5QsxypKNTcRX8r6Q8iT2+cdYv1wRVSn9Dn3nJYxpIf5Nr3mOL5nW
6k8IU8YyC+rg4HkHMn6hNWgY52mSnukDQfCKZrbAsO9uPQK7VVYVzdwlHJmQbtrTVnuWRZ6Jnrm6
jR0NwtH1NbMtsWV2S8vv6cyItLx04+B+oQwnDgERZ4LcREzRj1CK1C0TZVYqdls3czZuQr/oMZj7
xO+Pr7tYB0NU8Qjbv13PvjDFcjNPLhTAUiitsef8lrepZ9eOSbzah4cVBqIVIiE67m5dJLmt2moe
7FjEKLUbYCc7T68yYnVX3PK4k64pXsEk0je8V+SmVZ41EPDVC1wcbrrnix21aJjUEH++TL3KcNrf
6ISleoI4+d59Mr7Z4uks537UkllSkqIWumEFjR/ajm+IkMXZAxnDBhGvZiaCaESdPA0PJLWCiz4z
DFvxXv0zKPkWbPOCrHknsudEyoSOvPdDdP0EIa1qBmkqIp7fxBjmy5fUHLRN9PZJqKQDM3pvbQtr
8Ln2JHTEI4TKyR+/v3RVOptvnDGdUN+ydJ90CosYpc2yTFp6N+80Kfa0hyJUTgRybi0ipBcMNJl2
LSiMPl0HPEFaDjtNSZMsDK/7au37q+JbkQHBmh028yTczJu0RkV8mgQFI0ZeDr3lh6+CUpoRxaXi
/jMJwz+kq9roaC27atjIleyUwE3p/nQu/rUW9RiTiJUi69TaThGQscGdvfzkXFxHDDsfRSttdQOG
p3QZC3BjuT1j18dXSymk3rwa79GCDG19mMoRyX/xCZJCsQMDcGAsyixLQX248rA3Vf6+52UN/hBh
Aq5vxQ8eu6DSqyPhTJB1l4ILlcQwlFKeBO2ymol71PzT7VTrosHbdT8LNf74IpN6pA3smqkSnIp9
CJdCORRPcNFpOo7XH4/QR/SHm7zAcsYyUqvdwC4JUWNt6xSeZvVJI25VmcjN/i4ZFHwb2VqRyEm9
gCw8GEDG8ul1MrHlnXxFKAvyKTsb/+aGKa6yYAD6aPxUUxlPebthegJ3Q/MhW4a/5wvDkwqGXPyg
5lSUUuS7Wk62e1tsCER1Q6/dKVDR+7ta3dGnF5ZWlBkdnN87pvQ9z/3RGaAuFiWy6JI22DA/reIU
JDIhGcEemG5jDDcbk47pgrAGp493ACw5x3U9m+6jhx46BoUVTGRbUgWf50/jec9L+iXTYbV2F0KK
BohZYTuu6rpD5NcnPrWAUuoW/HnEaB9GOL5BOT5NPapSD4FnKGnC2uD1Xrt7PNKJYAvdcHirIdGG
yPVFeTCeq91VlJTcdNRzuX4K0akEHv5gEwLbMAg0IsNV4zW3CvR2zwo/C/FcBrkf6eqYVJcBmipG
Guo3oArOJ9ctENnKmOs81Fb1hzQwlDtpzZ7MbH9IQk2bB4JaFl3DhTXbmVWlBE+RwSZ+B7js9Xow
0iMmiM2/mUAubPZs0qE/cgvGvH4J0UETBq7Alg7pvl8bP2w/q0tbzsUXrHVJAB+JsRMkH+DGbeDD
eWjZmvx+gId/HAMlOJAjLct7PIXcsBj382d8J4Du6t8tgI0y4RYuKJEZNtuzpoVZDUGTtZv59Ja6
tWEuXqM8EqUUVEYkPlvmPTYzTXGA2RKDk5UpSXHYKfA10v5MZw+6TGfMnCfHtN/T2+mtQ6U0RJcV
S8qMCmLmUlF/z8eIRMK3e2K44Bd9s3fvk0iEBNRKSV4bekd2I3c6sbCwVHHanE4sYegYkOJJGQmM
hGzeUIDC9v0RE2pgfFKJ36Abg/M9s9Tp2GcG3CymgSSwW6xQt+BuFq/9v+PWOqmq/8ILpPHk+je6
vjO22YTHhKck9TStvrsqwVgrb8dMJmg1524ytLZqGLngHE1WMsD1rItHTN9GWmHNJg5gZep1wZMP
EJndu1gtGLxaOl1iLglSDzrAfvQod2lT13xU8+lJcILBJE3yNUns+cLPUPeFEWmzIV6ClqeLjGt4
hseTvPPijpT/ZgztIo2u5Ge7a80pgiPiXWEwBmbar+6pOTk7qcWApLWiFRAlai2mGiE7aU03sWH2
G1CNMGvdPkMuof8/oaX014P5wyrRpPGExTPJD7ByDooX3VJpgl4ZowTkKlgueAUgia2N8quEqtBZ
1Cx/39j+12Zsz+1g4ma0f1gLif+B+a7bELq3fCzVIT6ShQ0C+QoHBE3Ab/bqYvVLrqhJBXWAMABW
yzqCf+Ng7TdY+hRSJLgW766t6VdhozEZGZboYAc70RZjrw++r6zkEcZKZQQTPYc+RdwkwRpQ2ixF
xfbkeRFr6RHSBQ0mppkhu03yzbeZLmFpHuL9S2D9TmxE4aqDOa2iuJyNO36TbJun8aPh/iClO0NK
pT7flsZLWYNGrPupSVRYxNF7r/oEk362HVLfunc2PZJy9XELabFYy0fxYIFYaDQciIg5LdGwyg95
/t6rLOjtpnYUUOq00HzjQgIVjRI/CC9MKxYbqHpNX3HaQ82nuoeGWFb8M6OnocqRLVXB+lCEgwaA
jPldj/tklSOx7PghK+P79aubaVsaksZUHA+pFGU5+6yEc9XXt6mWHVdeNRGWLF9kJO/vyF3uRu+M
sY16JGY2/zH4ZsO3oTJUtI4ZQA+hlguS+UATU4go12ut37+DDg6HQE4IoCKUxVo3MvM4nS5bOJMG
EQn8TZRXo160rK1nH963ybHtJs0593hxzv2lXS6fKhvRcdLBpWaCK37wdfF4ss6uZ7f5tkraGHsx
pmnzuFqHH02aBM70onYHN4Wqe3QwEnDKok6TI91/NRpIID9xOqoks9DCrkELRK+ap2ASW8c+JEW0
TT3t/Zbe8/GDFboL8JJKroQSg0VZN3JnEGKIJYTH5qizSI1FTFiE3VEzGmsuj+zXDDluFsFqbj2J
3urwMEdILK4yHjOkTjLWYeu9hYg1uw97QEWd4mrNubqEwkby5Cl3kc0H8Aj1Zqhq70zAHy91q/Cs
dR9ZK+FuT9A7ORlikhvnSuoWq6V3AJd3oGhkZ5EN8bpLrfqPhcPGRF/QLnFFATI7z+kyrlpGd8ue
khYnIS5740FIhCAhyhuuVWy785jpGnt3noFZzCh6Pf7Je4bWiasGK+HEKOAFReodS1ARZBpdF1hK
FfZvSCglyEV8FeJsF7hMOCj3nUPszXnB9EiIlaWTOWAGRIhMvn//Z8TUAgwsA2h67md4kV038VXq
vSr2/rM/9lAP951hsa77wxTcLrhaXLjjz01MnbkTM4KuIJ504QuLkE2BL7HJN7ZyieO9AmRoUmrQ
RxQn11GiSgZnCgPruXsBHxWGmpDpPmnmYeQIwO28y8VA7oMYeJm52YlnsNf8pVBVGSBjmHnuBT4U
dPFb7BYpS3EDl4x3NntzQf5RBW3hGybDLiVHHkTuWoag+u2vGz6/KoMFic0vyQIBEb1aAyvj9NJJ
eEYK7Lir2d5AB1QeZ4+TcHySr9XeRXT+AgpRgTRtpVnA9/27VsC73yYUUypwoCpdk55W72Bq1sOK
oFL39MnkdxXkcxHqOPwlQOr3YFhdzAnURtP0tw+urLQnQlOowQUx0fBtt/ZsbhsBPAPU0AjILWPW
zbwPEOAKLgrF0cu8/KT0/5ozYpidXe9Y4kWJzdShS3mvWUYb2JHYlC8T3m1f5iRadUHt1MrVN6SB
fMGxZXkFo4mCDtqGUmMUF7cAKlrKxTICpvceFpO8YeTUj5Fa+y7fZAuLUKMwlBDqr3DNK6KZOjwC
GUG6rDbE6FEU5RGtQbudC+ATE9B7bHJ6p+10NmSGVIpu7SEXQqXe3oPEKsyPft0XoFoCt8G+5KqW
tg/qW+JZW6S1Fb0C7gzlgEC2V2NdbSmGYEkxQ+fUjYu6K7q9YPZuX1T7xt8qcyyUXN3eipSO5M+l
U2VBInyVNpU/DCkbnDOxL7NbPAVbySzyEt/a9F4LGnj0cod+F0oqtF9diF1vRN7vQPemB4u121OA
NKEactlM6ZLM8iF1TpLYPlOgZ6QJfvNiqHFHAZPywCTbdg1dB2TJ9F6tvJD6JjDWwpdb4GgwlddI
TCV8QB/P6Y/4U/P21htKWEE36Viq9Tuvcg0hB5E7PeVeLCJGtzp+WhlLb7Et3okD/zwN9Ex+kI1E
W3cfv1P5iWXGXErwb+iQtcfGgXvYBvCN6UK8i1Vxu9DdidQGW6PY0GNfLbbxAB6soqTCj54jSh1r
N/amBxxJKp4SlgHeQuPVQBt62u4h+caOc+s+FnzX4dbCZ0JNw4Oro9Z4/ggiyn8NWHsZYnicIeQk
kYVCv4Al0h60e//Dg/VgFyt5OyCzUwo5FvfJCBRekenbOblkZ2zI10HGmgrFo78WlihuncrAZ1kd
VN+XsNqL5hdtYdx85zuSedh0tVb6I4+jlQU0rnE0kQ35Pl8Nq9t1FXOhdecerMHzqHhrzDOkut++
5zNnLOrwIWQbRWRAAdcXXnAzo0rh8IsgSvDMBXtqdsNqTskpyhm8dy5415gKV2h1MzLNyMMqhULR
8rArUQbgNOi4YXqfpxLJjHQRqZgWR8/7ngWZsDdicNuxzMoL4B+IOuyIJwKkpkOw7pqIkA5XyWVM
t1Q949uLeKueG5rdN6F/v5/WfAInAjLsaCApSyN2O4d4iYdvdjIxO+f7LIoJmcy1T/21375YfcS3
BDDUzLDMayY/yctqeIiUzYw9rtpqtMJ0AWD3/aiCHkzlHEyJWpr56Si/v0Djg9orxiSExovleJXN
16ZGStNf1XS1kttwBTi59miYgkstdgQ/MDMXXZS0yvI9R/Dle8sPadfmS7+jzDW5ox9CLZUOCGmC
ZwU5kBN+idbSfFObX0J1Ryaz4TmC0aw2wTxVrsJrsoJ0rxY0TsEwrA4gNEOkTCvOF8n4xLMSsNQ+
5H6F9u7Bdssnw7JS28IPl8iIURYF52MrvEDSlvD3ZTSf4in77Nl1VnrqK9jD2DrMGNZsihRJz5jI
8gZcJdcXYbF102n8L55qkSIPHVbxuU6l5ySBZsOs7KEFZL91PURNBFaWs9hsm59VKae1AlbUQil1
FNfqsjHbGVKXV0SL0V1rcnkMO8ntgflpQlJZZfXJmrqP7ZXQsPNq+9OOXZP+/MKQAAs96noDty/w
hY224IIiZ7Is1CZfHpJBLt7D1T8jpOFAlYWJUfKyh+1/du9NLJvxzrejyIgNxTW/UQh5//L43NMn
MQO0Hg0evRITX7rIku391adMNwyHT8r+CLznWiD+B5X/I/q3mKkKGYa9aye+QCZfxdvM/dNm0+u4
nyYTKBl3n9kfM2y6OQ3Q3/u6z5ILtEg24s2FK+3j9aa/v3Z/JA5SDlDs1/NdlaT2ocn5zlbQO9VS
1fV3K3fcfKn0lx3xK+ghU27zg6Igt0y+r8NiSiEpcuWQP3GmfvoHwv1dryp9j2EyOTCqKqXZT/Ob
dYN8WU2w+pTEZpANvPaNY4gDKQSxRqz0ApqU0ZpZGB6sYO97I0F/xBYxoxA2gbOTBXmxS7E6DhQe
qCsn1VNrmOHx1eITWV6TnTypzpTkLkB77quPwW2eQJxw4MVyAB0TEiyod73rcGluq4/elq3hvAXl
5BrILex8aRi4fKqCQnRHasOpKfuR5q+WBCXR3KV+HsdYUlTdByn9szW3OGi8gZhVt8psg8YQCkTx
hHLOaRGww3BBRxb0HqEWhYGMJbablp2sT+y7GAOR/pknLiTI489GdssYJWOas5FwoiOc2OGu3Kp7
j9WSjcZNFovCOsTKu4RdkMv8jZgzvK40mtbgrzRj3QmXLp4Y2EH/P4NkPoPdJ5E1NmVlu206nULS
9kkhbIdwVXiDXKCQG4A93poOwgie9l/d9PeJMLtVl0HEe+7MOM6owsvQpCDBkNxhfLib5HqKiXCA
jU6wXZbKySsrs24ln1gvZc7ODE7JhYdoQvkTciOxcQq0oirTpHJNGR99ppDOu9pfY7DjRe/IQULz
rxDYOqtCZy7Hk4+5D5n1Vtk3UXpCOw655zL2BhH/ifFptgfjGa6iEWl3mBfDpEePCwlgeL3nEDfs
PMHwIRl3vv6ktILm8qE6izZIZImen1rIQBVO4M7LLEGBhClA9rCgyIZYO6O2wd9HEEaWYuGwQDin
k55zBsFOPHW68F/cQZTW1s0SEYjvyFosYkgmiUQT4meMwxOdGo4Nk9KclAJe8rhCK4AHRdXy5Rbh
UGjs3GvP08r0uw9K+7KSJrk8v/zHvijh687RQr9eJLNmRfX+crJsXD2sgkum/8ICxam5tQBpJ9dU
lW+QV47JVFclD8AtLHcq+PX0IxJojvz7CGK2B8fkpkAUXEwpBGS6dRejPX/KGrdjxj81hgyVRchQ
qXFq1zOKV8IpGuvXzHFINYkyzIP9Clgq9EL9HNf7HPIbXVugtWN3w9VnKOt9NiKZ9UHfNXJqYuz3
ezCQ+Sx1Q1cTTxawhJJzGaHoLmwH4b7G3t3aRBjkv7mXYtyKgzEfPwSoVtQTc963wJr/7a8FCLOs
+JODJ5WpJxNSOPn7Dyhtmm2STqdLLZe3a/BsjfoR/FMSZ6/L8ROodw2Qyb99hR2eJ8ugozzTR9BM
6kLEPnha+6ZOpQ4qrpn2yF06PkqT4c4IjIGvR88RaEfAwzUkeAOh7F+7yv4RF6vXy250P9rnrrLi
CIvcP/h8p9maykiq4f0579qRuwXgghpP0XckZ/86DxyeGrly7sJwMaTHeDVCaKr1YocT446vGDhJ
VgCAuKjb/4Iait4xkPf/hfWLBKKB7uTRHB0B1bQozhPtKA31b9lDr/5IReu6ltgHTzePY9bHXnYM
4M7AH7LzULpwefLD1ENZ+iSibPGv1url+sZsEnaPMjubFiazoBvhXIgxN2Tf7khIwObEFCtONDRN
r1MoMWHqdDs6Y/0GU5Ka4RTXnnDVk7Md7nLwwBWiM10kp6gi1iXeCWIRNFFCvimDdHciiQ4eCXrv
WdQLAzQVzwiSd0yTw8KLQ2XK+E+TBFEpgEEeO4Zu1oTOnAI1F/3mOyb+boKw5p19CtVOyyHi53NJ
pSBx/v28UKpDzQKWQNG2EfwFNIfP59FrkhHewdC3BTzQr7WEaYtVRMomoM/Ois6ximxthRKHJoFn
UsgoxzdN6EBWebJLnAFcS1Uu2iG2c6ZdXsMamCKShZud5F5U6ms+0dbdheNUEBFKS+/vawE35EgK
5/0Q8/6mFY5cqZbgcWNIcma96A6s04+mlUN+NLRZ1mlRIYsl5GEgZhGwYromwN9iZ4V+/i+xJ1Pg
Oy8IQeYNubd32jSeJ6A9jaFipDXJbHxWqfOD4D3lF8AFzGVqATLYPK9eScnfGdW80/cvDteV77z0
rdY+/79M2yuo47HCx8rO6nsRyImm7cnY5Wvv8LVOUjBwsXbk5nC8bhaNfp83C4BQeQzQ0Cv8E/sY
c8RNSamYwG6pK+QTDmO3zu8D0UNhyjvnYw/VaIs8uHLF2lUqqcHulebItcS32Tq38MMksM6BHV5M
xLYAxRwrlEeuKYMyG0wf/UQRhYwBb2mv8CzwQzlwH9hNArn7pkYgbqJoT415uqkIphVy5r1C2RmH
qlf0zV2FW9hyC7K/b6VJ6RDbpb4zMqxkuEpaFSt2B733r3xnXDa2Xc26XH3p5Zgz3qBcT1hn7lXg
Z/xlczraa31+bdb2T+8WrXIB8uqkUuCbxjv257EE9RXWh05j+fFd++A11nqKOWMM6OdL23qYSnsj
yWuaXG4hTsUhOgI1YIE3vmtAc0hFEOfR0NHD9zlQNQzAuo6vO5Ua8ywxMG39t7M3CBrRppXojw/A
lXU8/WDdiZM/6sf/VCdrgga4S6c9IpY=
`protect end_protected
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
package inline_20_types is
-- code from book:
type FIFO_status is record
nearly_full, nearly_empty, full, empty : bit;
end record FIFO_status;
-- end of code from book
end package inline_20_types;
----------------------------------------------------------------
use work.inline_20_types.all;
entity FIFO is
port ( status : out FIFO_status;
other_ports : out bit );
end entity FIFO;
----------------------------------------------------------------
entity inline_20 is
end entity inline_20;
----------------------------------------------------------------
use work.inline_20_types.all;
architecture test of inline_20 is
signal start_flush, end_flush, DMA_buffer_full, DMA_buffer_empty : bit;
begin
-- code from book:
DMA_buffer : entity work.FIFO
port map ( -- . . .,
status.nearly_full => start_flush,
status.nearly_empty => end_flush,
status.full => DMA_buffer_full,
status.empty => DMA_buffer_empty, -- . . . );
-- not in book
other_ports => open );
-- end not in book
-- end of code from book
end architecture test;
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
package inline_20_types is
-- code from book:
type FIFO_status is record
nearly_full, nearly_empty, full, empty : bit;
end record FIFO_status;
-- end of code from book
end package inline_20_types;
----------------------------------------------------------------
use work.inline_20_types.all;
entity FIFO is
port ( status : out FIFO_status;
other_ports : out bit );
end entity FIFO;
----------------------------------------------------------------
entity inline_20 is
end entity inline_20;
----------------------------------------------------------------
use work.inline_20_types.all;
architecture test of inline_20 is
signal start_flush, end_flush, DMA_buffer_full, DMA_buffer_empty : bit;
begin
-- code from book:
DMA_buffer : entity work.FIFO
port map ( -- . . .,
status.nearly_full => start_flush,
status.nearly_empty => end_flush,
status.full => DMA_buffer_full,
status.empty => DMA_buffer_empty, -- . . . );
-- not in book
other_ports => open );
-- end not in book
-- end of code from book
end architecture test;
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
package inline_20_types is
-- code from book:
type FIFO_status is record
nearly_full, nearly_empty, full, empty : bit;
end record FIFO_status;
-- end of code from book
end package inline_20_types;
----------------------------------------------------------------
use work.inline_20_types.all;
entity FIFO is
port ( status : out FIFO_status;
other_ports : out bit );
end entity FIFO;
----------------------------------------------------------------
entity inline_20 is
end entity inline_20;
----------------------------------------------------------------
use work.inline_20_types.all;
architecture test of inline_20 is
signal start_flush, end_flush, DMA_buffer_full, DMA_buffer_empty : bit;
begin
-- code from book:
DMA_buffer : entity work.FIFO
port map ( -- . . .,
status.nearly_full => start_flush,
status.nearly_empty => end_flush,
status.full => DMA_buffer_full,
status.empty => DMA_buffer_empty, -- . . . );
-- not in book
other_ports => open );
-- end not in book
-- end of code from book
end architecture test;
|
library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity C1 is
port (A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
F: out std_logic_vector(7 downto 0)
);
end C1;
architecture circuito of C1 is
begin
F <= A + B;
end circuito; |
library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity C1 is
port (A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
F: out std_logic_vector(7 downto 0)
);
end C1;
architecture circuito of C1 is
begin
F <= A + B;
end circuito; |
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.mem_bus_pkg.all;
use work.io_bus_pkg.all;
entity ultimate_1541_250e is
generic (
g_simulation : boolean := false;
g_version : unsigned(7 downto 0) := X"F2" );
port (
CLOCK : in std_logic;
-- slot side
PHI2 : in std_logic;
DOTCLK : in std_logic;
RSTn : inout std_logic;
BUFFER_ENn : out std_logic;
SLOT_ADDR : inout std_logic_vector(15 downto 0);
SLOT_DATA : inout std_logic_vector(7 downto 0);
RWn : inout std_logic;
BA : in std_logic;
DMAn : out std_logic;
EXROMn : inout std_logic;
GAMEn : inout std_logic;
ROMHn : in std_logic;
ROMLn : in std_logic;
IO1n : in std_logic;
IO2n : in std_logic;
IRQn : inout std_logic;
NMIn : inout std_logic;
-- local bus side
LB_ADDR : out std_logic_vector(21 downto 0); -- 4M linear space
LB_DATA : inout std_logic_vector(7 downto 0);
FLASH_CSn : out std_logic;
SRAM_CSn : out std_logic;
MEM_WEn : out std_logic;
MEM_OEn : out std_logic;
SDRAM_CSn : out std_logic;
SDRAM_RASn : out std_logic;
SDRAM_CASn : out std_logic;
SDRAM_WEn : out std_logic;
SDRAM_DQM : out std_logic;
SDRAM_CKE : out std_logic;
SDRAM_CLK : out std_logic;
-- PWM outputs (for audio)
PWM_OUT : out std_logic_vector(1 downto 0) := "11";
-- IEC bus
IEC_ATN : inout std_logic;
IEC_DATA : inout std_logic;
IEC_CLOCK : inout std_logic;
IEC_RESET : in std_logic;
IEC_SRQ_IN : inout std_logic;
DISK_ACTn : out std_logic; -- activity LED
CART_LEDn : out std_logic;
SDACT_LEDn : out std_logic;
MOTOR_LEDn : out std_logic;
-- Debug UART
UART_TXD : out std_logic;
UART_RXD : in std_logic;
-- USB
USB_IOP : inout std_logic;
USB_ION : inout std_logic;
USB_SEP : in std_logic;
USB_SEN : in std_logic;
USB_DET : inout std_logic;
-- SD Card Interface
SD_SSn : out std_logic;
SD_CLK : out std_logic;
SD_MOSI : out std_logic;
SD_MISO : in std_logic;
SD_WP : in std_logic;
SD_CARDDETn : in std_logic;
-- 1-wire Interface
ONE_WIRE : inout std_logic;
-- Ethernet Interface
ETH_CLK : inout std_logic := '0';
ETH_IRQ : in std_logic := '0';
ETH_CSn : out std_logic;
ETH_CS : out std_logic;
ETH_RST : out std_logic;
-- Cassette Interface
CAS_MOTOR : in std_logic := '0';
CAS_SENSE : inout std_logic;
CAS_READ : inout std_logic;
CAS_WRITE : inout std_logic;
-- Buttons
BUTTON : in std_logic_vector(2 downto 0));
-- attribute iob : string;
-- attribute iob of CAS_SENSE : signal is "false";
end ultimate_1541_250e;
architecture structural of ultimate_1541_250e is
attribute IFD_DELAY_VALUE : string;
attribute IFD_DELAY_VALUE of LB_DATA: signal is "0";
signal reset_in : std_logic;
signal dcm_lock : std_logic;
signal sys_clock : std_logic;
signal sys_reset : std_logic;
signal sys_clock_2x : std_logic;
signal sys_shifted : std_logic;
signal button_i : std_logic_vector(2 downto 0);
-- miscellaneous interconnect
signal ulpi_reset_i : std_logic;
-- memory controller interconnect
signal memctrl_inhibit : std_logic;
signal mem_req : t_mem_req;
signal mem_resp : t_mem_resp;
-- IEC open drain
signal iec_atn_o : std_logic;
signal iec_data_o : std_logic;
signal iec_clock_o : std_logic;
signal iec_srq_o : std_logic;
-- debug
signal scale_cnt : unsigned(11 downto 0) := X"000";
attribute iob : string;
attribute iob of scale_cnt : signal is "false";
begin
reset_in <= '1' when BUTTON="000" else '0'; -- all 3 buttons pressed
button_i <= not BUTTON;
i_clkgen: entity work.s3e_clockgen
port map (
clk_50 => CLOCK,
reset_in => reset_in,
dcm_lock => dcm_lock,
sys_clock => sys_clock, -- 50 MHz
sys_reset => sys_reset,
sys_shifted => sys_shifted,
-- sys_clock_2x => sys_clock_2x,
eth_clock => ETH_CLK );
i_logic: entity work.ultimate_logic
generic map (
g_fpga_type => 2,
g_version => g_version,
g_simulation => g_simulation,
g_clock_freq => 50_000_000,
g_baud_rate => 115_200,
g_timer_rate => 200_000,
g_icap => false,
g_uart => false,
g_drive_1541 => true, --
g_drive_1541_2 => false, --
g_hardware_gcr => true,
g_ram_expansion => true, --
g_hardware_iec => false, --
g_iec_prog_tim => false,
g_stereo_sid => false,
g_command_intf => false,
g_c2n_streamer => false,
g_c2n_recorder => false,
g_cartridge => true, --
g_drive_sound => false, --
g_rtc_chip => false,
g_rtc_timer => false,
g_usb_host => false,
g_spi_flash => false )
port map (
-- globals
sys_clock => sys_clock,
sys_reset => sys_reset,
ulpi_clock => sys_clock, -- just in case anything is connected
ulpi_reset => sys_reset, -- just in case anything is connected
-- slot side
PHI2 => PHI2,
DOTCLK => DOTCLK,
RSTn => RSTn,
BUFFER_ENn => BUFFER_ENn,
SLOT_ADDR => SLOT_ADDR,
SLOT_DATA => SLOT_DATA,
RWn => RWn,
BA => BA,
DMAn => DMAn,
EXROMn => EXROMn,
GAMEn => GAMEn,
ROMHn => ROMHn,
ROMLn => ROMLn,
IO1n => IO1n,
IO2n => IO2n,
IRQn => IRQn,
NMIn => NMIn,
-- local bus side
mem_inhibit => memctrl_inhibit,
--memctrl_idle => memctrl_idle,
mem_req => mem_req,
mem_resp => mem_resp,
-- PWM outputs (for audio)
PWM_OUT => PWM_OUT,
-- IEC bus
iec_reset_i => IEC_RESET,
iec_atn_i => IEC_ATN,
iec_data_i => IEC_DATA,
iec_clock_i => IEC_CLOCK,
iec_srq_i => IEC_SRQ_IN,
iec_reset_o => open,
iec_atn_o => iec_atn_o,
iec_data_o => iec_data_o,
iec_clock_o => iec_clock_o,
iec_srq_o => iec_srq_o,
DISK_ACTn => DISK_ACTn, -- activity LED
CART_LEDn => CART_LEDn,
SDACT_LEDn => SDACT_LEDn,
MOTOR_LEDn => MOTOR_LEDn,
-- Debug UART
UART_TXD => UART_TXD,
UART_RXD => UART_RXD,
-- SD Card Interface
SD_SSn => SD_SSn,
SD_CLK => SD_CLK,
SD_MOSI => SD_MOSI,
SD_MISO => SD_MISO,
SD_CARDDETn => SD_CARDDETn,
-- RTC Interface
RTC_CS => open,
RTC_SCK => open,
RTC_MOSI => open,
RTC_MISO => '0',
-- Flash Interface
FLASH_CSn => open,
FLASH_SCK => open,
FLASH_MOSI => open,
FLASH_MISO => '0',
-- USB Interface (ULPI)
ULPI_NXT => '0',
ULPI_STP => open,
ULPI_DIR => '0',
-- Cassette Interface
CAS_MOTOR => CAS_MOTOR,
CAS_SENSE => CAS_SENSE,
CAS_READ => CAS_READ,
CAS_WRITE => CAS_WRITE,
-- Unused
vid_clock => sys_clock,
vid_reset => sys_reset,
vid_h_count => X"000",
vid_v_count => X"000",
-- Buttons
BUTTON => button_i );
IEC_ATN <= '0' when iec_atn_o = '0' else 'Z';
IEC_DATA <= '0' when iec_data_o = '0' else 'Z';
IEC_CLOCK <= '0' when iec_clock_o = '0' else 'Z';
IEC_SRQ_IN <= '0' when iec_srq_o = '0' else 'Z';
i_memctrl: entity work.ext_mem_ctrl_v4_u1
generic map (
g_simulation => g_simulation,
A_Width => LB_ADDR'length )
port map (
clock => sys_clock,
clk_shifted => sys_shifted,
reset => sys_reset,
inhibit => memctrl_inhibit,
is_idle => open, --memctrl_idle,
req => mem_req,
resp => mem_resp,
SDRAM_CSn => SDRAM_CSn,
SDRAM_RASn => SDRAM_RASn,
SDRAM_CASn => SDRAM_CASn,
SDRAM_WEn => SDRAM_WEn,
SDRAM_CKE => SDRAM_CKE,
SDRAM_CLK => SDRAM_CLK,
ETH_CSn => ETH_CSn,
SRAM_CSn => SRAM_CSn,
FLASH_CSn => FLASH_CSn,
MEM_OEn => MEM_OEn,
MEM_WEn => MEM_WEn,
MEM_BEn => open,
MEM_A => LB_ADDR,
MEM_D => LB_DATA );
ETH_RST <= sys_reset;
ETH_CS <= '1'; --config.eth_enable; --'1'; -- addr 8/9
-- tie offs
SDRAM_DQM <= '0';
-- USB
USB_IOP <= USB_SEP;
USB_ION <= USB_SEN;
USB_DET <= 'Z';
ONE_WIRE <= 'Z';
end structural;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.mem_bus_pkg.all;
use work.io_bus_pkg.all;
entity ultimate_1541_250e is
generic (
g_simulation : boolean := false;
g_version : unsigned(7 downto 0) := X"F2" );
port (
CLOCK : in std_logic;
-- slot side
PHI2 : in std_logic;
DOTCLK : in std_logic;
RSTn : inout std_logic;
BUFFER_ENn : out std_logic;
SLOT_ADDR : inout std_logic_vector(15 downto 0);
SLOT_DATA : inout std_logic_vector(7 downto 0);
RWn : inout std_logic;
BA : in std_logic;
DMAn : out std_logic;
EXROMn : inout std_logic;
GAMEn : inout std_logic;
ROMHn : in std_logic;
ROMLn : in std_logic;
IO1n : in std_logic;
IO2n : in std_logic;
IRQn : inout std_logic;
NMIn : inout std_logic;
-- local bus side
LB_ADDR : out std_logic_vector(21 downto 0); -- 4M linear space
LB_DATA : inout std_logic_vector(7 downto 0);
FLASH_CSn : out std_logic;
SRAM_CSn : out std_logic;
MEM_WEn : out std_logic;
MEM_OEn : out std_logic;
SDRAM_CSn : out std_logic;
SDRAM_RASn : out std_logic;
SDRAM_CASn : out std_logic;
SDRAM_WEn : out std_logic;
SDRAM_DQM : out std_logic;
SDRAM_CKE : out std_logic;
SDRAM_CLK : out std_logic;
-- PWM outputs (for audio)
PWM_OUT : out std_logic_vector(1 downto 0) := "11";
-- IEC bus
IEC_ATN : inout std_logic;
IEC_DATA : inout std_logic;
IEC_CLOCK : inout std_logic;
IEC_RESET : in std_logic;
IEC_SRQ_IN : inout std_logic;
DISK_ACTn : out std_logic; -- activity LED
CART_LEDn : out std_logic;
SDACT_LEDn : out std_logic;
MOTOR_LEDn : out std_logic;
-- Debug UART
UART_TXD : out std_logic;
UART_RXD : in std_logic;
-- USB
USB_IOP : inout std_logic;
USB_ION : inout std_logic;
USB_SEP : in std_logic;
USB_SEN : in std_logic;
USB_DET : inout std_logic;
-- SD Card Interface
SD_SSn : out std_logic;
SD_CLK : out std_logic;
SD_MOSI : out std_logic;
SD_MISO : in std_logic;
SD_WP : in std_logic;
SD_CARDDETn : in std_logic;
-- 1-wire Interface
ONE_WIRE : inout std_logic;
-- Ethernet Interface
ETH_CLK : inout std_logic := '0';
ETH_IRQ : in std_logic := '0';
ETH_CSn : out std_logic;
ETH_CS : out std_logic;
ETH_RST : out std_logic;
-- Cassette Interface
CAS_MOTOR : in std_logic := '0';
CAS_SENSE : inout std_logic;
CAS_READ : inout std_logic;
CAS_WRITE : inout std_logic;
-- Buttons
BUTTON : in std_logic_vector(2 downto 0));
-- attribute iob : string;
-- attribute iob of CAS_SENSE : signal is "false";
end ultimate_1541_250e;
architecture structural of ultimate_1541_250e is
attribute IFD_DELAY_VALUE : string;
attribute IFD_DELAY_VALUE of LB_DATA: signal is "0";
signal reset_in : std_logic;
signal dcm_lock : std_logic;
signal sys_clock : std_logic;
signal sys_reset : std_logic;
signal sys_clock_2x : std_logic;
signal sys_shifted : std_logic;
signal button_i : std_logic_vector(2 downto 0);
-- miscellaneous interconnect
signal ulpi_reset_i : std_logic;
-- memory controller interconnect
signal memctrl_inhibit : std_logic;
signal mem_req : t_mem_req;
signal mem_resp : t_mem_resp;
-- IEC open drain
signal iec_atn_o : std_logic;
signal iec_data_o : std_logic;
signal iec_clock_o : std_logic;
signal iec_srq_o : std_logic;
-- debug
signal scale_cnt : unsigned(11 downto 0) := X"000";
attribute iob : string;
attribute iob of scale_cnt : signal is "false";
begin
reset_in <= '1' when BUTTON="000" else '0'; -- all 3 buttons pressed
button_i <= not BUTTON;
i_clkgen: entity work.s3e_clockgen
port map (
clk_50 => CLOCK,
reset_in => reset_in,
dcm_lock => dcm_lock,
sys_clock => sys_clock, -- 50 MHz
sys_reset => sys_reset,
sys_shifted => sys_shifted,
-- sys_clock_2x => sys_clock_2x,
eth_clock => ETH_CLK );
i_logic: entity work.ultimate_logic
generic map (
g_fpga_type => 2,
g_version => g_version,
g_simulation => g_simulation,
g_clock_freq => 50_000_000,
g_baud_rate => 115_200,
g_timer_rate => 200_000,
g_icap => false,
g_uart => false,
g_drive_1541 => true, --
g_drive_1541_2 => false, --
g_hardware_gcr => true,
g_ram_expansion => true, --
g_hardware_iec => false, --
g_iec_prog_tim => false,
g_stereo_sid => false,
g_command_intf => false,
g_c2n_streamer => false,
g_c2n_recorder => false,
g_cartridge => true, --
g_drive_sound => false, --
g_rtc_chip => false,
g_rtc_timer => false,
g_usb_host => false,
g_spi_flash => false )
port map (
-- globals
sys_clock => sys_clock,
sys_reset => sys_reset,
ulpi_clock => sys_clock, -- just in case anything is connected
ulpi_reset => sys_reset, -- just in case anything is connected
-- slot side
PHI2 => PHI2,
DOTCLK => DOTCLK,
RSTn => RSTn,
BUFFER_ENn => BUFFER_ENn,
SLOT_ADDR => SLOT_ADDR,
SLOT_DATA => SLOT_DATA,
RWn => RWn,
BA => BA,
DMAn => DMAn,
EXROMn => EXROMn,
GAMEn => GAMEn,
ROMHn => ROMHn,
ROMLn => ROMLn,
IO1n => IO1n,
IO2n => IO2n,
IRQn => IRQn,
NMIn => NMIn,
-- local bus side
mem_inhibit => memctrl_inhibit,
--memctrl_idle => memctrl_idle,
mem_req => mem_req,
mem_resp => mem_resp,
-- PWM outputs (for audio)
PWM_OUT => PWM_OUT,
-- IEC bus
iec_reset_i => IEC_RESET,
iec_atn_i => IEC_ATN,
iec_data_i => IEC_DATA,
iec_clock_i => IEC_CLOCK,
iec_srq_i => IEC_SRQ_IN,
iec_reset_o => open,
iec_atn_o => iec_atn_o,
iec_data_o => iec_data_o,
iec_clock_o => iec_clock_o,
iec_srq_o => iec_srq_o,
DISK_ACTn => DISK_ACTn, -- activity LED
CART_LEDn => CART_LEDn,
SDACT_LEDn => SDACT_LEDn,
MOTOR_LEDn => MOTOR_LEDn,
-- Debug UART
UART_TXD => UART_TXD,
UART_RXD => UART_RXD,
-- SD Card Interface
SD_SSn => SD_SSn,
SD_CLK => SD_CLK,
SD_MOSI => SD_MOSI,
SD_MISO => SD_MISO,
SD_CARDDETn => SD_CARDDETn,
-- RTC Interface
RTC_CS => open,
RTC_SCK => open,
RTC_MOSI => open,
RTC_MISO => '0',
-- Flash Interface
FLASH_CSn => open,
FLASH_SCK => open,
FLASH_MOSI => open,
FLASH_MISO => '0',
-- USB Interface (ULPI)
ULPI_NXT => '0',
ULPI_STP => open,
ULPI_DIR => '0',
-- Cassette Interface
CAS_MOTOR => CAS_MOTOR,
CAS_SENSE => CAS_SENSE,
CAS_READ => CAS_READ,
CAS_WRITE => CAS_WRITE,
-- Unused
vid_clock => sys_clock,
vid_reset => sys_reset,
vid_h_count => X"000",
vid_v_count => X"000",
-- Buttons
BUTTON => button_i );
IEC_ATN <= '0' when iec_atn_o = '0' else 'Z';
IEC_DATA <= '0' when iec_data_o = '0' else 'Z';
IEC_CLOCK <= '0' when iec_clock_o = '0' else 'Z';
IEC_SRQ_IN <= '0' when iec_srq_o = '0' else 'Z';
i_memctrl: entity work.ext_mem_ctrl_v4_u1
generic map (
g_simulation => g_simulation,
A_Width => LB_ADDR'length )
port map (
clock => sys_clock,
clk_shifted => sys_shifted,
reset => sys_reset,
inhibit => memctrl_inhibit,
is_idle => open, --memctrl_idle,
req => mem_req,
resp => mem_resp,
SDRAM_CSn => SDRAM_CSn,
SDRAM_RASn => SDRAM_RASn,
SDRAM_CASn => SDRAM_CASn,
SDRAM_WEn => SDRAM_WEn,
SDRAM_CKE => SDRAM_CKE,
SDRAM_CLK => SDRAM_CLK,
ETH_CSn => ETH_CSn,
SRAM_CSn => SRAM_CSn,
FLASH_CSn => FLASH_CSn,
MEM_OEn => MEM_OEn,
MEM_WEn => MEM_WEn,
MEM_BEn => open,
MEM_A => LB_ADDR,
MEM_D => LB_DATA );
ETH_RST <= sys_reset;
ETH_CS <= '1'; --config.eth_enable; --'1'; -- addr 8/9
-- tie offs
SDRAM_DQM <= '0';
-- USB
USB_IOP <= USB_SEP;
USB_ION <= USB_SEN;
USB_DET <= 'Z';
ONE_WIRE <= 'Z';
end structural;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.mem_bus_pkg.all;
use work.io_bus_pkg.all;
entity ultimate_1541_250e is
generic (
g_simulation : boolean := false;
g_version : unsigned(7 downto 0) := X"F2" );
port (
CLOCK : in std_logic;
-- slot side
PHI2 : in std_logic;
DOTCLK : in std_logic;
RSTn : inout std_logic;
BUFFER_ENn : out std_logic;
SLOT_ADDR : inout std_logic_vector(15 downto 0);
SLOT_DATA : inout std_logic_vector(7 downto 0);
RWn : inout std_logic;
BA : in std_logic;
DMAn : out std_logic;
EXROMn : inout std_logic;
GAMEn : inout std_logic;
ROMHn : in std_logic;
ROMLn : in std_logic;
IO1n : in std_logic;
IO2n : in std_logic;
IRQn : inout std_logic;
NMIn : inout std_logic;
-- local bus side
LB_ADDR : out std_logic_vector(21 downto 0); -- 4M linear space
LB_DATA : inout std_logic_vector(7 downto 0);
FLASH_CSn : out std_logic;
SRAM_CSn : out std_logic;
MEM_WEn : out std_logic;
MEM_OEn : out std_logic;
SDRAM_CSn : out std_logic;
SDRAM_RASn : out std_logic;
SDRAM_CASn : out std_logic;
SDRAM_WEn : out std_logic;
SDRAM_DQM : out std_logic;
SDRAM_CKE : out std_logic;
SDRAM_CLK : out std_logic;
-- PWM outputs (for audio)
PWM_OUT : out std_logic_vector(1 downto 0) := "11";
-- IEC bus
IEC_ATN : inout std_logic;
IEC_DATA : inout std_logic;
IEC_CLOCK : inout std_logic;
IEC_RESET : in std_logic;
IEC_SRQ_IN : inout std_logic;
DISK_ACTn : out std_logic; -- activity LED
CART_LEDn : out std_logic;
SDACT_LEDn : out std_logic;
MOTOR_LEDn : out std_logic;
-- Debug UART
UART_TXD : out std_logic;
UART_RXD : in std_logic;
-- USB
USB_IOP : inout std_logic;
USB_ION : inout std_logic;
USB_SEP : in std_logic;
USB_SEN : in std_logic;
USB_DET : inout std_logic;
-- SD Card Interface
SD_SSn : out std_logic;
SD_CLK : out std_logic;
SD_MOSI : out std_logic;
SD_MISO : in std_logic;
SD_WP : in std_logic;
SD_CARDDETn : in std_logic;
-- 1-wire Interface
ONE_WIRE : inout std_logic;
-- Ethernet Interface
ETH_CLK : inout std_logic := '0';
ETH_IRQ : in std_logic := '0';
ETH_CSn : out std_logic;
ETH_CS : out std_logic;
ETH_RST : out std_logic;
-- Cassette Interface
CAS_MOTOR : in std_logic := '0';
CAS_SENSE : inout std_logic;
CAS_READ : inout std_logic;
CAS_WRITE : inout std_logic;
-- Buttons
BUTTON : in std_logic_vector(2 downto 0));
-- attribute iob : string;
-- attribute iob of CAS_SENSE : signal is "false";
end ultimate_1541_250e;
architecture structural of ultimate_1541_250e is
attribute IFD_DELAY_VALUE : string;
attribute IFD_DELAY_VALUE of LB_DATA: signal is "0";
signal reset_in : std_logic;
signal dcm_lock : std_logic;
signal sys_clock : std_logic;
signal sys_reset : std_logic;
signal sys_clock_2x : std_logic;
signal sys_shifted : std_logic;
signal button_i : std_logic_vector(2 downto 0);
-- miscellaneous interconnect
signal ulpi_reset_i : std_logic;
-- memory controller interconnect
signal memctrl_inhibit : std_logic;
signal mem_req : t_mem_req;
signal mem_resp : t_mem_resp;
-- IEC open drain
signal iec_atn_o : std_logic;
signal iec_data_o : std_logic;
signal iec_clock_o : std_logic;
signal iec_srq_o : std_logic;
-- debug
signal scale_cnt : unsigned(11 downto 0) := X"000";
attribute iob : string;
attribute iob of scale_cnt : signal is "false";
begin
reset_in <= '1' when BUTTON="000" else '0'; -- all 3 buttons pressed
button_i <= not BUTTON;
i_clkgen: entity work.s3e_clockgen
port map (
clk_50 => CLOCK,
reset_in => reset_in,
dcm_lock => dcm_lock,
sys_clock => sys_clock, -- 50 MHz
sys_reset => sys_reset,
sys_shifted => sys_shifted,
-- sys_clock_2x => sys_clock_2x,
eth_clock => ETH_CLK );
i_logic: entity work.ultimate_logic
generic map (
g_fpga_type => 2,
g_version => g_version,
g_simulation => g_simulation,
g_clock_freq => 50_000_000,
g_baud_rate => 115_200,
g_timer_rate => 200_000,
g_icap => false,
g_uart => false,
g_drive_1541 => true, --
g_drive_1541_2 => false, --
g_hardware_gcr => true,
g_ram_expansion => true, --
g_hardware_iec => false, --
g_iec_prog_tim => false,
g_stereo_sid => false,
g_command_intf => false,
g_c2n_streamer => false,
g_c2n_recorder => false,
g_cartridge => true, --
g_drive_sound => false, --
g_rtc_chip => false,
g_rtc_timer => false,
g_usb_host => false,
g_spi_flash => false )
port map (
-- globals
sys_clock => sys_clock,
sys_reset => sys_reset,
ulpi_clock => sys_clock, -- just in case anything is connected
ulpi_reset => sys_reset, -- just in case anything is connected
-- slot side
PHI2 => PHI2,
DOTCLK => DOTCLK,
RSTn => RSTn,
BUFFER_ENn => BUFFER_ENn,
SLOT_ADDR => SLOT_ADDR,
SLOT_DATA => SLOT_DATA,
RWn => RWn,
BA => BA,
DMAn => DMAn,
EXROMn => EXROMn,
GAMEn => GAMEn,
ROMHn => ROMHn,
ROMLn => ROMLn,
IO1n => IO1n,
IO2n => IO2n,
IRQn => IRQn,
NMIn => NMIn,
-- local bus side
mem_inhibit => memctrl_inhibit,
--memctrl_idle => memctrl_idle,
mem_req => mem_req,
mem_resp => mem_resp,
-- PWM outputs (for audio)
PWM_OUT => PWM_OUT,
-- IEC bus
iec_reset_i => IEC_RESET,
iec_atn_i => IEC_ATN,
iec_data_i => IEC_DATA,
iec_clock_i => IEC_CLOCK,
iec_srq_i => IEC_SRQ_IN,
iec_reset_o => open,
iec_atn_o => iec_atn_o,
iec_data_o => iec_data_o,
iec_clock_o => iec_clock_o,
iec_srq_o => iec_srq_o,
DISK_ACTn => DISK_ACTn, -- activity LED
CART_LEDn => CART_LEDn,
SDACT_LEDn => SDACT_LEDn,
MOTOR_LEDn => MOTOR_LEDn,
-- Debug UART
UART_TXD => UART_TXD,
UART_RXD => UART_RXD,
-- SD Card Interface
SD_SSn => SD_SSn,
SD_CLK => SD_CLK,
SD_MOSI => SD_MOSI,
SD_MISO => SD_MISO,
SD_CARDDETn => SD_CARDDETn,
-- RTC Interface
RTC_CS => open,
RTC_SCK => open,
RTC_MOSI => open,
RTC_MISO => '0',
-- Flash Interface
FLASH_CSn => open,
FLASH_SCK => open,
FLASH_MOSI => open,
FLASH_MISO => '0',
-- USB Interface (ULPI)
ULPI_NXT => '0',
ULPI_STP => open,
ULPI_DIR => '0',
-- Cassette Interface
CAS_MOTOR => CAS_MOTOR,
CAS_SENSE => CAS_SENSE,
CAS_READ => CAS_READ,
CAS_WRITE => CAS_WRITE,
-- Unused
vid_clock => sys_clock,
vid_reset => sys_reset,
vid_h_count => X"000",
vid_v_count => X"000",
-- Buttons
BUTTON => button_i );
IEC_ATN <= '0' when iec_atn_o = '0' else 'Z';
IEC_DATA <= '0' when iec_data_o = '0' else 'Z';
IEC_CLOCK <= '0' when iec_clock_o = '0' else 'Z';
IEC_SRQ_IN <= '0' when iec_srq_o = '0' else 'Z';
i_memctrl: entity work.ext_mem_ctrl_v4_u1
generic map (
g_simulation => g_simulation,
A_Width => LB_ADDR'length )
port map (
clock => sys_clock,
clk_shifted => sys_shifted,
reset => sys_reset,
inhibit => memctrl_inhibit,
is_idle => open, --memctrl_idle,
req => mem_req,
resp => mem_resp,
SDRAM_CSn => SDRAM_CSn,
SDRAM_RASn => SDRAM_RASn,
SDRAM_CASn => SDRAM_CASn,
SDRAM_WEn => SDRAM_WEn,
SDRAM_CKE => SDRAM_CKE,
SDRAM_CLK => SDRAM_CLK,
ETH_CSn => ETH_CSn,
SRAM_CSn => SRAM_CSn,
FLASH_CSn => FLASH_CSn,
MEM_OEn => MEM_OEn,
MEM_WEn => MEM_WEn,
MEM_BEn => open,
MEM_A => LB_ADDR,
MEM_D => LB_DATA );
ETH_RST <= sys_reset;
ETH_CS <= '1'; --config.eth_enable; --'1'; -- addr 8/9
-- tie offs
SDRAM_DQM <= '0';
-- USB
USB_IOP <= USB_SEP;
USB_ION <= USB_SEN;
USB_DET <= 'Z';
ONE_WIRE <= 'Z';
end structural;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.mem_bus_pkg.all;
use work.io_bus_pkg.all;
entity ultimate_1541_250e is
generic (
g_simulation : boolean := false;
g_version : unsigned(7 downto 0) := X"F2" );
port (
CLOCK : in std_logic;
-- slot side
PHI2 : in std_logic;
DOTCLK : in std_logic;
RSTn : inout std_logic;
BUFFER_ENn : out std_logic;
SLOT_ADDR : inout std_logic_vector(15 downto 0);
SLOT_DATA : inout std_logic_vector(7 downto 0);
RWn : inout std_logic;
BA : in std_logic;
DMAn : out std_logic;
EXROMn : inout std_logic;
GAMEn : inout std_logic;
ROMHn : in std_logic;
ROMLn : in std_logic;
IO1n : in std_logic;
IO2n : in std_logic;
IRQn : inout std_logic;
NMIn : inout std_logic;
-- local bus side
LB_ADDR : out std_logic_vector(21 downto 0); -- 4M linear space
LB_DATA : inout std_logic_vector(7 downto 0);
FLASH_CSn : out std_logic;
SRAM_CSn : out std_logic;
MEM_WEn : out std_logic;
MEM_OEn : out std_logic;
SDRAM_CSn : out std_logic;
SDRAM_RASn : out std_logic;
SDRAM_CASn : out std_logic;
SDRAM_WEn : out std_logic;
SDRAM_DQM : out std_logic;
SDRAM_CKE : out std_logic;
SDRAM_CLK : out std_logic;
-- PWM outputs (for audio)
PWM_OUT : out std_logic_vector(1 downto 0) := "11";
-- IEC bus
IEC_ATN : inout std_logic;
IEC_DATA : inout std_logic;
IEC_CLOCK : inout std_logic;
IEC_RESET : in std_logic;
IEC_SRQ_IN : inout std_logic;
DISK_ACTn : out std_logic; -- activity LED
CART_LEDn : out std_logic;
SDACT_LEDn : out std_logic;
MOTOR_LEDn : out std_logic;
-- Debug UART
UART_TXD : out std_logic;
UART_RXD : in std_logic;
-- USB
USB_IOP : inout std_logic;
USB_ION : inout std_logic;
USB_SEP : in std_logic;
USB_SEN : in std_logic;
USB_DET : inout std_logic;
-- SD Card Interface
SD_SSn : out std_logic;
SD_CLK : out std_logic;
SD_MOSI : out std_logic;
SD_MISO : in std_logic;
SD_WP : in std_logic;
SD_CARDDETn : in std_logic;
-- 1-wire Interface
ONE_WIRE : inout std_logic;
-- Ethernet Interface
ETH_CLK : inout std_logic := '0';
ETH_IRQ : in std_logic := '0';
ETH_CSn : out std_logic;
ETH_CS : out std_logic;
ETH_RST : out std_logic;
-- Cassette Interface
CAS_MOTOR : in std_logic := '0';
CAS_SENSE : inout std_logic;
CAS_READ : inout std_logic;
CAS_WRITE : inout std_logic;
-- Buttons
BUTTON : in std_logic_vector(2 downto 0));
-- attribute iob : string;
-- attribute iob of CAS_SENSE : signal is "false";
end ultimate_1541_250e;
architecture structural of ultimate_1541_250e is
attribute IFD_DELAY_VALUE : string;
attribute IFD_DELAY_VALUE of LB_DATA: signal is "0";
signal reset_in : std_logic;
signal dcm_lock : std_logic;
signal sys_clock : std_logic;
signal sys_reset : std_logic;
signal sys_clock_2x : std_logic;
signal sys_shifted : std_logic;
signal button_i : std_logic_vector(2 downto 0);
-- miscellaneous interconnect
signal ulpi_reset_i : std_logic;
-- memory controller interconnect
signal memctrl_inhibit : std_logic;
signal mem_req : t_mem_req;
signal mem_resp : t_mem_resp;
-- IEC open drain
signal iec_atn_o : std_logic;
signal iec_data_o : std_logic;
signal iec_clock_o : std_logic;
signal iec_srq_o : std_logic;
-- debug
signal scale_cnt : unsigned(11 downto 0) := X"000";
attribute iob : string;
attribute iob of scale_cnt : signal is "false";
begin
reset_in <= '1' when BUTTON="000" else '0'; -- all 3 buttons pressed
button_i <= not BUTTON;
i_clkgen: entity work.s3e_clockgen
port map (
clk_50 => CLOCK,
reset_in => reset_in,
dcm_lock => dcm_lock,
sys_clock => sys_clock, -- 50 MHz
sys_reset => sys_reset,
sys_shifted => sys_shifted,
-- sys_clock_2x => sys_clock_2x,
eth_clock => ETH_CLK );
i_logic: entity work.ultimate_logic
generic map (
g_fpga_type => 2,
g_version => g_version,
g_simulation => g_simulation,
g_clock_freq => 50_000_000,
g_baud_rate => 115_200,
g_timer_rate => 200_000,
g_icap => false,
g_uart => false,
g_drive_1541 => true, --
g_drive_1541_2 => false, --
g_hardware_gcr => true,
g_ram_expansion => true, --
g_hardware_iec => false, --
g_iec_prog_tim => false,
g_stereo_sid => false,
g_command_intf => false,
g_c2n_streamer => false,
g_c2n_recorder => false,
g_cartridge => true, --
g_drive_sound => false, --
g_rtc_chip => false,
g_rtc_timer => false,
g_usb_host => false,
g_spi_flash => false )
port map (
-- globals
sys_clock => sys_clock,
sys_reset => sys_reset,
ulpi_clock => sys_clock, -- just in case anything is connected
ulpi_reset => sys_reset, -- just in case anything is connected
-- slot side
PHI2 => PHI2,
DOTCLK => DOTCLK,
RSTn => RSTn,
BUFFER_ENn => BUFFER_ENn,
SLOT_ADDR => SLOT_ADDR,
SLOT_DATA => SLOT_DATA,
RWn => RWn,
BA => BA,
DMAn => DMAn,
EXROMn => EXROMn,
GAMEn => GAMEn,
ROMHn => ROMHn,
ROMLn => ROMLn,
IO1n => IO1n,
IO2n => IO2n,
IRQn => IRQn,
NMIn => NMIn,
-- local bus side
mem_inhibit => memctrl_inhibit,
--memctrl_idle => memctrl_idle,
mem_req => mem_req,
mem_resp => mem_resp,
-- PWM outputs (for audio)
PWM_OUT => PWM_OUT,
-- IEC bus
iec_reset_i => IEC_RESET,
iec_atn_i => IEC_ATN,
iec_data_i => IEC_DATA,
iec_clock_i => IEC_CLOCK,
iec_srq_i => IEC_SRQ_IN,
iec_reset_o => open,
iec_atn_o => iec_atn_o,
iec_data_o => iec_data_o,
iec_clock_o => iec_clock_o,
iec_srq_o => iec_srq_o,
DISK_ACTn => DISK_ACTn, -- activity LED
CART_LEDn => CART_LEDn,
SDACT_LEDn => SDACT_LEDn,
MOTOR_LEDn => MOTOR_LEDn,
-- Debug UART
UART_TXD => UART_TXD,
UART_RXD => UART_RXD,
-- SD Card Interface
SD_SSn => SD_SSn,
SD_CLK => SD_CLK,
SD_MOSI => SD_MOSI,
SD_MISO => SD_MISO,
SD_CARDDETn => SD_CARDDETn,
-- RTC Interface
RTC_CS => open,
RTC_SCK => open,
RTC_MOSI => open,
RTC_MISO => '0',
-- Flash Interface
FLASH_CSn => open,
FLASH_SCK => open,
FLASH_MOSI => open,
FLASH_MISO => '0',
-- USB Interface (ULPI)
ULPI_NXT => '0',
ULPI_STP => open,
ULPI_DIR => '0',
-- Cassette Interface
CAS_MOTOR => CAS_MOTOR,
CAS_SENSE => CAS_SENSE,
CAS_READ => CAS_READ,
CAS_WRITE => CAS_WRITE,
-- Unused
vid_clock => sys_clock,
vid_reset => sys_reset,
vid_h_count => X"000",
vid_v_count => X"000",
-- Buttons
BUTTON => button_i );
IEC_ATN <= '0' when iec_atn_o = '0' else 'Z';
IEC_DATA <= '0' when iec_data_o = '0' else 'Z';
IEC_CLOCK <= '0' when iec_clock_o = '0' else 'Z';
IEC_SRQ_IN <= '0' when iec_srq_o = '0' else 'Z';
i_memctrl: entity work.ext_mem_ctrl_v4_u1
generic map (
g_simulation => g_simulation,
A_Width => LB_ADDR'length )
port map (
clock => sys_clock,
clk_shifted => sys_shifted,
reset => sys_reset,
inhibit => memctrl_inhibit,
is_idle => open, --memctrl_idle,
req => mem_req,
resp => mem_resp,
SDRAM_CSn => SDRAM_CSn,
SDRAM_RASn => SDRAM_RASn,
SDRAM_CASn => SDRAM_CASn,
SDRAM_WEn => SDRAM_WEn,
SDRAM_CKE => SDRAM_CKE,
SDRAM_CLK => SDRAM_CLK,
ETH_CSn => ETH_CSn,
SRAM_CSn => SRAM_CSn,
FLASH_CSn => FLASH_CSn,
MEM_OEn => MEM_OEn,
MEM_WEn => MEM_WEn,
MEM_BEn => open,
MEM_A => LB_ADDR,
MEM_D => LB_DATA );
ETH_RST <= sys_reset;
ETH_CS <= '1'; --config.eth_enable; --'1'; -- addr 8/9
-- tie offs
SDRAM_DQM <= '0';
-- USB
USB_IOP <= USB_SEP;
USB_ION <= USB_SEN;
USB_DET <= 'Z';
ONE_WIRE <= 'Z';
end structural;
|
library ieee;
use ieee.MATH_REAL.all;
use ieee.NUMERIC_STD.all;
use ieee.NUMERIC_STD_UNSIGNED.all;
use ieee.std_logic_1164.all;
library work;
use work.uart_tb_bfm_pkg.all;
entity mixed_clock_fifo_srambased_tb is
-- Generic declarations of the tested unit
generic(
N : INTEGER := 8;
L : INTEGER := 8);
end mixed_clock_fifo_srambased_tb;
architecture TB_ARCHITECTURE of mixed_clock_fifo_srambased_tb is
-- Stimulus signals - signals mapped to the input and inout ports of tested entity
signal reset : STD_LOGIC := '0';
signal read_clk : STD_LOGIC := '0';
signal read : STD_LOGIC := '0';
signal write_clk : STD_LOGIC := '0';
signal write : STD_LOGIC := '0';
signal write_data : STD_LOGIC_VECTOR(N-1 downto 0);
-- Observed signals - signals mapped to the output ports of tested entity
signal valid : STD_LOGIC;
signal empty : STD_LOGIC;
signal read_data : STD_LOGIC_VECTOR(N-1 downto 0);
signal full : STD_LOGIC;
--FIFO IO Type
type fifo_io is record
write : std_logic;
read : std_logic;
write_data : std_logic_vector(7 downto 0);
read_data : std_logic_vector(7 downto 0);
full : std_logic;
empty : std_logic;
end record;
signal f : fifo_io := (write => '0',
read => '0',
write_data => X"00",
read_data => X"ZZ",
full => 'Z',
empty => 'Z');
--procedure to write a data word into the FIFO
procedure put_data(
variable data : in byte_array;
signal f : inout fifo_io ) is
begin
for i in 0 to data'length-1 loop
wait until write_clk = '0';
f.write_data <= data(i);
f.write <= '1';
wait until write_clk = '1';
f.write <= '0';
end loop;
end procedure;
--procedure to read a data word from the FIFO
procedure get_data(
variable data : out byte_array;
signal f : inout fifo_io ) is
begin
for i in 0 to data'length-1 loop
wait until read_clk = '0';
f.read <= '1';
wait until read_clk = '0';
f.read <= '0';
data(i) := f.read_data;
end loop;
end procedure;
-- Add your code here ...
constant clk1_period : time := 8 ns;
constant clk2_period : time := 15 ns;
begin
-- Unit Under Test port map
UUT : entity work.mixed_clock_fifo_srambased
generic map (
N => N,
L => L
)
port map (
reset => reset,
read_clk => read_clk,
read => f.read,
valid => valid,
empty => f.empty,
read_data => f.read_data,
write_clk => write_clk,
write => f.write,
full => f.full,
write_data => f.write_data
);
-- Add your stimulus here ...
--Set read clock to 125 MHz
process
begin
clk1: loop
read_clk <= '1';
wait for clk1_period/2;
read_clk <= '0';
wait for clk1_period/2;
end loop;
end process;
--Set write clock to 66 MHz
process
begin
clk2: loop
write_clk <= '1';
wait for clk2_period/2;
write_clk <= '0';
wait for clk2_period/2;
end loop;
end process;
process
variable write_array : byte_array(0 to 7) := (X"01", X"02", X"03", X"04", X"05", X"06", X"07", X"08");
variable read_array : byte_array(0 to 7) := (X"00", X"00", X"00", X"00", X"00", X"00", X"00", X"00");
begin
reset <= '1';
wait for 40 ns;
reset <= '0';
--Test 1
--Full from beginning
put_data(write_array(0 to 6), f);
wait for 20 ns;
assert f.full = '1' report "FIFO should be full" severity failure;
get_data(read_array(0 to 6), f);
assert compare_array(write_array(0 to 6), read_array(0 to 6)) report "Data Mismatch Test 1" severity failure;
report "Test 1 Pass" severity note;
--Test 2
--Full from middle
write_array := (X"71", X"82", X"93", X"a4", X"b5", X"c6", X"e7", X"d8");
put_data(write_array(0 to 3), f);
wait for 20 ns;
get_data(read_array(0 to 3), f);
wait for 20 ns;
put_data(write_array(0 to 6), f);
get_data(read_array(0 to 6), f);
assert compare_array(write_array(0 to 3), read_array(0 to 3)) report "Data Mismatch Test 2" severity failure;
report "Test 2 Pass" severity note;
--Test 3
--Full from end
write_array := (X"71", X"82", X"93", X"a4", X"b5", X"c6", X"e7", X"d8");
put_data(write_array(0 to 5), f);
wait for 20 ns;
get_data(read_array(0 to 5), f);
wait for 20 ns;
put_data(write_array(0 to 6), f);
get_data(read_array(0 to 6), f);
assert compare_array(write_array(0 to 6), read_array(0 to 6)) report "Data Mismatch Test 3" severity failure;
report "Test 3 Pass" severity note;
--Test 4
--Write past full
write_array := (X"11", X"22", X"33", X"44", X"55", X"66", X"77", X"88");
put_data(write_array(0 to 7), f);
wait for 20 ns;
get_data(read_array(0 to 6), f);
assert compare_array(write_array(0 to 6), read_array(0 to 6)) report "Data Mismatch Test 4" severity failure;
report "Test 4 Pass" severity note;
report "All Tests Pass" severity failure;
wait for 1 ms;
end process;
end TB_ARCHITECTURE;
|
-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_k1_k2_e
--
-- Generated
-- by: wig
-- on: Mon Jun 26 17:00:36 2006
-- cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_k1_k2_e-rtl-a.vhd,v 1.3 2006/07/04 09:54:10 wig Exp $
-- $Date: 2006/07/04 09:54:10 $
-- $Log: inst_k1_k2_e-rtl-a.vhd,v $
-- Revision 1.3 2006/07/04 09:54:10 wig
-- Update more testcases, add configuration/cfgfile
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v
-- Id: MixWriter.pm,v 1.90 2006/06/22 07:13:21 wig Exp
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
-- No project specific VHDL libraries/arch
--
--
-- Start of Generated Architecture rtl of inst_k1_k2_e
--
architecture rtl of inst_k1_k2_e is
--
-- Generated Constant Declarations
--
--
-- Generated Components
--
--
-- Generated Signal List
--
--
-- End of Generated Signal List
--
begin
--
-- Generated Concurrent Statements
--
--
-- Generated Signal Assignments
--
--
-- Generated Instances and Port Mappings
--
end rtl;
--
--!End of Architecture/s
-- --------------------------------------------------------------
|
-------------------------------------------------------------------------------
-- lmb_bram_if_cntlr.vhd - Entity and architecture
-------------------------------------------------------------------------------
--
-- (c) Copyright [2003] - [2015] Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES
--
------------------------------------------------------------------------------
-- Filename: lmb_bram_if_cntlr.vhd
--
-- Description:
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- lmb_bram_if_cntlr
-- lmb_mux
-- correct_one_bit
-- xor18.vhd
-- axi_interface
-------------------------------------------------------------------------------
-- Author: rolandp
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library lmb_bram_if_cntlr_v4_0;
use lmb_bram_if_cntlr_v4_0.all;
entity lmb_bram_if_cntlr is
generic (
C_FAMILY : string := "Virtex7";
C_HIGHADDR : std_logic_vector(0 to 31) := X"00000000";
C_BASEADDR : std_logic_vector(0 to 31) := X"FFFFFFFF";
C_MASK : std_logic_vector(0 to 31) := X"00800000";
C_MASK1 : std_logic_vector(0 to 31) := X"00800000";
C_MASK2 : std_logic_vector(0 to 31) := X"00800000";
C_MASK3 : std_logic_vector(0 to 31) := X"00800000";
C_LMB_AWIDTH : integer := 32;
C_LMB_DWIDTH : integer := 32;
C_ECC : integer := 0;
C_INTERCONNECT : integer := 1;
C_FAULT_INJECT : integer := 0;
C_CE_FAILING_REGISTERS : integer := 0;
C_UE_FAILING_REGISTERS : integer := 0;
C_ECC_STATUS_REGISTERS : integer := 0;
C_ECC_ONOFF_REGISTER : integer := 0;
C_ECC_ONOFF_RESET_VALUE : integer := 1;
C_CE_COUNTER_WIDTH : integer := 0;
C_WRITE_ACCESS : integer := 2;
C_NUM_LMB : integer := 1;
-- AXI generics
C_S_AXI_CTRL_BASEADDR : std_logic_vector := X"FFFF_FFFF";
C_S_AXI_CTRL_HIGHADDR : std_logic_vector := X"0000_0000";
C_S_AXI_CTRL_ADDR_WIDTH : integer := 32;
C_S_AXI_CTRL_DATA_WIDTH : integer := 32);
port (
LMB_Clk : in std_logic := '0';
LMB_Rst : in std_logic := '0';
-- LMB Bus
LMB_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB_AddrStrobe : in std_logic;
LMB_ReadStrobe : in std_logic;
LMB_WriteStrobe : in std_logic;
LMB_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl_Ready : out std_logic;
Sl_Wait : out std_logic;
Sl_UE : out std_logic;
Sl_CE : out std_logic;
-- Supplementary LMB Bus 1
LMB1_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB1_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB1_AddrStrobe : in std_logic;
LMB1_ReadStrobe : in std_logic;
LMB1_WriteStrobe : in std_logic;
LMB1_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl1_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl1_Ready : out std_logic;
Sl1_Wait : out std_logic;
Sl1_UE : out std_logic;
Sl1_CE : out std_logic;
-- Supplementary LMB Bus 2
LMB2_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB2_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB2_AddrStrobe : in std_logic;
LMB2_ReadStrobe : in std_logic;
LMB2_WriteStrobe : in std_logic;
LMB2_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl2_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl2_Ready : out std_logic;
Sl2_Wait : out std_logic;
Sl2_UE : out std_logic;
Sl2_CE : out std_logic;
-- Supplementary LMB Bus 3
LMB3_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB3_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB3_AddrStrobe : in std_logic;
LMB3_ReadStrobe : in std_logic;
LMB3_WriteStrobe : in std_logic;
LMB3_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl3_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl3_Ready : out std_logic;
Sl3_Wait : out std_logic;
Sl3_UE : out std_logic;
Sl3_CE : out std_logic;
-- ports to data memory block
BRAM_Rst_A : out std_logic;
BRAM_Clk_A : out std_logic;
BRAM_Addr_A : out std_logic_vector(0 to C_LMB_AWIDTH-1);
BRAM_EN_A : out std_logic;
BRAM_WEN_A : out std_logic_vector(0 to (C_LMB_DWIDTH+8*C_ECC)/8-1);
BRAM_Dout_A : out std_logic_vector(0 to C_LMB_DWIDTH+8*C_ECC-1);
BRAM_Din_A : in std_logic_vector(0 to C_LMB_DWIDTH+8*C_ECC-1);
-- AXI Interface
S_AXI_CTRL_ACLK : in std_logic;
S_AXI_CTRL_ARESETN : in std_logic;
S_AXI_CTRL_AWADDR : in std_logic_vector(C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
S_AXI_CTRL_AWVALID : in std_logic;
S_AXI_CTRL_AWREADY : out std_logic;
S_AXI_CTRL_WDATA : in std_logic_vector(C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
S_AXI_CTRL_WSTRB : in std_logic_vector((C_S_AXI_CTRL_DATA_WIDTH/8)-1 downto 0);
S_AXI_CTRL_WVALID : in std_logic;
S_AXI_CTRL_WREADY : out std_logic;
S_AXI_CTRL_BRESP : out std_logic_vector(1 downto 0);
S_AXI_CTRL_BVALID : out std_logic;
S_AXI_CTRL_BREADY : in std_logic;
S_AXI_CTRL_ARADDR : in std_logic_vector(C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
S_AXI_CTRL_ARVALID : in std_logic;
S_AXI_CTRL_ARREADY : out std_logic;
S_AXI_CTRL_RDATA : out std_logic_vector(C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
S_AXI_CTRL_RRESP : out std_logic_vector(1 downto 0);
S_AXI_CTRL_RVALID : out std_logic;
S_AXI_CTRL_RREADY : in std_logic;
-- Interrupt and error signals
UE : out std_logic;
CE : out std_logic;
Interrupt : out std_logic);
end lmb_bram_if_cntlr;
library lmb_bram_if_cntlr_v4_0;
use lmb_bram_if_cntlr_v4_0.lmb_bram_if_funcs.all;
architecture imp of lmb_bram_if_cntlr is
------------------------------------------------------------------------------
-- component declarations
------------------------------------------------------------------------------
component lmb_mux is
generic (
C_BASEADDR : std_logic_vector(0 to 31) := X"FFFFFFFF";
C_MASK : std_logic_vector(0 to 31) := X"00800000";
C_MASK1 : std_logic_vector(0 to 31) := X"00800000";
C_MASK2 : std_logic_vector(0 to 31) := X"00800000";
C_MASK3 : std_logic_vector(0 to 31) := X"00800000";
C_LMB_AWIDTH : integer := 32;
C_LMB_DWIDTH : integer := 32;
C_NUM_LMB : integer := 1);
port (
LMB_Clk : in std_logic := '0';
LMB_Rst : in std_logic := '0';
-- LMB Bus 0
LMB0_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB0_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB0_AddrStrobe : in std_logic;
LMB0_ReadStrobe : in std_logic;
LMB0_WriteStrobe : in std_logic;
LMB0_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl0_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl0_Ready : out std_logic;
Sl0_Wait : out std_logic;
Sl0_UE : out std_logic;
Sl0_CE : out std_logic;
-- LMB Bus 1
LMB1_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB1_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB1_AddrStrobe : in std_logic;
LMB1_ReadStrobe : in std_logic;
LMB1_WriteStrobe : in std_logic;
LMB1_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl1_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl1_Ready : out std_logic;
Sl1_Wait : out std_logic;
Sl1_UE : out std_logic;
Sl1_CE : out std_logic;
-- LMB Bus 2
LMB2_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB2_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB2_AddrStrobe : in std_logic;
LMB2_ReadStrobe : in std_logic;
LMB2_WriteStrobe : in std_logic;
LMB2_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl2_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl2_Ready : out std_logic;
Sl2_Wait : out std_logic;
Sl2_UE : out std_logic;
Sl2_CE : out std_logic;
-- LMB Bus 3
LMB3_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB3_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB3_AddrStrobe : in std_logic;
LMB3_ReadStrobe : in std_logic;
LMB3_WriteStrobe : in std_logic;
LMB3_BE : in std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl3_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl3_Ready : out std_logic;
Sl3_Wait : out std_logic;
Sl3_UE : out std_logic;
Sl3_CE : out std_logic;
-- Muxed LMB Bus
LMB_ABus : out std_logic_vector(0 to C_LMB_AWIDTH-1);
LMB_WriteDBus : out std_logic_vector(0 to C_LMB_DWIDTH-1);
LMB_AddrStrobe : out std_logic;
LMB_ReadStrobe : out std_logic;
LMB_WriteStrobe : out std_logic;
LMB_BE : out std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
Sl_DBus : in std_logic_vector(0 to C_LMB_DWIDTH-1);
Sl_Ready : in std_logic;
Sl_Wait : in std_logic;
Sl_UE : in std_logic;
Sl_CE : in std_logic;
lmb_select : out std_logic);
end component lmb_mux;
component axi_interface
generic (
C_TARGET : TARGET_FAMILY_TYPE;
C_S_AXI_BASEADDR : std_logic_vector := X"FFFF_FFFF";
C_S_AXI_HIGHADDR : std_logic_vector := X"0000_0000";
C_S_AXI_ADDR_WIDTH : integer := 32;
C_S_AXI_DATA_WIDTH : integer := 32;
C_REGADDR_WIDTH : integer := 5; -- Address bits including register offset.
C_DWIDTH : integer := 32); -- Width of data bus.
port (
LMB_Clk : in std_logic;
LMB_Rst : in std_logic;
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_AWVALID : in std_logic;
S_AXI_AWREADY : out std_logic;
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
S_AXI_WVALID : in std_logic;
S_AXI_WREADY : out std_logic;
S_AXI_BRESP : out std_logic_vector(1 downto 0);
S_AXI_BVALID : out std_logic;
S_AXI_BREADY : in std_logic;
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_ARVALID : in std_logic;
S_AXI_ARREADY : out std_logic;
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_RRESP : out std_logic_vector(1 downto 0);
S_AXI_RVALID : out std_logic;
S_AXI_RREADY : in std_logic;
RegWr : out std_logic;
RegWrData : out std_logic_vector(0 to C_DWIDTH - 1);
RegAddr : out std_logic_vector(0 to C_REGADDR_WIDTH-1);
RegRdData : in std_logic_vector(0 to C_DWIDTH - 1));
end component;
component checkbit_handler is
generic (
C_TARGET : TARGET_FAMILY_TYPE;
C_ENCODE : boolean);
port (
DataIn : in std_logic_vector(0 to 31);
CheckIn : in std_logic_vector(0 to 6);
CheckOut : out std_logic_vector(0 to 6);
Syndrome : out std_logic_vector(0 to 6);
Enable_ECC : in std_logic;
UE_Q : in std_logic;
CE_Q : in std_logic;
UE : out std_logic;
CE : out std_logic);
end component checkbit_handler;
component Correct_One_Bit
generic (
C_TARGET : TARGET_FAMILY_TYPE;
Correct_Value : std_logic_vector(0 to 6));
port (
DIn : in std_logic;
Syndrome : in std_logic_vector(0 to 6);
DCorr : out std_logic);
end component Correct_One_Bit;
constant C_TARGET : TARGET_FAMILY_TYPE := String_To_Family(C_FAMILY, false);
constant C_HAS_FAULT_INJECT : boolean := C_FAULT_INJECT = 1;
constant C_HAS_CE_FAILING_REGISTERS : boolean := C_CE_FAILING_REGISTERS = 1;
constant C_HAS_UE_FAILING_REGISTERS : boolean := C_UE_FAILING_REGISTERS = 1;
constant C_HAS_ECC_STATUS_REGISTERS : boolean := C_ECC_STATUS_REGISTERS = 1;
constant C_HAS_ECC_ONOFF_REGISTER : boolean := C_ECC_ONOFF_REGISTER = 1;
constant C_HAS_CE_COUNTER : boolean := C_CE_COUNTER_WIDTH /= 0;
constant C_BUS_NEEDED : boolean := C_HAS_FAULT_INJECT or
C_HAS_CE_FAILING_REGISTERS or
C_HAS_UE_FAILING_REGISTERS or
C_HAS_ECC_STATUS_REGISTERS or
C_HAS_ECC_ONOFF_REGISTER or
C_HAS_CE_COUNTER;
constant C_AXI : integer := 2;
constant C_HAS_AXI : boolean := C_ECC = 1 and C_INTERCONNECT = C_AXI and C_BUS_NEEDED;
constant C_ECC_WIDTH : integer := 7;
-- Intermediate signals to handle multiple LMB ports
signal LMB_ABus_i : std_logic_vector(0 to C_LMB_AWIDTH-1);
signal LMB_WriteDBus_i : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal LMB_AddrStrobe_i : std_logic;
signal LMB_ReadStrobe_i : std_logic;
signal LMB_WriteStrobe_i : std_logic;
signal LMB_BE_i : std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
signal Sl_DBus_i : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal Sl_Ready_i : std_logic;
signal Sl_Wait_i : std_logic;
signal Sl_UE_i : std_logic;
signal Sl_CE_i : std_logic;
signal lmb_select : std_logic;
signal lmb_as : std_logic;
signal lmb_we : std_logic_vector(0 to 3);
signal Sl_Rdy : std_logic;
signal bram_din_a_i : std_logic_vector(0 to C_LMB_DWIDTH+8*C_ECC-1);
begin
-----------------------------------------------------------------------------
-- Cleaning incoming data from BRAM from 'U' for simulation purpose
-- This is added since simulation model for BRAM will not initialize
-- undefined memory locations with zero.
-- Added as a work-around until this is fixed in the simulation model.
-----------------------------------------------------------------------------
Cleaning_machine: process (BRAM_Din_A) is
begin -- process Cleaning_machine
-- Default assignments
bram_din_a_i <= BRAM_Din_A;
-- pragma translate_off
bram_din_a_i <= To_StdLogicVector(To_bitvector(BRAM_Din_A));
-- pragma translate_on
end process Cleaning_machine;
lmb_mux_I : lmb_mux
generic map (
C_BASEADDR => C_BASEADDR,
C_MASK => C_MASK,
C_MASK1 => C_MASK1,
C_MASK2 => C_MASK2,
C_MASK3 => C_MASK3,
C_LMB_AWIDTH => C_LMB_AWIDTH,
C_LMB_DWIDTH => C_LMB_DWIDTH,
C_NUM_LMB => C_NUM_LMB)
port map (
LMB_Clk => LMB_Clk,
LMB_Rst => LMB_Rst,
LMB0_ABus => LMB_ABus,
LMB0_WriteDBus => LMB_WriteDBus,
LMB0_AddrStrobe => LMB_AddrStrobe,
LMB0_ReadStrobe => LMB_ReadStrobe,
LMB0_WriteStrobe => LMB_WriteStrobe,
LMB0_BE => LMB_BE,
Sl0_DBus => Sl_DBus,
Sl0_Ready => Sl_Ready,
Sl0_Wait => Sl_Wait,
Sl0_UE => Sl_UE,
Sl0_CE => Sl_CE,
LMB1_ABus => LMB1_ABus,
LMB1_WriteDBus => LMB1_WriteDBus,
LMB1_AddrStrobe => LMB1_AddrStrobe,
LMB1_ReadStrobe => LMB1_ReadStrobe,
LMB1_WriteStrobe => LMB1_WriteStrobe,
LMB1_BE => LMB1_BE,
Sl1_DBus => Sl1_DBus,
Sl1_Ready => Sl1_Ready,
Sl1_Wait => Sl1_Wait,
Sl1_UE => Sl1_UE,
Sl1_CE => Sl1_CE,
LMB2_ABus => LMB2_ABus,
LMB2_WriteDBus => LMB2_WriteDBus,
LMB2_AddrStrobe => LMB2_AddrStrobe,
LMB2_ReadStrobe => LMB2_ReadStrobe,
LMB2_WriteStrobe => LMB2_WriteStrobe,
LMB2_BE => LMB2_BE,
Sl2_DBus => Sl2_DBus,
Sl2_Ready => Sl2_Ready,
Sl2_Wait => Sl2_Wait,
Sl2_UE => Sl2_UE,
Sl2_CE => Sl2_CE,
LMB3_ABus => LMB3_ABus,
LMB3_WriteDBus => LMB3_WriteDBus,
LMB3_AddrStrobe => LMB3_AddrStrobe,
LMB3_ReadStrobe => LMB3_ReadStrobe,
LMB3_WriteStrobe => LMB3_WriteStrobe,
LMB3_BE => LMB3_BE,
Sl3_DBus => Sl3_DBus,
Sl3_Ready => Sl3_Ready,
Sl3_Wait => Sl3_Wait,
Sl3_UE => Sl3_UE,
Sl3_CE => Sl3_CE,
LMB_ABus => LMB_ABus_i,
LMB_WriteDBus => LMB_WriteDBus_i,
LMB_AddrStrobe => LMB_AddrStrobe_i,
LMB_ReadStrobe => LMB_ReadStrobe_i,
LMB_WriteStrobe => LMB_WriteStrobe_i,
LMB_BE => LMB_BE_i,
Sl_DBus => Sl_DBus_i,
Sl_Ready => Sl_Ready_i,
Sl_Wait => Sl_Wait_i,
Sl_UE => Sl_UE_i,
Sl_CE => Sl_CE_i,
lmb_select => lmb_select);
BRAM_Rst_A <= '0';
BRAM_Clk_A <= LMB_Clk;
lmb_we(0) <= LMB_BE_i(0) and LMB_WriteStrobe_i and lmb_select;
lmb_we(1) <= LMB_BE_i(1) and LMB_WriteStrobe_i and lmb_select;
lmb_we(2) <= LMB_BE_i(2) and LMB_WriteStrobe_i and lmb_select;
lmb_we(3) <= LMB_BE_i(3) and LMB_WriteStrobe_i and lmb_select;
No_ECC : if (C_ECC = 0) generate
begin
BRAM_EN_A <= LMB_AddrStrobe_i;
BRAM_WEN_A <= lmb_we;
BRAM_Dout_A <= LMB_WriteDBus_i;
Sl_DBus_i <= bram_din_a_i;
BRAM_Addr_A <= LMB_ABus_i;
-- only used wen ECC enabled, tie to constant inactive
Sl_Wait_i <= '0';
Sl_UE_i <= '0';
Sl_CE_i <= '0';
UE <= '0';
CE <= '0';
Interrupt <= '0';
-----------------------------------------------------------------------------
-- Writes are pipelined in MB with 5 stage pipeline
-----------------------------------------------------------------------------
Ready_Handling : process (LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if (LMB_Rst = '1') then
Sl_Rdy <= '0';
lmb_as <= '0';
else
Sl_Rdy <= lmb_select;
lmb_as <= LMB_AddrStrobe_i;
end if;
end if;
end process Ready_Handling;
Sl_Ready_i <= Sl_Rdy and lmb_as;
end generate No_ECC;
ECC : if (C_ECC = 1) generate
constant NO_WRITES : integer := 0;
constant ONLY_WORD : integer := 1;
constant ALL_WRITES : integer := 2;
signal enable_ecc : std_logic;
-- On/Off Register
constant C_ECC_ONOFF : natural := 31;
constant C_ECC_ONOFF_WIDTH : natural := 1;
signal ECC_EnableCheckingReg : std_logic_vector(32-C_ECC_ONOFF_WIDTH to 31);
-- Fault Inject Registers
signal FaultInjectData : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal FaultInjectECC : std_logic_vector(32-C_ECC_WIDTH to 31);
-- Signals for read modify write operation when byte/half-word write
signal write_access : std_logic;
signal full_word_write_access : std_logic;
signal IsWordWrite : std_logic;
signal RdModifyWr_Read : std_logic; -- Read cycle in read modify write sequence
signal RdModifyWr_Modify : std_logic; -- Modify cycle in read modify write sequence
signal RdModifyWr_Modify_i : std_logic; -- Modify cycle in read modify write sequence
signal RdModifyWr_Write : std_logic; -- Write cycle in read modify write sequence
signal LMB_ABus_Q : std_logic_vector(0 to C_LMB_AWIDTH-1);
-- Read ECC
signal Syndrome : std_logic_vector(0 to C_ECC_WIDTH-1);
signal CorrectedRdData : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal CorrectedRdData_Q : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal CE_Q : std_logic;
signal UE_Q : std_logic;
-- Enable and address same for both data and ECC BRAM
signal bram_en : std_logic;
signal bram_addr : std_logic_vector(0 to C_LMB_AWIDTH-1);
subtype syndrome_bits is std_logic_vector(0 to 6);
type correct_data_table_type is array(natural range 0 to 31) of syndrome_bits;
constant correct_data_table : correct_data_table_type := (
0 => "1100001", 1 => "1010001", 2 => "0110001", 3 => "1110001",
4 => "1001001", 5 => "0101001", 6 => "1101001", 7 => "0011001",
8 => "1011001", 9 => "0111001", 10 => "1111001", 11 => "1000101",
12 => "0100101", 13 => "1100101", 14 => "0010101", 15 => "1010101",
16 => "0110101", 17 => "1110101", 18 => "0001101", 19 => "1001101",
20 => "0101101", 21 => "1101101", 22 => "0011101", 23 => "1011101",
24 => "0111101", 25 => "1111101", 26 => "1000011", 27 => "0100011",
28 => "1100011", 29 => "0010011", 30 => "1010011", 31 => "0110011"
);
type bool_array is array (natural range 0 to 6) of boolean;
constant inverted_bit : bool_array := (false,false,true,false,true,false,false);
begin
-- Enable BRAMs when access on LMB and in the second cycle in a read/modify write
bram_en <= '1' when LMB_AddrStrobe_i = '1' or RdModifyWr_Write = '1' else
'0';
BRAM_EN_A <= bram_en;
IsWordWrite <= LMB_WriteStrobe_i when (LMB_BE_i = "1111") else '0';
-- ECC checking enable during access and when checking is turned on
enable_ecc <= ECC_EnableCheckingReg(C_ECC_ONOFF) and Sl_Wait_i and not(full_word_write_access);
-----------------------------------------------------------------------------
-- Writes are pipelined in MB with 5 stage pipeline
-----------------------------------------------------------------------------
Ready_Handling : process (LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if (LMB_Rst = '1') then
Sl_Rdy <= '0';
lmb_as <= '0';
else
-- Directly drive ready on valid read access or on valid word write access
-- otherwise drive ready when we have written the new data on a
-- readmodifywrite sequence
Sl_Rdy <= ((LMB_AddrStrobe_i and lmb_select) and (LMB_ReadStrobe_i or IsWordWrite))
or RdModifyWr_Write;
lmb_as <= LMB_AddrStrobe_i;
end if;
end if;
end process Ready_Handling;
Sl_Ready_i <= Sl_Rdy;
Wait_Handling: process (LMB_Clk) is
begin -- process Wait_Handling
if (LMB_Clk'event and LMB_Clk = '1') then -- rising clock edge
if (LMB_Rst = '1') then
Sl_Wait_i <= '0';
elsif (LMB_AddrStrobe_i = '1') then
Sl_Wait_i <= lmb_select;
elsif (Sl_Rdy = '1') then
Sl_Wait_i <= '0';
end if;
end if;
end process Wait_Handling;
-- Generate ECC bits for checking data read from BRAM
checkbit_handler_I1 : checkbit_handler
generic map (
C_TARGET => C_TARGET,
C_ENCODE => false) -- [boolean]
port map (
DataIn => bram_din_a_i(0 to 31), -- [in std_logic_vector(0 to 31)]
CheckIn => bram_din_a_i(33 to 39), -- [in std_logic_vector(0 to 6)]
CheckOut => open, -- [out std_logic_vector(0 to 6)]
Syndrome => Syndrome, -- [out std_logic_vector(0 to 6)]
Enable_ECC => enable_ecc, -- [in std_logic]
UE_Q => UE_Q, -- [in std_logic]
CE_Q => CE_Q, -- [in std_logic]
UE => Sl_UE_i, -- [out std_logic]
CE => Sl_CE_i); -- [out std_logic]
-- Discrete error signals
UE <= Sl_UE_i and Sl_Ready_i;
CE <= Sl_CE_i and Sl_Ready_i;
-- Correct Data
Gen_Correct_Data: for I in 0 to 31 generate
Correct_One_Bit_I : Correct_One_Bit
generic map (
C_TARGET => C_TARGET,
Correct_Value => correct_data_table(I))
port map (
DIn => bram_din_a_i(I),
Syndrome => Syndrome,
DCorr => CorrectedRdData(I));
end generate Gen_Correct_Data;
-- Drive corrected read data on LMB
Sl_DBus_i <= CorrectedRdData;
-- Remember address and writestrobe
AddressReg : process(LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if LMB_Rst = '1' then
LMB_ABus_Q <= (others => '0');
write_access <= '0';
full_word_write_access <= '0';
elsif LMB_AddrStrobe_i = '1' then
LMB_ABus_Q <= LMB_ABus_i;
write_access <= LMB_WriteStrobe_i;
full_word_write_access <= LMB_BE_i(0) and LMB_BE_i(1) and LMB_BE_i(2) and LMB_BE_i(3) and LMB_WriteStrobe_i;
end if;
end if;
end process AddressReg;
bram_addr <= LMB_ABus_Q when RdModifyWr_Write = '1' else
LMB_ABus_i;
BRAM_Addr_A <= bram_addr;
Do_Writes : if (C_WRITE_ACCESS /= NO_WRITES) generate
signal WrData : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal WrECC : std_logic_vector(0 to C_ECC_WIDTH-1);
constant null7 : std_logic_vector(0 to 6) := "0000000";
begin
DO_BYTE_HALFWORD_WRITES : if (C_WRITE_ACCESS = ALL_WRITES) generate
signal wrdata_i : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal writeDBus_Q : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal lmb_be_q : std_logic_vector(0 to (C_LMB_DWIDTH/8 - 1));
begin
-- Remember correctable/uncorrectable error from read in read modify write
CorrReg : process(LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if RdModifyWr_Modify = '1' then -- Remember error signals
CE_Q <= Sl_CE_i;
UE_Q <= Sl_UE_i;
elsif RdModifyWr_Write = '1' then -- Keep the signals one more cycle
CE_Q <= CE_Q;
UE_Q <= UE_Q;
else
CE_Q <= '0';
UE_Q <= '0';
end if;
end if;
end process CorrReg;
-- Remember byte write enables one clock cycle to properly mux bytes to write,
-- with read data in read/modify write operation
-- Write in Read/Write always 1 cycle after Read
StoreLMB_WE : process(LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
RdModifyWr_Modify_i <= RdModifyWr_Read;
RdModifyWr_Write <= RdModifyWr_Modify;
CorrectedRdData_Q <= CorrectedRdData;
end if;
end process StoreLMB_WE;
RdModifyWr_Modify <= RdModifyWr_Modify_i and lmb_as;
RdModifyWr_Read <= '1' when lmb_we /= "1111" and lmb_we /= "0000" and (C_WRITE_ACCESS = ALL_WRITES) else
'0';
-- Remember write data one cycle to be available after read has been completed in a
-- read/modify write operation
StoreWriteDBus : process(LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if (LMB_Rst = '1') then
WriteDBus_Q <= (others => '0');
lmb_be_q <= (others => '0');
elsif (LMB_AddrStrobe_i = '1') then
WriteDBus_Q <= LMB_WriteDBus_i;
lmb_be_q <= LMB_BE_i;
end if;
end if;
end process StoreWriteDBus;
wrdata_i <= WriteDBus_Q when RdModifyWr_Write = '1' else LMB_WriteDBus_i;
-- Select BRAM data to write from LMB on 32-bit word access or a mix of
-- read data and LMB write data for read/modify write operations
WrData(0 to 7) <= wrdata_i(0 to 7) when ((RdModifyWr_Write = '0' and LMB_BE_i(0) = '1') or
(RdModifyWr_Write = '1' and lmb_be_q(0) = '1')) else
CorrectedRdData_Q(0 to 7);
WrData(8 to 15) <= wrdata_i(8 to 15) when ((RdModifyWr_Write = '0' and LMB_BE_i(1) = '1') or
(RdModifyWr_Write = '1' and lmb_be_q(1) = '1')) else
CorrectedRdData_Q(8 to 15);
WrData(16 to 23) <= wrdata_i(16 to 23) when ((RdModifyWr_Write = '0' and LMB_BE_i(2) = '1') or
(RdModifyWr_Write = '1' and lmb_be_q(2) = '1')) else
CorrectedRdData_Q(16 to 23);
WrData(24 to 31) <= wrdata_i(24 to 31) when ((RdModifyWr_Write = '0' and LMB_BE_i(3) = '1') or
(RdModifyWr_Write = '1' and lmb_be_q(3) = '1')) else
CorrectedRdData_Q(24 to 31);
end generate DO_BYTE_HALFWORD_WRITES;
DO_Only_Word_Writes : if (C_WRITE_ACCESS = ONLY_WORD) generate
RdModifyWr_Write <= '0';
RdModifyWr_Read <= '0';
RdModifyWr_Modify <= '0';
CorrectedRdData_Q <= (others => '0');
WrData <= LMB_WriteDBus_i;
CE_Q <= '0';
UE_Q <= '0';
end generate DO_Only_Word_Writes;
-- Generate BRAM WEN, which will always be all 1's due to read modify write
-- for non 32-bit word access
WrDataSel : process(IsWordWrite, lmb_select, RdModifyWr_Modify, RdModifyWr_Write, UE_Q)
begin
if (RdModifyWr_Modify = '1') then
BRAM_WEN_A <= (others => '0');
elsif (RdModifyWr_Write = '1') then
if (UE_Q = '0') then
BRAM_WEN_A <= (others => '1'); -- byte or half word write, and not UE
else
BRAM_WEN_A <= (others => '0');
end if;
elsif (IsWordWrite = '1') then -- word write
BRAM_WEN_A <= (others => lmb_select);
else
BRAM_WEN_A <= (others => '0');
end if;
end process WrDataSel;
-- Generate ECC bits for writing into BRAM
checkbit_handler_I2 : checkbit_handler
generic map (
C_TARGET => C_TARGET,
C_ENCODE => true) -- [boolean]
port map (
DataIn => WrData, -- [in std_logic_vector(0 to 31)]
CheckIn => null7, -- [in std_logic_vector(0 to 6)]
CheckOut => WrECC, -- [out std_logic_vector(0 to 6)]
Syndrome => open, -- [out std_logic_vector(0 to 6)]
Enable_ECC => '1', -- [in std_logic]
UE_Q => '0', -- [in std_logic]
CE_Q => '0', -- [in std_logic]
UE => open, -- [out std_logic]
CE => open); -- [out std_logic]
-- Drive BRAM write data and inject fault if applicable
BRAM_Dout_A(0 to 31) <= WrData xor FaultInjectData;
BRAM_Dout_A(32 to 39) <= ('0' & WrECC) xor ('0' & FaultInjectECC);
end generate Do_Writes;
No_Write_Accesses : if (C_WRITE_ACCESS = NO_WRITES) generate
RdModifyWr_Write <= '0';
RdModifyWr_Read <= '0';
RdModifyWr_Modify <= '0';
CorrectedRdData_Q <= (others => '0');
FaultInjectData <= (others => '0');
FaultInjectECC <= (others => '0');
CE_Q <= '0';
UE_Q <= '0';
BRAM_WEN_A <= (others => '0');
end generate No_Write_Accesses;
Has_AXI : if C_HAS_AXI generate
-- Register accesses
-- Register addresses use word address, i.e 2 LSB don't care
-- Don't decode MSB, i.e. mirroring of registers in address space of module
-- Don't decode unmapped addresses
-- Data registers occupy 32 words to accommodate up to 1024-bit words in other IPs
-- ECC registers occupy 16 words to accomodate up to 512-bit ECC in other IPs
-- Address registers occupy 2 words to accommodate 64-bit address in other IPs
constant C_REGADDR_WIDTH : integer := 8;
constant C_ECC_StatusReg : std_logic_vector := "00000000"; -- 0x000 ECC_STATUS
constant C_ECC_EnableIRQReg : std_logic_vector := "00000001"; -- 0x004 ECC_EN_IRQ
constant C_ECC_OnOffReg : std_logic_vector := "00000010"; -- 0x008 ECC_ONOFF
constant C_CE_CounterReg : std_logic_vector := "00000011"; -- 0x00C CE_CNT
constant C_CE_FailingData : std_logic_vector := "01000000"; -- 0x100 CE_FFD[31:0]
constant C_CE_FailingECC : std_logic_vector := "01100000"; -- 0x180 CE_FFE
constant C_CE_FailingAddress : std_logic_vector := "01110000"; -- 0x1C0 CE_FFA[31:0]
constant C_UE_FailingData : std_logic_vector := "10000000"; -- 0x200 UE_FFD[31:0]
constant C_UE_FailingECC : std_logic_vector := "10100000"; -- 0x280 UE_FFE
constant C_UE_FailingAddress : std_logic_vector := "10110000"; -- 0x2C0 UE_FFA[31:0]
constant C_FaultInjectData : std_logic_vector := "11000000"; -- 0x300 FI_D[31:0]
constant C_FaultInjectECC : std_logic_vector := "11100000"; -- 0x380 FI_ECC
-- ECC Status register bit positions
constant C_ECC_STATUS_CE : natural := 30;
constant C_ECC_STATUS_UE : natural := 31;
constant C_ECC_STATUS_WIDTH : natural := 2;
constant C_ECC_ENABLE_IRQ_CE : natural := 30;
constant C_ECC_ENABLE_IRQ_UE : natural := 31;
constant C_ECC_ENABLE_IRQ_WIDTH : natural := 2;
-- Read and write data to internal registers
constant C_DWIDTH : integer := 32;
signal RegWrData : std_logic_vector(0 to C_DWIDTH-1);
signal RegRdData : std_logic_vector(0 to C_DWIDTH-1);
signal RegAddr : std_logic_vector(0 to C_REGADDR_WIDTH-1);
signal RegWr : std_logic;
-- Correctable Error First Failing Register
signal CE_FailingAddress : std_logic_vector(0 to C_LMB_AWIDTH-1);
signal CE_FailingData : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal CE_FailingECC : std_logic_vector(32-C_ECC_WIDTH to 31);
-- Uncorrectable Error First Failing Register
signal UE_FailingAddress : std_logic_vector(0 to C_LMB_AWIDTH-1);
signal UE_FailingData : std_logic_vector(0 to C_LMB_DWIDTH-1);
signal UE_FailingECC : std_logic_vector(32-C_ECC_WIDTH to 31);
-- ECC Status and Control register
signal ECC_StatusReg : std_logic_vector(32-C_ECC_STATUS_WIDTH to 31);
signal ECC_EnableIRQReg : std_logic_vector(32-C_ECC_ENABLE_IRQ_WIDTH to 31);
-- Correctable Error Counter
signal CE_CounterReg : std_logic_vector(32-C_CE_COUNTER_WIDTH to 31);
signal sample_registers : std_logic;
begin
sample_registers <= lmb_as and not full_word_write_access;
-- Implement fault injection registers
Fault_Inject : if C_HAS_FAULT_INJECT and (C_WRITE_ACCESS /= NO_WRITES) generate
begin
FaultInjectDataReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
FaultInjectData <= (others => '0');
FaultInjectECC <= (others => '0');
elsif RegWr = '1' and RegAddr = C_FaultInjectData then
FaultInjectData <= RegWrData;
elsif RegWr = '1' and RegAddr = C_FaultInjectECC then
FaultInjectECC <= RegWrData(FaultInjectECC'range);
elsif (Sl_Rdy = '1') and (write_access = '1') then -- One shoot, clear after first LMB write
FaultInjectData <= (others => '0');
FaultInjectECC <= (others => '0');
end if;
end if;
end process FaultInjectDataReg;
end generate Fault_Inject;
No_Fault_Inject : if not C_HAS_FAULT_INJECT or (C_WRITE_ACCESS = NO_WRITES) generate
begin
FaultInjectData <= (others => '0');
FaultInjectECC <= (others => '0');
end generate No_Fault_Inject;
-- Implement Correctable Error First Failing Register
CE_Failing_Registers : if C_HAS_CE_FAILING_REGISTERS generate
begin
CE_FailingReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
CE_FailingAddress <= (others => '0');
CE_FailingData <= (others => '0');
CE_FailingECC <= (others => '0');
elsif Sl_CE_i = '1' and sample_registers = '1' and ECC_StatusReg(C_ECC_STATUS_CE) = '0' then
CE_FailingAddress <= LMB_ABus_Q;
CE_FailingData <= bram_din_a_i(CE_FailingData'range);
CE_FailingECC <= bram_din_a_i(33 to 33+C_ECC_WIDTH-1);
end if;
end if;
end process CE_FailingReg;
end generate CE_Failing_Registers;
No_CE_Failing_Registers : if not C_HAS_CE_FAILING_REGISTERS generate
begin
CE_FailingAddress <= (others => '0');
CE_FailingData <= (others => '0');
CE_FailingECC <= (others => '0');
end generate No_CE_Failing_Registers;
-- Implement Unorrectable Error First Failing Register
UE_Failing_Registers : if C_HAS_UE_FAILING_REGISTERS generate
begin
UE_FailingReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
UE_FailingAddress <= (others => '0');
UE_FailingData <= (others => '0');
UE_FailingECC <= (others => '0');
elsif Sl_UE_i = '1' and sample_registers = '1' and ECC_StatusReg(C_ECC_STATUS_UE) = '0' then
UE_FailingAddress <= LMB_ABus_Q;
UE_FailingData <= bram_din_a_i(UE_FailingData'range);
UE_FailingECC <= bram_din_a_i(33 to 33+C_ECC_WIDTH-1);
end if;
end if;
end process UE_FailingReg;
end generate UE_Failing_Registers;
No_UE_Failing_Registers : if not C_HAS_UE_FAILING_REGISTERS generate
begin
UE_FailingAddress <= (others => '0');
UE_FailingData <= (others => '0');
UE_FailingECC <= (others => '0');
end generate No_UE_Failing_Registers;
ECC_Status_Registers : if C_HAS_ECC_STATUS_REGISTERS generate
begin
StatusReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
ECC_StatusReg <= (others => '0');
elsif RegWr = '1' and RegAddr = C_ECC_StatusReg then
-- CE Interrupt status bit
if RegWrData(C_ECC_STATUS_CE) = '1' then
ECC_StatusReg(C_ECC_STATUS_CE) <= '0'; -- Clear when write '1'
end if;
-- UE Interrupt status bit
if RegWrData(C_ECC_STATUS_UE) = '1' then
ECC_StatusReg(C_ECC_STATUS_UE) <= '0'; -- Clear when write '1'
end if;
else
if Sl_CE_i = '1' and sample_registers = '1' then
ECC_StatusReg(C_ECC_STATUS_CE) <= '1'; -- Set when CE occurs
end if;
if Sl_UE_i = '1' and sample_registers = '1' then
ECC_StatusReg(C_ECC_STATUS_UE) <= '1'; -- Set when UE occurs
end if;
end if;
end if;
end process StatusReg;
EnableIRQReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
ECC_EnableIRQReg <= (others => '0');
elsif RegWr = '1' and RegAddr = C_ECC_EnableIRQReg then
-- CE Interrupt enable bit
ECC_EnableIRQReg(C_ECC_ENABLE_IRQ_CE) <= RegWrData(C_ECC_ENABLE_IRQ_CE);
-- UE Interrupt enable bit
ECC_EnableIRQReg(C_ECC_ENABLE_IRQ_UE) <= RegWrData(C_ECC_ENABLE_IRQ_UE);
end if;
end if;
end process EnableIRQReg;
Interrupt <= (ECC_StatusReg(C_ECC_STATUS_CE) and ECC_EnableIRQReg(C_ECC_ENABLE_IRQ_CE)) or
(ECC_StatusReg(C_ECC_STATUS_UE) and ECC_EnableIRQReg(C_ECC_ENABLE_IRQ_UE));
end generate ECC_Status_Registers;
No_ECC_Status_Registers : if not C_HAS_ECC_STATUS_REGISTERS generate
begin
ECC_EnableIRQReg <= (others => '0');
ECC_StatusReg <= (others => '0');
Interrupt <= '0';
end generate No_ECC_Status_Registers;
ECC_OnOff_Register : if C_HAS_ECC_ONOFF_REGISTER generate
begin
OnOffReg : process(LMB_Clk) is
begin
if LMB_Clk'event and LMB_Clk = '1' then
if LMB_Rst = '1' then
if C_ECC_ONOFF_RESET_VALUE = 0 then
ECC_EnableCheckingReg(C_ECC_ONOFF) <= '0';
else
ECC_EnableCheckingReg(C_ECC_ONOFF) <= '1';
end if;
elsif RegWr = '1' and RegAddr = C_ECC_OnOffReg then
ECC_EnableCheckingReg(C_ECC_ONOFF) <= RegWrData(C_ECC_ONOFF);
end if;
end if;
end process OnOffReg;
end generate ECC_OnOff_Register;
No_ECC_OnOff_Register : if not C_HAS_ECC_ONOFF_REGISTER generate
begin
ECC_EnableCheckingReg(C_ECC_ONOFF) <= '1';
end generate No_ECC_OnOff_Register;
CE_Counter : if C_HAS_CE_COUNTER generate
-- One extra bit compare to CE_CounterReg to handle carry bit
signal CE_CounterReg_plus_1 : std_logic_vector(31-C_CE_COUNTER_WIDTH to 31);
begin
CountReg : process(LMB_Clk) is
begin
if (LMB_Clk'event and LMB_Clk = '1') then
if (LMB_Rst = '1') then
CE_CounterReg <= (others => '0');
elsif RegWr = '1' and RegAddr = C_CE_CounterReg then
CE_CounterReg <= RegWrData(CE_CounterReg'range);
elsif Sl_CE_i = '1' and
sample_registers = '1' and
CE_CounterReg_plus_1(CE_CounterReg_plus_1'left) = '0' then
CE_CounterReg <= CE_CounterReg_plus_1(32-C_CE_COUNTER_WIDTH to 31);
end if;
end if;
end process CountReg;
CE_CounterReg_plus_1 <= std_logic_vector(unsigned(('0' & CE_CounterReg)) + 1);
end generate CE_Counter;
No_CE_Counter : if not C_HAS_CE_COUNTER generate
begin
CE_CounterReg <= (others => '0');
end generate No_CE_Counter;
SelRegRdData : process (RegAddr,
ECC_StatusReg, ECC_EnableIRQReg, ECC_EnableCheckingReg, CE_CounterReg,
CE_FailingAddress, CE_FailingData, CE_FailingECC,
UE_FailingAddress, UE_FailingData, UE_FailingECC)
begin
RegRdData <= (others => '0');
case RegAddr is
when C_ECC_StatusReg => RegRdData(ECC_StatusReg'range) <= ECC_StatusReg;
when C_ECC_EnableIRQReg => RegRdData(ECC_EnableIRQReg'range) <= ECC_EnableIRQReg;
when C_ECC_OnOffReg => RegRdData(ECC_EnableCheckingReg'range) <= ECC_EnableCheckingReg;
when C_CE_CounterReg => RegRdData(CE_CounterReg'range) <= CE_CounterReg;
when C_CE_FailingAddress => RegRdData(CE_FailingAddress'range) <= CE_FailingAddress;
when C_CE_FailingData => RegRdData(CE_FailingData'range) <= CE_FailingData;
when C_CE_FailingECC => RegRdData(CE_FailingECC'range) <= CE_FailingECC;
when C_UE_FailingAddress => RegRdData(UE_FailingAddress'range) <= UE_FailingAddress;
when C_UE_FailingData => RegRdData(UE_FailingData'range) <= UE_FailingData;
when C_UE_FailingECC => RegRdData(UE_FailingECC'range) <= UE_FailingECC;
when others => RegRdData <= (others => '0');
end case;
end process SelRegRdData;
AXI : if C_HAS_AXI generate
begin
axi_I : axi_interface
generic map(
C_TARGET => C_TARGET,
C_S_AXI_BASEADDR => C_S_AXI_CTRL_BASEADDR,
C_S_AXI_HIGHADDR => C_S_AXI_CTRL_HIGHADDR,
C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH,
C_REGADDR_WIDTH => C_REGADDR_WIDTH,
C_DWIDTH => C_DWIDTH)
port map (
LMB_Clk => LMB_Clk,
LMB_Rst => LMB_Rst,
S_AXI_AWADDR => S_AXI_CTRL_AWADDR,
S_AXI_AWVALID => S_AXI_CTRL_AWVALID,
S_AXI_AWREADY => S_AXI_CTRL_AWREADY,
S_AXI_WDATA => S_AXI_CTRL_WDATA,
S_AXI_WSTRB => S_AXI_CTRL_WSTRB,
S_AXI_WVALID => S_AXI_CTRL_WVALID,
S_AXI_WREADY => S_AXI_CTRL_WREADY,
S_AXI_BRESP => S_AXI_CTRL_BRESP,
S_AXI_BVALID => S_AXI_CTRL_BVALID,
S_AXI_BREADY => S_AXI_CTRL_BREADY,
S_AXI_ARADDR => S_AXI_CTRL_ARADDR,
S_AXI_ARVALID => S_AXI_CTRL_ARVALID,
S_AXI_ARREADY => S_AXI_CTRL_ARREADY,
S_AXI_RDATA => S_AXI_CTRL_RDATA,
S_AXI_RRESP => S_AXI_CTRL_RRESP,
S_AXI_RVALID => S_AXI_CTRL_RVALID,
S_AXI_RREADY => S_AXI_CTRL_RREADY,
RegWr => RegWr,
RegWrData => RegWrData,
RegAddr => RegAddr,
RegRdData => RegRdData);
end generate AXI;
end generate Has_AXI;
No_AXI : if not C_HAS_AXI generate
begin
FaultInjectData <= (others => '0');
FaultInjectECC <= (others => '0');
Interrupt <= '0';
ECC_EnableCheckingReg(C_ECC_ONOFF) <= '1';
end generate No_AXI;
end generate ECC;
No_AXI_ECC : if not C_HAS_AXI generate
begin
S_AXI_CTRL_AWREADY <= '0';
S_AXI_CTRL_WREADY <= '0';
S_AXI_CTRL_BRESP <= (others => '0');
S_AXI_CTRL_BVALID <= '0';
S_AXI_CTRL_ARREADY <= '0';
S_AXI_CTRL_RDATA <= (others => '0');
S_AXI_CTRL_RRESP <= (others => '0');
S_AXI_CTRL_RVALID <= '0';
end generate No_AXI_ECC;
end architecture imp;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.