content stringlengths 1 1.04M ⌀ |
|---|
library IEEE;
use IEEE.std_logic_1164.all;
entity xnor_gate is
port (
a_i : in std_logic; -- inputs
b_i : in std_logic;
c_o : out std_logic -- output
);
end entity xnor_gate;
architecture rtl of xnor_gate is
begin
c_o <= a_i xnor b_i;
end architecture rtl;
|
library IEEE;
use IEEE.std_logic_1164.all;
entity xnor_gate is
port (
a_i : in std_logic; -- inputs
b_i : in std_logic;
c_o : out std_logic -- output
);
end entity xnor_gate;
architecture rtl of xnor_gate is
begin
c_o <= a_i xnor b_i;
end architecture rtl;
|
-- -------------------------------------------------------------
--
-- Entity Declaration for inst_6_e
--
-- Generated
-- by: wig
-- on: Wed Nov 30 06:48:17 2005
-- cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../generic.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_6_e-e.vhd,v 1.3 2005/11/30 14:04:05 wig Exp $
-- $Date: 2005/11/30 14:04:05 $
-- $Log: inst_6_e-e.vhd,v $
-- Revision 1.3 2005/11/30 14:04:05 wig
-- Updated testcase references
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v
-- Id: MixWriter.pm,v 1.71 2005/11/22 11:00:47 wig Exp
--
-- Generator: mix_0.pl Version: Revision: 1.42 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
-- No project specific VHDL libraries/enty
--
--
-- Start of Generated Entity inst_6_e
--
entity inst_6_e is
-- Generics:
generic(
-- Generated Generics for Entity inst_6_e
FOO : integer := 34 -- Generic generator
-- End of Generated Generics for Entity inst_6_e
);
-- Generated Port Declaration:
-- No Generated Port for Entity inst_6_e
end inst_6_e;
--
-- End of Generated Entity inst_6_e
--
--
--!End of Entity/ies
-- --------------------------------------------------------------
|
architecture rtl of fifo is
variable v_element : record_type_3(
element1(7 downto 0),
element2(4 downto 0)(7 downto 0)
(
elementA(7 downto 0),
elementB(3 downto 0)
),
element3(3 downto 0)(
elementC(4 downto 1),
elementD(1 downto 0)),
element5(
elementE(3 downto 0)(6 downto 0),
elementF(7 downto 0)
),
element6(4 downto 0),
element7(7 downto 0)
);
begin
end architecture rtl;
|
-- Library Declaration
library IEEE;
use IEEE.std_logic_1164.all;
library WORK;
use WORK.globals.all;
-----------------------------------------------------------------------
-- The column entity implements all the components needed by a single
-- column of the AES state:
-- + two linear layer for the first two rows
-- + a DDR register, used to store the first two rows of the state
-- + two other linear layer for the last two rows
-- + another DDR register, used to store the last two rows of the state
-- + the Substitution Box (SBox)
-- The barrel shifter is instantiated in the DataUnit, since it operates
-- on a whole row.
-----------------------------------------------------------------------
-- Component Declaration
entity column is port (
in_hi, in_lo : in std_logic_vector (7 downto 0);
side_in : in std_logic_vector( 31 downto 0 ); -- horizontal input for I/O
roundkey : in std_logic_vector( 31 downto 0 );
aux_sbox_in : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
enable_key_pre_add, enable_key_add, enable_MixCol, enable_H_in : T_ENABLE;
enable_SBox_sharing : T_ENABLE;
enable_main, enable_dual, select_dual1, select_dual2 : in T_ENABLE;
check_dual : in T_ENABLE;
clock, reset : in std_logic;
broken : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
side_out : out std_logic_vector( 31 downto 0 );
aux_sbox_out : out std_logic_vector (7 downto 0);
b_out : out std_logic_vector (7 downto 0);
-- For the fault injection
fault_injection : in std_logic_vector( 7 downto 0 )
);
end column;
-- Architecture of the Component
architecture a_column of column is
component DDR_register is
generic( SIZE : integer := 8 );
port(
din_hi, din_lo : in std_logic_vector( SIZE-1 downto 0 ); --
dout_hi, dout_lo : out std_logic_vector( SIZE-1 downto 0 );
rst, clk : in std_logic );
end component;
component DDR_dual is
generic( SIZE : integer := 8 );
port(
din_hi, din_lo : in std_logic_vector( SIZE-1 downto 0 );
enable_main, enable_dual, select_dual, check_dual : in T_ENABLE;
dout_hi, dout_lo : out std_logic_vector( SIZE-1 downto 0 );
error_on_diff_hi, error_on_diff_lo : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
rst, clk : in std_logic );
end component;
component sbox is port (
b_in : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
clock, reset : in std_logic;
b_out : out std_logic_vector (7 downto 0) );
end component;
component linear is
generic ( G_ROW : integer range 0 to 3 );
port (
b_in : in std_logic_vector (7 downto 0);
out_2_mc : out std_logic_vector (7 downto 0);
in_1, in_2, in_3 : in std_logic_vector (7 downto 0);
h_in : in std_logic_vector (7 downto 0);
round_key : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
enable_key_pre_add, enable_key_add, enable_MixCol, enable_H_in : T_ENABLE;
clock : in std_logic;
b_out : out std_logic_vector (7 downto 0) );
end component;
component trigger is port (
switch : in std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
clock, reset : in std_logic;
value : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 ) );
end component;
signal lin_0_in, lin_1_in, lin_2_in, lin_3_in,
lin_0_out, lin_1_out, lin_2_out, lin_3_out : std_logic_vector( 7 downto 0 );
signal out_2_mc_0, out_2_mc_1, out_2_mc_2, out_2_mc_3 : std_logic_vector( 7 downto 0 );
signal layer_2_out, sbox_in, sbox_out : std_logic_vector( 7 downto 0 );
signal t_ctrl_dec : T_ENCDEC;
signal cell_0, cell_1, cell_2, cell_3 : std_logic_vector( 7 downto 0 );
signal cell_faulty : std_logic_vector( 4*C_ERR_SIGNAL_SIZE-1 downto 0 );
-- for fault injection
signal in_hi_sig : std_logic_vector( 7 downto 0);
signal fault_sig: std_logic_vector( 7 downto 0);
begin
fault_sig <= fault_injection;
in_hi_sig <= in_hi;
lin_0_in <= in_hi_sig XOR fault_sig;
lin_1_in <= in_lo;
-- Here first linear block: rows 0 and 1
lin_0 : linear generic map ( G_ROW => 0 ) port map(
b_in => lin_0_in, out_2_mc => out_2_mc_0,
in_1 => out_2_mc_1, in_2 => out_2_mc_2, in_3 => out_2_mc_3,
h_in => side_in(31 downto 24),
round_key => roundkey(31 downto 24),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_0_out );
lin_1 : linear generic map( G_ROW => 1 ) port map(
b_in => lin_1_in, out_2_mc => out_2_mc_1,
in_1 => out_2_mc_0, in_2 => out_2_mc_2, in_3 => out_2_mc_3,
h_in => side_in(23 downto 16),
round_key => roundkey(23 downto 16),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_1_out );
ddr_layer_1 : DDR_dual port map( din_hi => lin_0_out, din_lo => lin_1_out,
enable_main => enable_main,
enable_dual => enable_dual,
select_dual => select_dual1,
check_dual => check_dual,
dout_hi => cell_0, dout_lo => cell_1,
error_on_diff_hi => cell_faulty( C_ERR_SIGNAL_SIZE-1 downto 0 ),
error_on_diff_lo => cell_faulty( 2*C_ERR_SIGNAL_SIZE-1 downto C_ERR_SIGNAL_SIZE ),
rst => reset, clk => clock );
lin_2_in <= cell_0;
lin_3_in <= cell_1;
-- Here second linear block: rows 2 and 3
lin_2 : linear generic map ( G_ROW => 2 ) port map(
b_in => lin_2_in, out_2_mc => out_2_mc_2,
in_1 => out_2_mc_0, in_2 => out_2_mc_1, in_3 => out_2_mc_3,
h_in => side_in(15 downto 8),
round_key => roundkey(15 downto 8),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_2_out );
lin_3 : linear generic map( G_ROW => 3 ) port map(
b_in => lin_3_in, out_2_mc => out_2_mc_3,
in_1 => out_2_mc_0, in_2 => out_2_mc_1, in_3 => out_2_mc_2,
h_in => side_in( 7 downto 0),
round_key => roundkey( 7 downto 0),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_3_out );
ddr_layer_2 : DDR_dual port map( din_hi => lin_2_out, din_lo => lin_3_out,
enable_main => enable_main,
enable_dual => enable_dual,
select_dual => select_dual2,
check_dual => check_dual,
dout_hi => cell_2, dout_lo => cell_3,
error_on_diff_hi => cell_faulty( 3*C_ERR_SIGNAL_SIZE-1 downto 2*C_ERR_SIGNAL_SIZE ),
error_on_diff_lo => cell_faulty( 4*C_ERR_SIGNAL_SIZE-1 downto 3*C_ERR_SIGNAL_SIZE ),
rst => reset, clk => clock );
layer_2_out <= cell_2 when ( clock='1' ) else cell_3;
-- Here sbox layer
t_ctrl_dec <= ctrl_dec when ( enable_SBox_sharing = C_DISABLE )
else c_ENC;
sbox_in <= layer_2_out when ( enable_SBox_sharing = C_DISABLE )
else aux_sbox_in;
i_sbox : sbox port map( sbox_in, t_ctrl_dec,
clock, reset, sbox_out );
aux_sbox_out <= sbox_out;
b_out <= sbox_out;
side_out <= cell_0 & cell_1 & cell_2 & cell_3;
----- ERROR/FAULT MANAGEMENT ------------------------
broken <= ( not C_BROKEN )
when ( cell_faulty=( not ( C_BROKEN & C_BROKEN & C_BROKEN & C_BROKEN ) ) )
else C_BROKEN;
end a_column;
|
-- Library Declaration
library IEEE;
use IEEE.std_logic_1164.all;
library WORK;
use WORK.globals.all;
-----------------------------------------------------------------------
-- The column entity implements all the components needed by a single
-- column of the AES state:
-- + two linear layer for the first two rows
-- + a DDR register, used to store the first two rows of the state
-- + two other linear layer for the last two rows
-- + another DDR register, used to store the last two rows of the state
-- + the Substitution Box (SBox)
-- The barrel shifter is instantiated in the DataUnit, since it operates
-- on a whole row.
-----------------------------------------------------------------------
-- Component Declaration
entity column is port (
in_hi, in_lo : in std_logic_vector (7 downto 0);
side_in : in std_logic_vector( 31 downto 0 ); -- horizontal input for I/O
roundkey : in std_logic_vector( 31 downto 0 );
aux_sbox_in : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
enable_key_pre_add, enable_key_add, enable_MixCol, enable_H_in : T_ENABLE;
enable_SBox_sharing : T_ENABLE;
enable_main, enable_dual, select_dual1, select_dual2 : in T_ENABLE;
check_dual : in T_ENABLE;
clock, reset : in std_logic;
broken : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
side_out : out std_logic_vector( 31 downto 0 );
aux_sbox_out : out std_logic_vector (7 downto 0);
b_out : out std_logic_vector (7 downto 0);
-- For the fault injection
fault_injection : in std_logic_vector( 7 downto 0 )
);
end column;
-- Architecture of the Component
architecture a_column of column is
component DDR_register is
generic( SIZE : integer := 8 );
port(
din_hi, din_lo : in std_logic_vector( SIZE-1 downto 0 ); --
dout_hi, dout_lo : out std_logic_vector( SIZE-1 downto 0 );
rst, clk : in std_logic );
end component;
component DDR_dual is
generic( SIZE : integer := 8 );
port(
din_hi, din_lo : in std_logic_vector( SIZE-1 downto 0 );
enable_main, enable_dual, select_dual, check_dual : in T_ENABLE;
dout_hi, dout_lo : out std_logic_vector( SIZE-1 downto 0 );
error_on_diff_hi, error_on_diff_lo : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
rst, clk : in std_logic );
end component;
component sbox is port (
b_in : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
clock, reset : in std_logic;
b_out : out std_logic_vector (7 downto 0) );
end component;
component linear is
generic ( G_ROW : integer range 0 to 3 );
port (
b_in : in std_logic_vector (7 downto 0);
out_2_mc : out std_logic_vector (7 downto 0);
in_1, in_2, in_3 : in std_logic_vector (7 downto 0);
h_in : in std_logic_vector (7 downto 0);
round_key : in std_logic_vector (7 downto 0);
ctrl_dec : T_ENCDEC;
enable_key_pre_add, enable_key_add, enable_MixCol, enable_H_in : T_ENABLE;
clock : in std_logic;
b_out : out std_logic_vector (7 downto 0) );
end component;
component trigger is port (
switch : in std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 );
clock, reset : in std_logic;
value : out std_logic_vector( C_ERR_SIGNAL_SIZE-1 downto 0 ) );
end component;
signal lin_0_in, lin_1_in, lin_2_in, lin_3_in,
lin_0_out, lin_1_out, lin_2_out, lin_3_out : std_logic_vector( 7 downto 0 );
signal out_2_mc_0, out_2_mc_1, out_2_mc_2, out_2_mc_3 : std_logic_vector( 7 downto 0 );
signal layer_2_out, sbox_in, sbox_out : std_logic_vector( 7 downto 0 );
signal t_ctrl_dec : T_ENCDEC;
signal cell_0, cell_1, cell_2, cell_3 : std_logic_vector( 7 downto 0 );
signal cell_faulty : std_logic_vector( 4*C_ERR_SIGNAL_SIZE-1 downto 0 );
-- for fault injection
signal in_hi_sig : std_logic_vector( 7 downto 0);
signal fault_sig: std_logic_vector( 7 downto 0);
begin
fault_sig <= fault_injection;
in_hi_sig <= in_hi;
lin_0_in <= in_hi_sig XOR fault_sig;
lin_1_in <= in_lo;
-- Here first linear block: rows 0 and 1
lin_0 : linear generic map ( G_ROW => 0 ) port map(
b_in => lin_0_in, out_2_mc => out_2_mc_0,
in_1 => out_2_mc_1, in_2 => out_2_mc_2, in_3 => out_2_mc_3,
h_in => side_in(31 downto 24),
round_key => roundkey(31 downto 24),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_0_out );
lin_1 : linear generic map( G_ROW => 1 ) port map(
b_in => lin_1_in, out_2_mc => out_2_mc_1,
in_1 => out_2_mc_0, in_2 => out_2_mc_2, in_3 => out_2_mc_3,
h_in => side_in(23 downto 16),
round_key => roundkey(23 downto 16),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_1_out );
ddr_layer_1 : DDR_dual port map( din_hi => lin_0_out, din_lo => lin_1_out,
enable_main => enable_main,
enable_dual => enable_dual,
select_dual => select_dual1,
check_dual => check_dual,
dout_hi => cell_0, dout_lo => cell_1,
error_on_diff_hi => cell_faulty( C_ERR_SIGNAL_SIZE-1 downto 0 ),
error_on_diff_lo => cell_faulty( 2*C_ERR_SIGNAL_SIZE-1 downto C_ERR_SIGNAL_SIZE ),
rst => reset, clk => clock );
lin_2_in <= cell_0;
lin_3_in <= cell_1;
-- Here second linear block: rows 2 and 3
lin_2 : linear generic map ( G_ROW => 2 ) port map(
b_in => lin_2_in, out_2_mc => out_2_mc_2,
in_1 => out_2_mc_0, in_2 => out_2_mc_1, in_3 => out_2_mc_3,
h_in => side_in(15 downto 8),
round_key => roundkey(15 downto 8),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_2_out );
lin_3 : linear generic map( G_ROW => 3 ) port map(
b_in => lin_3_in, out_2_mc => out_2_mc_3,
in_1 => out_2_mc_0, in_2 => out_2_mc_1, in_3 => out_2_mc_2,
h_in => side_in( 7 downto 0),
round_key => roundkey( 7 downto 0),
ctrl_dec => ctrl_dec,
enable_key_pre_add => enable_key_pre_add,
enable_key_add => enable_key_add,
enable_MixCol => enable_MixCol,
enable_H_in => enable_H_in,
clock => clock,
b_out => lin_3_out );
ddr_layer_2 : DDR_dual port map( din_hi => lin_2_out, din_lo => lin_3_out,
enable_main => enable_main,
enable_dual => enable_dual,
select_dual => select_dual2,
check_dual => check_dual,
dout_hi => cell_2, dout_lo => cell_3,
error_on_diff_hi => cell_faulty( 3*C_ERR_SIGNAL_SIZE-1 downto 2*C_ERR_SIGNAL_SIZE ),
error_on_diff_lo => cell_faulty( 4*C_ERR_SIGNAL_SIZE-1 downto 3*C_ERR_SIGNAL_SIZE ),
rst => reset, clk => clock );
layer_2_out <= cell_2 when ( clock='1' ) else cell_3;
-- Here sbox layer
t_ctrl_dec <= ctrl_dec when ( enable_SBox_sharing = C_DISABLE )
else c_ENC;
sbox_in <= layer_2_out when ( enable_SBox_sharing = C_DISABLE )
else aux_sbox_in;
i_sbox : sbox port map( sbox_in, t_ctrl_dec,
clock, reset, sbox_out );
aux_sbox_out <= sbox_out;
b_out <= sbox_out;
side_out <= cell_0 & cell_1 & cell_2 & cell_3;
----- ERROR/FAULT MANAGEMENT ------------------------
broken <= ( not C_BROKEN )
when ( cell_faulty=( not ( C_BROKEN & C_BROKEN & C_BROKEN & C_BROKEN ) ) )
else C_BROKEN;
end a_column;
|
-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.1
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
--
-- ===========================================================
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sample_iterator_next is
port (
ap_clk : IN STD_LOGIC;
ap_rst : IN STD_LOGIC;
ap_start : IN STD_LOGIC;
ap_done : OUT STD_LOGIC;
ap_idle : OUT STD_LOGIC;
ap_ready : OUT STD_LOGIC;
indices_req_din : OUT STD_LOGIC;
indices_req_full_n : IN STD_LOGIC;
indices_req_write : OUT STD_LOGIC;
indices_rsp_empty_n : IN STD_LOGIC;
indices_rsp_read : OUT STD_LOGIC;
indices_address : OUT STD_LOGIC_VECTOR (31 downto 0);
indices_datain : IN STD_LOGIC_VECTOR (55 downto 0);
indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0);
indices_size : OUT STD_LOGIC_VECTOR (31 downto 0);
ap_ce : IN STD_LOGIC;
i_index : IN STD_LOGIC_VECTOR (15 downto 0);
i_sample : IN STD_LOGIC_VECTOR (15 downto 0);
ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;
architecture behav of sample_iterator_next is
constant ap_const_logic_1 : STD_LOGIC := '1';
constant ap_const_logic_0 : STD_LOGIC := '0';
constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0";
signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
signal i_sample_read_reg_147 : STD_LOGIC_VECTOR (15 downto 0);
signal ap_reg_ppstg_i_sample_read_reg_147_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0);
signal ap_reg_ppstg_i_sample_read_reg_147_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0);
signal i_index_read_reg_153 : STD_LOGIC_VECTOR (15 downto 0);
signal ap_reg_ppstg_i_index_read_reg_153_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0);
signal ap_reg_ppstg_i_index_read_reg_153_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0);
signal indices_samples_load_new5_reg_165 : STD_LOGIC_VECTOR (15 downto 0);
signal tmp_s_fu_67_p1 : STD_LOGIC_VECTOR (63 downto 0);
signal tmp_6_cast_fu_91_p1 : STD_LOGIC_VECTOR (16 downto 0);
signal tmp_7_fu_94_p2 : STD_LOGIC_VECTOR (16 downto 0);
signal tmp_cast_fu_88_p1 : STD_LOGIC_VECTOR (17 downto 0);
signal tmp_8_fu_104_p1 : STD_LOGIC_VECTOR (17 downto 0);
signal tmp_7_fu_94_p2_temp: signed (17-1 downto 0);
signal tmp_8_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
signal tmp_1_fu_115_p2 : STD_LOGIC_VECTOR (15 downto 0);
signal tmp_9_fu_110_p2 : STD_LOGIC_VECTOR (15 downto 0);
signal agg_result_index_write_assign_fu_128_p3 : STD_LOGIC_VECTOR (15 downto 0);
signal agg_result_sample_write_assign_fu_120_p3 : STD_LOGIC_VECTOR (15 downto 0);
signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
signal ap_sig_pprstidle_pp0 : STD_LOGIC;
begin
-- the current state (ap_CS_fsm) of the state machine. --
ap_CS_fsm_assign_proc : process(ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (ap_rst = '1') then
ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
else
ap_CS_fsm <= ap_NS_fsm;
end if;
end if;
end process;
-- ap_reg_ppiten_pp0_it1 assign process. --
ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (ap_rst = '1') then
ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
else
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then
ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
end if;
end if;
end if;
end process;
-- ap_reg_ppiten_pp0_it2 assign process. --
ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (ap_rst = '1') then
ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
else
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then
ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
end if;
end if;
end if;
end process;
-- ap_reg_ppiten_pp0_it3 assign process. --
ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (ap_rst = '1') then
ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
else
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then
ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
end if;
end if;
end if;
end process;
-- assign process. --
process (ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
ap_reg_ppstg_i_index_read_reg_153_pp0_it1 <= i_index_read_reg_153;
ap_reg_ppstg_i_index_read_reg_153_pp0_it2 <= ap_reg_ppstg_i_index_read_reg_153_pp0_it1;
ap_reg_ppstg_i_sample_read_reg_147_pp0_it1 <= i_sample_read_reg_147;
ap_reg_ppstg_i_sample_read_reg_147_pp0_it2 <= ap_reg_ppstg_i_sample_read_reg_147_pp0_it1;
end if;
end if;
end process;
-- assign process. --
process (ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
i_index_read_reg_153 <= i_index;
i_sample_read_reg_147 <= i_sample;
end if;
end if;
end process;
-- assign process. --
process (ap_clk)
begin
if (ap_clk'event and ap_clk = '1') then
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
indices_samples_load_new5_reg_165 <= indices_datain(47 downto 32);
end if;
end if;
end process;
-- the next state (ap_NS_fsm) of the state machine. --
ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it0 , ap_reg_ppiten_pp0_it2 , indices_rsp_empty_n , ap_ce , ap_sig_pprstidle_pp0)
begin
case ap_CS_fsm is
when ap_ST_pp0_stg0_fsm_0 =>
ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
when others =>
ap_NS_fsm <= "X";
end case;
end process;
agg_result_index_write_assign_fu_128_p3 <=
ap_reg_ppstg_i_index_read_reg_153_pp0_it2 when (tmp_8_fu_104_p2(0) = '1') else
tmp_9_fu_110_p2;
agg_result_sample_write_assign_fu_120_p3 <=
tmp_1_fu_115_p2 when (tmp_8_fu_104_p2(0) = '1') else
ap_const_lv16_0;
-- ap_done assign process. --
ap_done_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, indices_rsp_empty_n, ap_ce)
begin
if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce)))) then
ap_done <= ap_const_logic_1;
else
ap_done <= ap_const_logic_0;
end if;
end process;
-- ap_idle assign process. --
ap_idle_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3)
begin
if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3))) then
ap_idle <= ap_const_logic_1;
else
ap_idle <= ap_const_logic_0;
end if;
end process;
-- ap_ready assign process. --
ap_ready_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce)
begin
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
ap_ready <= ap_const_logic_1;
else
ap_ready <= ap_const_logic_0;
end if;
end process;
ap_reg_ppiten_pp0_it0 <= ap_start;
ap_return_0 <= agg_result_index_write_assign_fu_128_p3;
ap_return_1 <= agg_result_sample_write_assign_fu_120_p3;
-- ap_sig_pprstidle_pp0 assign process. --
ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2)
begin
if (((ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_start))) then
ap_sig_pprstidle_pp0 <= ap_const_logic_1;
else
ap_sig_pprstidle_pp0 <= ap_const_logic_0;
end if;
end process;
indices_address <= tmp_s_fu_67_p1(32 - 1 downto 0);
indices_dataout <= ap_const_lv56_0;
indices_req_din <= ap_const_logic_0;
-- indices_req_write assign process. --
indices_req_write_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce)
begin
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
indices_req_write <= ap_const_logic_1;
else
indices_req_write <= ap_const_logic_0;
end if;
end process;
-- indices_rsp_read assign process. --
indices_rsp_read_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce)
begin
if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then
indices_rsp_read <= ap_const_logic_1;
else
indices_rsp_read <= ap_const_logic_0;
end if;
end process;
indices_size <= ap_const_lv32_1;
tmp_1_fu_115_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_i_sample_read_reg_147_pp0_it2) + unsigned(ap_const_lv16_1));
tmp_6_cast_fu_91_p1 <= std_logic_vector(resize(unsigned(indices_samples_load_new5_reg_165),17));
tmp_7_fu_94_p2 <= std_logic_vector(unsigned(tmp_6_cast_fu_91_p1) + unsigned(ap_const_lv17_1FFFF));
tmp_7_fu_94_p2_temp <= signed(tmp_7_fu_94_p2);
tmp_8_fu_104_p1 <= std_logic_vector(resize(tmp_7_fu_94_p2_temp,18));
tmp_8_fu_104_p2 <= "1" when (signed(tmp_cast_fu_88_p1) < signed(tmp_8_fu_104_p1)) else "0";
tmp_9_fu_110_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_i_index_read_reg_153_pp0_it2) + unsigned(ap_const_lv16_1));
tmp_cast_fu_88_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_sample_read_reg_147_pp0_it2),18));
tmp_s_fu_67_p1 <= std_logic_vector(resize(unsigned(i_index),64));
end behav;
|
-----------------------------------------------------------------------------
-- LEON3 Demonstration design
-- Copyright (C) 2004 Jiri Gaisler, Gaisler Research
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003 - 2008, Gaisler Research
-- Copyright (C) 2008 - 2014, Aeroflex Gaisler
-- Copyright (C) 2015, Cobham Gaisler
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library grlib, techmap;
use grlib.amba.all;
use grlib.stdlib.all;
use techmap.gencomp.all;
library gaisler;
use gaisler.memctrl.all;
use gaisler.ddrpkg.all;
use gaisler.leon3.all;
use gaisler.uart.all;
use gaisler.misc.all;
use gaisler.net.all;
use gaisler.jtag.all;
-- pragma translate_off
use gaisler.sim.all;
-- pragma translate_on
library esa;
use esa.memoryctrl.all;
use work.config.all;
entity leon3mp is
generic (
fabtech : integer := CFG_FABTECH;
memtech : integer := CFG_MEMTECH;
padtech : integer := CFG_PADTECH;
ncpu : integer := CFG_NCPU;
disas : integer := CFG_DISAS; -- Enable disassembly to console
dbguart : integer := CFG_DUART; -- Print UART on console
pclow : integer := CFG_PCLOW
);
port (
resetn : in std_ulogic;
clk : in std_ulogic;
sysace_clk : in std_ulogic;
errorn : out std_ulogic;
dsuen : in std_ulogic;
dsubre : in std_ulogic;
dsuact : out std_ulogic;
ddr_clk : out std_logic_vector(2 downto 0);
ddr_clkb : out std_logic_vector(2 downto 0);
ddr_clk_fb : in std_logic;
ddr_clk_fb_out : out std_logic;
ddr_cke : out std_logic_vector(1 downto 0);
ddr_csb : out std_logic_vector(1 downto 0);
ddr_web : out std_ulogic; -- ddr write enable
ddr_rasb : out std_ulogic; -- ddr ras
ddr_casb : out std_ulogic; -- ddr cas
ddr_dm : out std_logic_vector (7 downto 0); -- ddr dm
ddr_dqs : inout std_logic_vector (7 downto 0); -- ddr dqs
ddr_ad : out std_logic_vector (13 downto 0); -- ddr address
ddr_ba : out std_logic_vector (1 downto 0); -- ddr bank address
ddr_dq : inout std_logic_vector (63 downto 0); -- ddr data
rxd : in std_ulogic;
txd : out std_ulogic;
led_rx : out std_ulogic;
led_tx : out std_ulogic;
-- gpio : inout std_logic_vector(31 downto 0); -- I/O port
emdio : inout std_logic; -- ethernet PHY interface
etx_clk : in std_ulogic;
erx_clk : in std_ulogic;
erxd : in std_logic_vector(3 downto 0);
erx_dv : in std_ulogic;
erx_er : in std_ulogic;
erx_col : in std_ulogic;
erx_crs : in std_ulogic;
etxd : out std_logic_vector(3 downto 0);
etx_en : out std_ulogic;
etx_er : out std_ulogic;
emdc : out std_ulogic;
eresetn : out std_ulogic;
etx_slew : out std_logic_vector(1 downto 0);
ps2clk : inout std_logic_vector(1 downto 0);
ps2data : inout std_logic_vector(1 downto 0);
vid_clock : out std_ulogic;
vid_blankn : out std_ulogic;
vid_syncn : out std_ulogic;
vid_hsync : out std_ulogic;
vid_vsync : out std_ulogic;
vid_r : out std_logic_vector(7 downto 0);
vid_g : out std_logic_vector(7 downto 0);
vid_b : out std_logic_vector(7 downto 0);
cf_mpa : out std_logic_vector(6 downto 0);
cf_mpd : inout std_logic_vector(15 downto 0);
cf_mp_ce_z : out std_ulogic;
cf_mp_oe_z : out std_ulogic;
cf_mp_we_z : out std_ulogic;
cf_mpirq : in std_ulogic
);
end;
architecture rtl of leon3mp is
signal gpio : std_logic_vector(31 downto 0); -- I/O port
constant maxahbm : integer := NCPU+CFG_AHB_UART+CFG_AHB_JTAG+CFG_GRETH+CFG_SVGA_ENABLE;
signal vcc, gnd : std_logic_vector(4 downto 0);
signal memi : memory_in_type;
signal memo : memory_out_type;
signal wpo : wprot_out_type;
signal sdi : sdctrl_in_type;
signal sdo : sdram_out_type;
signal apbi : apb_slv_in_type;
signal apbo : apb_slv_out_vector := (others => apb_none);
signal ahbsi : ahb_slv_in_type;
signal ahbso : ahb_slv_out_vector := (others => ahbs_none);
signal ahbmi : ahb_mst_in_type;
signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);
signal clkm, rstn, rstraw, pciclk, ddrlock : std_ulogic;
signal cgi : clkgen_in_type;
signal cgo : clkgen_out_type;
signal u1i, dui : uart_in_type;
signal u1o, duo : uart_out_type;
signal irqi : irq_in_vector(0 to NCPU-1);
signal irqo : irq_out_vector(0 to NCPU-1);
signal dbgi : l3_debug_in_vector(0 to NCPU-1);
signal dbgo : l3_debug_out_vector(0 to NCPU-1);
signal dsui : dsu_in_type;
signal dsuo : dsu_out_type;
signal gpti : gptimer_in_type;
signal gpioi : gpio_in_type;
signal gpioo : gpio_out_type;
signal lclk, ndsuact : std_ulogic;
signal tck, tckn, tms, tdi, tdo : std_ulogic;
signal rxd1 : std_logic;
signal txd1 : std_logic;
signal duart, rserrx, rsertx, rdsuen, ldsuen : std_logic;
signal ethi : eth_in_type;
signal etho : eth_out_type;
signal kbdi : ps2_in_type;
signal kbdo : ps2_out_type;
signal moui : ps2_in_type;
signal mouo : ps2_out_type;
signal vgao : apbvga_out_type;
signal clkace : std_ulogic;
signal acei : gracectrl_in_type;
signal aceo : gracectrl_out_type;
signal ldsubre, lresetn, lock, clkml, clk1x : std_ulogic;
constant BOARD_FREQ : integer := 100000; -- input frequency in KHz
constant CPU_FREQ : integer := BOARD_FREQ * CFG_CLKMUL / CFG_CLKDIV; -- cpu frequency in KHz
constant IOAEN : integer := 1;
attribute keep : boolean;
attribute syn_keep : boolean;
attribute syn_preserve : boolean;
attribute keep of ddrlock : signal is true;
attribute keep of clkml : signal is true;
attribute keep of clkm : signal is true;
attribute syn_keep of clkml : signal is true;
attribute syn_preserve of clkml : signal is true;
attribute syn_keep of ddrlock : signal is true;
attribute syn_preserve of ddrlock : signal is true;
signal stati : ahbstat_in_type;
signal dac_clk,video_clk, clkvga : std_logic; -- Signals to vgaclock.
signal clk_sel : std_logic_vector(1 downto 0);
signal clkval : std_logic_vector(1 downto 0);
attribute keep of clkvga : signal is true;
attribute syn_keep of clkvga : signal is true;
attribute syn_preserve of clkvga : signal is true;
begin
----------------------------------------------------------------------
--- Reset and Clock generation -------------------------------------
----------------------------------------------------------------------
vcc <= (others => '1'); gnd <= (others => '0');
cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
lock <= ddrlock and cgo.clklock;
sysace_clk_pad : clkpad generic map (tech => padtech, level => cmos, voltage => x25v)
port map (sysace_clk, clkace);
clk_pad : clkpad generic map (tech => padtech) port map (clk, lclk);
clkgen0 : clkgen -- clock generator
generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0)
port map (lclk, pciclk, clkm, open, open, open, pciclk, cgi, cgo, open, clk1x);
resetn_pad : inpad generic map (tech => padtech) port map (resetn, lresetn);
rst0 : rstgen -- reset generator
port map (lresetn, clkm, lock, rstn, rstraw);
----------------------------------------------------------------------
--- AHB CONTROLLER --------------------------------------------------
----------------------------------------------------------------------
ahb0 : ahbctrl -- AHB arbiter/multiplexer
generic map (defmast => CFG_DEFMST, split => CFG_SPLIT,
rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO,
ioen => IOAEN, nahbm => maxahbm, nahbs => 8)
port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
----------------------------------------------------------------------
--- LEON3 processor and DSU -----------------------------------------
----------------------------------------------------------------------
l3 : if CFG_LEON3 = 1 generate
cpu : for i in 0 to NCPU-1 generate
u0 : leon3s -- LEON3 processor
generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,
0, CFG_MAC, pclow, CFG_NOTAG, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, NCPU-1,
CFG_DFIXED, CFG_SCAN, CFG_MMU_PAGE, CFG_BP, CFG_NP_ASI, CFG_WRPSR)
port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
irqi(i), irqo(i), dbgi(i), dbgo(i));
end generate;
errorn_pad : odpad generic map (tech => padtech) port map (errorn, dbgo(0).error);
dsugen : if CFG_DSU = 1 generate
dsu0 : dsu3 -- LEON3 Debug Support Unit
generic map (hindex => 2, haddr => 16#900#, hmask => 16#F00#,
ncpu => NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)
port map (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);
dsui.enable <= '1';
dsubre_pad : inpad generic map (tech => padtech) port map (dsubre, ldsubre);
dsui.break <= not ldsubre;
ndsuact <= not dsuo.active;
dsuact_pad : outpad generic map (tech => padtech) port map (dsuact, ndsuact);
end generate;
end generate;
nodsu : if CFG_DSU = 0 generate
dsuo.tstop <= '0'; dsuo.active <= '0';
end generate;
dcomgen : if CFG_AHB_UART = 1 generate
dcom0 : ahbuart -- Debug UART
generic map (hindex => CFG_NCPU, pindex => 4, paddr => 4)
port map (rstn, clkm, dui, duo, apbi, apbo(4), ahbmi, ahbmo(CFG_NCPU));
dui.rxd <= rxd when dsuen = '1' else '1';
end generate;
led_rx <= rxd;
led_tx <= duo.txd when dsuen = '1' else u1o.txd;
txd <= duo.txd when dsuen = '1' else u1o.txd;
ahbjtaggen0 :if CFG_AHB_JTAG = 1 generate
ahbjtag0 : ahbjtag generic map(tech => fabtech, hindex => NCPU+CFG_AHB_UART)
port map(rstn, clkm, tck, tms, tdi, tdo, ahbmi, ahbmo(NCPU+CFG_AHB_UART),
open, open, open, open, open, open, open, gnd(0));
end generate;
----------------------------------------------------------------------
--- Memory controllers ----------------------------------------------
----------------------------------------------------------------------
-- DDR RAM
ddrsp0 : if (CFG_DDRSP /= 0) generate
ddr0 : ddrspa generic map (
fabtech => fabtech, memtech => 0, ddrbits => 64,
hindex => 3, haddr => 16#400#, hmask => 16#C00#, ioaddr => 1,
pwron => CFG_DDRSP_INIT, MHz => BOARD_FREQ/1000,
clkmul => CFG_DDRSP_FREQ/5, clkdiv => 20, col => CFG_DDRSP_COL,
Mbyte => CFG_DDRSP_SIZE, ahbfreq => CPU_FREQ/1000,
rskew => CFG_DDRSP_RSKEW )
port map (lresetn, rstn, clk1x, clkm, ddrlock, clkml, clkml,
ahbsi, ahbso(3),
ddr_clk, ddr_clkb, ddr_clk_fb_out, ddr_clk_fb,
ddr_cke, ddr_csb, ddr_web, ddr_rasb, ddr_casb,
ddr_dm, ddr_dqs, ddr_ad, ddr_ba, ddr_dq);
end generate;
noddr : if (CFG_DDRSP = 0) generate ddrlock <= '1'; end generate;
----------------------------------------------------------------------
--- APB Bridge and various periherals -------------------------------
----------------------------------------------------------------------
apb0 : apbctrl -- AHB/APB bridge
generic map (hindex => 1, haddr => CFG_APBADDR, nslaves => 16)
port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo );
ua1 : if CFG_UART1_ENABLE /= 0 generate
uart1 : apbuart -- UART 1
generic map (pindex => 1, paddr => 1, pirq => 2, console => dbguart,
fifosize => CFG_UART1_FIFO)
port map (rstn, clkm, apbi, apbo(1), u1i, u1o);
u1i.rxd <= rxd; u1i.ctsn <= '0'; u1i.extclk <= '0'; --txd1 <= u1o.txd;
end generate;
irqctrl : if CFG_IRQ3_ENABLE /= 0 generate
irqctrl0 : irqmp -- interrupt controller
generic map (pindex => 2, paddr => 2, ncpu => NCPU)
port map (rstn, clkm, apbi, apbo(2), irqo, irqi);
end generate;
irq3 : if CFG_IRQ3_ENABLE = 0 generate
x : for i in 0 to NCPU-1 generate
irqi(i).irl <= "0000";
end generate;
apbo(2) <= apb_none;
end generate;
gpt : if CFG_GPT_ENABLE /= 0 generate
timer0 : gptimer -- timer unit
generic map (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ,
sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM,
nbits => CFG_GPT_TW)
port map (rstn, clkm, apbi, apbo(3), gpti, open);
gpti.dhalt <= dsuo.tstop; gpti.extclk <= '0';
end generate;
nogpt : if CFG_GPT_ENABLE = 0 generate apbo(3) <= apb_none; end generate;
kbd : if CFG_KBD_ENABLE /= 0 generate
ps21 : apbps2 generic map(pindex => 7, paddr => 7, pirq => 4)
port map(rstn, clkm, apbi, apbo(7), moui, mouo);
ps20 : apbps2 generic map(pindex => 5, paddr => 5, pirq => 5)
port map(rstn, clkm, apbi, apbo(5), kbdi, kbdo);
end generate;
kbdclk_pad : iopad generic map (tech => padtech)
port map (ps2clk(0),kbdo.ps2_clk_o, kbdo.ps2_clk_oe, kbdi.ps2_clk_i);
kbdata_pad : iopad generic map (tech => padtech)
port map (ps2data(0), kbdo.ps2_data_o, kbdo.ps2_data_oe, kbdi.ps2_data_i);
mouclk_pad : iopad generic map (tech => padtech)
port map (ps2clk(1),mouo.ps2_clk_o, mouo.ps2_clk_oe, moui.ps2_clk_i);
mouata_pad : iopad generic map (tech => padtech)
port map (ps2data(1), mouo.ps2_data_o, mouo.ps2_data_oe, moui.ps2_data_i);
vga : if CFG_VGA_ENABLE /= 0 generate
vga0 : apbvga generic map(memtech => memtech, pindex => 6, paddr => 6)
port map(rstn, clkm, clkm, apbi, apbo(6), vgao);
video_clock_pad : outpad generic map ( tech => padtech)
port map (vid_clock, clkm);
end generate;
svga : if CFG_SVGA_ENABLE /= 0 generate
svga0 : svgactrl generic map(memtech => memtech, pindex => 6, paddr => 6,
hindex => CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG, clk0 => 40000,
clk1 => 20000, clk2 => CFG_CLKDIV*10000/CFG_CLKMUL, burstlen => 5)
port map(rstn, clkm, clkvga, apbi, apbo(6), vgao, ahbmi,
ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG), clk_sel);
clkdiv : process(clk1x, rstn)
begin
if rstn = '0' then clkval <= "00";
elsif rising_edge(clk1x) then
clkval <= clkval + 1;
end if;
end process;
video_clk <= clkval(1) when clk_sel = "00" else clkval(0) when clk_sel = "01" else clkm;
b1 : techbuf generic map (2, virtex2) port map (video_clk, clkvga);
dac_clk <= not video_clk;
video_clock_pad : outpad generic map ( tech => padtech)
port map (vid_clock, clkvga);
end generate;
novga : if (CFG_VGA_ENABLE = 0 and CFG_SVGA_ENABLE = 0) generate
apbo(6) <= apb_none; vgao <= vgao_none;
end generate;
vga_pads : if (CFG_VGA_ENABLE /= 0 or CFG_SVGA_ENABLE /=0) generate
blank_pad : outpad generic map (tech => padtech)
port map (vid_blankn, vgao.blank);
comp_sync_pad : outpad generic map (tech => padtech)
port map (vid_syncn, vgao.comp_sync);
vert_sync_pad : outpad generic map (tech => padtech)
port map (vid_vsync, vgao.vsync);
horiz_sync_pad : outpad generic map (tech => padtech)
port map (vid_hsync, vgao.hsync);
video_out_r_pad : outpadv generic map (width => 8, tech => padtech)
port map (vid_r, vgao.video_out_r);
video_out_g_pad : outpadv generic map (width => 8, tech => padtech)
port map (vid_g, vgao.video_out_g);
video_out_b_pad : outpadv generic map (width => 8, tech => padtech)
port map (vid_b, vgao.video_out_b);
end generate;
-- gpio0 : if CFG_GRGPIO_ENABLE /= 0 generate -- GR GPIO unit
-- grgpio0: grgpio
-- generic map( pindex => 11, paddr => 11, imask => CFG_GRGPIO_IMASK,
-- nbits => CFG_GRGPIO_WIDTH)
-- port map( rstn, clkm, apbi, apbo(11), gpioi, gpioo);
--
-- pio_pads : for i in 0 to CFG_GRGPIO_WIDTH-1 generate
-- pio_pad : iopad generic map (tech => padtech)
-- port map (gpio(i), gpioo.dout(i), gpioo.oen(i), gpioi.din(i));
-- end generate;
-- end generate;
-- ahbs : if CFG_AHBSTAT = 1 generate -- AHB status register
-- ahbstat0 : ahbstat generic map (pindex => 15, paddr => 15, pirq => 7,
-- nftslv => CFG_AHBSTATN)
-- port map (rstn, clkm, ahbmi, ahbsi, stati, apbi, apbo(15));
-- end generate;
-----------------------------------------------------------------------
--- ETHERNET ---------------------------------------------------------
-----------------------------------------------------------------------
eth0 : if CFG_GRETH = 1 generate -- Gaisler ethernet MAC
e1 : greth generic map(hindex => CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG+CFG_SVGA_ENABLE,
pindex => 11, paddr => 11, pirq => 12, memtech => memtech,
mdcscaler => CPU_FREQ/1000, enable_mdio => 1, fifosize => CFG_ETH_FIFO,
nsync => 1, edcl => CFG_DSU_ETH, edclbufsz => CFG_ETH_BUF,
macaddrh => CFG_ETH_ENM, macaddrl => CFG_ETH_ENL,
ipaddrh => CFG_ETH_IPM, ipaddrl => CFG_ETH_IPL)
port map( rst => rstn, clk => clkm, ahbmi => ahbmi,
ahbmo => ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG+CFG_SVGA_ENABLE), apbi => apbi,
apbo => apbo(11), ethi => ethi, etho => etho);
end generate;
ethpads : if (CFG_GRETH = 1) generate -- eth pads
emdio_pad : iopad generic map (tech => padtech)
port map (emdio, etho.mdio_o, etho.mdio_oe, ethi.mdio_i);
etxc_pad : clkpad generic map (tech => padtech, arch => 2)
port map (etx_clk, ethi.tx_clk);
erxc_pad : clkpad generic map (tech => padtech, arch => 2)
port map (erx_clk, ethi.rx_clk);
erxd_pad : inpadv generic map (tech => padtech, width => 4)
port map (erxd, ethi.rxd(3 downto 0));
erxdv_pad : inpad generic map (tech => padtech)
port map (erx_dv, ethi.rx_dv);
erxer_pad : inpad generic map (tech => padtech)
port map (erx_er, ethi.rx_er);
erxco_pad : inpad generic map (tech => padtech)
port map (erx_col, ethi.rx_col);
erxcr_pad : inpad generic map (tech => padtech)
port map (erx_crs, ethi.rx_crs);
etxd_pad : outpadv generic map (tech => padtech, width => 4)
port map (etxd, etho.txd(3 downto 0));
etxen_pad : outpad generic map (tech => padtech)
port map ( etx_en, etho.tx_en);
etxer_pad : outpad generic map (tech => padtech)
port map (etx_er, etho.tx_er);
emdc_pad : outpad generic map (tech => padtech)
port map (emdc, etho.mdc);
end generate;
etx_slew <= "00";
eresetn <= rstn;
----------------------------------------------------------------------
--- System ACE I/F Controller ---------------------------------------
----------------------------------------------------------------------
grace: if CFG_GRACECTRL = 1 generate
grace0 : gracectrl generic map (hindex => 5, hirq => 6,
haddr => 16#003#, hmask => 16#fff#, split => CFG_SPLIT)
port map (rstn, clkm, clkace, ahbsi, ahbso(5), acei, aceo);
end generate;
nograce: if CFG_GRACECTRL = 0 generate
aceo.addr <= (others => '0'); aceo.cen <= '1'; aceo.do <= (others => '0');
aceo.doen <= '1'; aceo.oen <= '1'; aceo.wen <= '0';
end generate nograce;
cf_mpa_pads : outpadv generic map
(width => 7, tech => padtech, level => cmos, voltage => x25v)
port map (cf_mpa, aceo.addr);
cf_mp_ce_z_pad : outpad generic map
(tech => padtech, level => cmos, voltage => x25v)
port map (cf_mp_ce_z, aceo.cen);
cf_mpd_pads : iopadv generic map
(tech => padtech, width => 16, level => cmos, voltage => x25v)
port map (cf_mpd, aceo.do, aceo.doen, acei.di);
cf_mp_oe_z_pad : outpad generic map
(tech => padtech, level => cmos, voltage => x25v)
port map (cf_mp_oe_z, aceo.oen);
cf_mp_we_z_pad : outpad generic map
(tech => padtech, level => cmos, voltage => x25v)
port map (cf_mp_we_z, aceo.wen);
cf_mpirq_pad : inpad generic map
(tech => padtech, level => cmos, voltage => x25v)
port map (cf_mpirq, acei.irq);
-----------------------------------------------------------------------
--- AHB ROM ----------------------------------------------------------
-----------------------------------------------------------------------
bpromgen : if CFG_AHBROMEN /= 0 generate
brom : entity work.ahbrom
generic map (hindex => 0, haddr => CFG_AHBRODDR, pipe => CFG_AHBROPIP)
port map ( rstn, clkm, ahbsi, ahbso(0));
end generate;
ocram : if CFG_AHBRAMEN = 1 generate
ahbram0 : ahbram generic map (hindex => 7, haddr => CFG_AHBRADDR,
tech => CFG_MEMTECH, kbytes => CFG_AHBRSZ, pipe => CFG_AHBRPIPE)
port map ( rstn, clkm, ahbsi, ahbso(7));
end generate;
-----------------------------------------------------------------------
--- Test report module ----------------------------------------------
-----------------------------------------------------------------------
-- pragma translate_off
test0 : ahbrep generic map (hindex => 4, haddr => 16#200#)
port map (rstn, clkm, ahbsi, ahbso(4));
-- pragma translate_on
-----------------------------------------------------------------------
--- Debug ----------------------------------------------------------
-----------------------------------------------------------------------
-- pragma translate_off
-- dma0 : ahbdma
-- generic map (hindex => CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG+CFG_SVGA_ENABLE+1,
-- pindex => 13, paddr => 13, dbuf => 6)
-- port map (rstn, clkm, apbi, apbo(13), ahbmi,
-- ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_AHB_JTAG+CFG_SVGA_ENABLE+1));
-- pragma translate_on
--
-- at0 : ahbtrace
-- generic map ( hindex => 7, ioaddr => 16#200#, iomask => 16#E00#,
-- tech => memtech, irq => 0, kbytes => 8)
-- port map ( rstn, clkm, ahbmi, ahbsi, ahbso(7));
-----------------------------------------------------------------------
--- Boot message ----------------------------------------------------
-----------------------------------------------------------------------
-- pragma translate_off
x : report_design
generic map (
msg1 => "LEON3 Digilent Virtex2-Pro XUP Demonstration design",
fabtech => tech_table(fabtech), memtech => tech_table(memtech),
mdel => 1
);
-- pragma translate_on
end;
|
--
-- UART for ZPUINO - Receiver unit
--
-- Copyright 2011 Alvaro Lopes <alvieboy@alvie.com>
--
-- Version: 1.0
--
-- The FreeBSD license
--
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions
-- are met:
--
-- 1. Redistributions of source code must retain the above copyright
-- notice, this list of conditions and the following disclaimer.
-- 2. Redistributions in binary form must reproduce the above
-- copyright notice, this list of conditions and the following
-- disclaimer in the documentation and/or other materials
-- provided with the distribution.
--
-- THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY
-- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
-- PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-- ZPU PROJECT OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
-- INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
-- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
-- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
-- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
-- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
-- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
--
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity uart_rx is
port (
clk: in std_logic;
rst: in std_logic;
rx: in std_logic;
rxclk: in std_logic;
read: in std_logic;
data: out std_logic_vector(7 downto 0);
data_av: out std_logic
);
end entity uart_rx;
architecture behave of uart_rx is
component uart_mv_filter is
generic (
bits: natural;
threshold: natural
);
port (
clk: in std_logic;
rst: in std_logic;
sin: in std_logic;
sout: out std_logic;
clear: in std_logic;
enable: in std_logic
);
end component uart_mv_filter;
component uart_brgen is
port (
clk: in std_logic;
rst: in std_logic;
en: in std_logic;
count: in std_logic_vector(15 downto 0);
clkout: out std_logic
);
end component uart_brgen;
signal rxf: std_logic;
signal baudtick: std_logic;
signal rxd: std_logic_vector(7 downto 0);
signal datacount: unsigned(2 downto 0);
signal baudreset: std_logic;
signal filterreset: std_logic;
signal datao: std_logic_vector(7 downto 0);
signal dataready: std_logic;
signal start: std_logic;
signal debug_synctick_q: std_logic;
signal debug_baudreset_q: std_logic;
-- State
type uartrxstate is (
rx_idle,
rx_start,
rx_data,
rx_end
);
signal state: uartrxstate;
begin
data <= datao;
data_av <= dataready;
rxmvfilter: uart_mv_filter
generic map (
bits => 4,
threshold => 10
)
port map (
clk => clk,
rst => rst,
sin => rx,
sout => rxf,
clear => filterreset,
enable => rxclk
);
filterreset <= baudreset or baudtick;
--istart <= start;
baudgen: uart_brgen
port map (
clk => clk,
rst => baudreset,
en => rxclk,
count => x"000f",
clkout => baudtick
);
process(clk)
begin
if rising_edge(clk) then
if rst='1' then
state <= rx_idle;
dataready <= '0';
baudreset <= '0';
start<='0';
datao <= rxd;
else
datao <= rxd;
baudreset <= '0';
start<='0';
if read='1' then
dataready <= '0';
end if;
case state is
when rx_idle =>
if rx='0' then -- Start bit
state <= rx_start;
baudreset <= '1';
start <='1';
end if;
when rx_start =>
if baudtick='1' then
-- Check filtered output.
if rxf='0' then
datacount <= b"111";
state <= rx_data; -- Valid start bit.
else
state <= rx_idle;
end if;
end if;
when rx_data =>
if baudtick='1' then
rxd(7) <= rxf;
rxd(6 downto 0) <= rxd(7 downto 1);
datacount <= datacount - 1;
if datacount=0 then
state <= rx_end;
end if;
end if;
when rx_end =>
-- Check for framing errors ?
-- Do fast recovery here.
if rxf='1' then
dataready<='1';
state <= rx_idle;
end if;
if baudtick='1' then
-- Framing error.
state <= rx_idle;
end if;
when others =>
end case;
end if;
end if;
end process;
end behave;
|
use work.bit_vector_pkg.all;
use work.tbu_bdd_pkg.all;
entity bit_vector_pkg_tb is
end entity bit_vector_pkg_tb;
architecture testbench of bit_vector_pkg_tb is begin
test_null_bit_vector: process is begin
describe("null_bit_vector");
should("generate a null vector with 1 element",
null_bit_vector(1) = "0"
);
should("generate a null vector with 3 elements (compare with string)",
null_bit_vector(3) = "000"
);
should("generate a null vector with 3 elements (compare with array)",
null_bit_vector(3) = ('0', '0', '0')
);
done;
end process;
test_zeroes: process is begin
describe("zeroes");
should("generate a null vector with 1 element",
zeroes(1) = "0"
);
should("generate a null vector with 3 elements",
zeroes(3) = "000"
);
done;
end process;
test_unit_vector: process is begin
describe("unit_vector");
should("generate a unit vector with 1 element",
unit_vector(1,1) = "1"
);
should("generate a unit vector with 4 elements",
unit_vector(4,2) = "0100"
);
done;
end process;
test_ones: process is begin
describe("ones");
should("generate a vector with 1 element with value 1",
ones(1) = "1"
);
should("generate a vector with 3 elements with value 1",
ones(3) = "111"
);
done;
end process;
test_elements_and: process is begin
describe("elements_and");
should("return 0 when all bits are 0",
elements_and("000") = '0'
);
should("return 1 when all bits are 1",
elements_and("111") = '1'
);
should("return 0 when a single bit is 0",
elements_and("1110") = '0'
);
done;
end process;
test_elements_or: process is begin
describe("elements_or");
should("return 0 when all bits are 0",
elements_and("000") = '0'
);
should("return 1 when all bits are 1",
elements_and("111") = '1'
);
should("return 1 when a single bit is 1",
elements_and("0001") = '0'
);
done;
end process;
test_elements_xor: process is begin
describe("elements_xor");
should("return 0 when all bits are 0",
elements_and("000") = '0'
);
should("return 1 when an odd number of bits are 1",
elements_and("111") = '1'
);
should("return 0 when an even number of bits are 1",
elements_and("101") = '0'
);
done;
end process;
test_integer_from_bit_vector: process is begin
describe("integer_from_bit_vector");
should("return 0 for 4 bits 0",
integer_from_bit_vector("0000") = 0
);
should("return 1 for 001",
integer_from_bit_vector("001") = 1
);
should("return 90 for 01011010",
integer_from_bit_vector("01011010") = 90
);
done;
end process;
test_it_vector_from_integer : process is begin
describe("bit_vector_from_integer");
should("return 0000 for a value 0 with lenght 4",
bit_vector_from_integer(0, 4) = "0000"
);
should("return 001 for a value 1 with length 3",
bit_vector_from_integer(1, 3) = "001"
);
should("return 01011010 for a value 90 with length 8",
bit_vector_from_integer(90, 8) = "01011010"
);
done;
end process;
end architecture testbench;
|
architecture RTL of ENTITY_NAME is
begin
process
begin
EXIT_LABEL : exit loop_label when a(23 downto 5) = 20;
exit loop_label when a(23 downto 5) = 20;
EXIT_LABEL : exit when a(23 downto 5) = 20;
exit when a(23 downto 5) = 20;
EXIT_LABEL : exit loop_label;
exit loop_label;
exit;
exit when a <= b;
end process;
end architecture RTL;
|
------------------------------------------------------------------------------/
-- Copyright (c) 2009 Xilinx, Inc.
-- This design is confidential and proprietary of Xilinx, All Rights Reserved.
------------------------------------------------------------------------------/
-- ____ ____
-- / /\/ /
-- /___/ \ / Vendor: Xilinx
-- \ \ \/ Version: 1.0
-- \ \ Filename: tb_top_nto1_ddr.vhd
-- / / Date Last Modified: November 5 2009
-- /___/ /\ Date Created: June 1 2009
-- \ \ / \
-- \___\/\___\
--
--Device: Spartan 6
--Purpose: Test Bench
--Reference:
--
--Revision History:
-- Rev 1.0 - First created (nicks)
--
------------------------------------------------------------------------------/
--
-- Disclaimer:
--
-- This disclaimer is not a license and does not grant any rights to the materials
-- distributed herewith. Except as otherwise provided in a valid license issued to you
-- by Xilinx, and to the maximum extent permitted by applicable law:
-- (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS,
-- AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
-- INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR
-- FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract
-- or tort, including negligence, or under any other theory of liability) for any loss or damage
-- of any kind or nature related to, arising under or in connection with these materials,
-- including for any direct, or any indirect, special, incidental, or consequential loss
-- or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered
-- as a result of any action brought by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the possibility of the same.
--
-- Critical Applications:
--
-- Xilinx products are not designed or intended to be fail-safe, or for use in any application
-- requiring fail-safe performance, such as life-support or safety devices or systems,
-- Class III medical devices, nuclear facilities, applications related to the deployment of airbags,
-- or any other applications that could lead to death, personal injury, or severe property or
-- environmental damage (individually and collectively, "Critical Applications"). Customer assumes
-- the sole risk and liability of any use of Xilinx products in Critical Applications, subject only
-- to applicable laws and signalulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
--
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all ;
entity tb_top_nto1_ddr is end tb_top_nto1_ddr ;
architecture rtl of tb_top_nto1_ddr is
component top_nto1_ddr_diff_rx is port (
reset : in std_logic ; -- reset (active high)
datain_p, datain_n : in std_logic_vector(7 downto 0) ; -- differential data inputs
clkin_p, clkin_n : in std_logic ; -- differential clock input
dummy_out : out std_logic_vector(63 downto 0) ) ; -- dummy outputs
end component ;
component top_nto1_ddr_diff_tx is port (
reset : in std_logic ; -- reset (active high)
refclkin_p, refclkin_n : in std_logic ; -- frequency generator clock input
dataout_p, dataout_n : out std_logic_vector(7 downto 0) ; -- differential data outputs
clkout_p, clkout_n : out std_logic ) ; -- differential clock output
end component ;
component top_nto1_ddr_se_rx is port (
reset : in std_logic ; -- reset (active high)
datain : in std_logic_vector(7 downto 0) ; -- single ended data inputs
clkin1, clkin2 : in std_logic ; -- TWO single ended clock input
dummy_out : out std_logic_vector(63 downto 0) ) ; -- dummy outputs
end component ;
component top_nto1_ddr_se_tx is port (
reset : in std_logic ; -- reset (active high)
refclkin_p, refclkin_n : in std_logic ; -- frequency generator clock input
dataout : out std_logic_vector(7 downto 0) ; -- single ended data outputs
clkout : out std_logic ) ; -- single ended clock output
end component ;
signal clk : std_logic := '0' ;
signal notclk : std_logic := '1' ;
signal clkout_p : std_logic ;
signal clkout_n : std_logic ;
signal notclkd : std_logic ;
signal reset : std_logic := '1' ;
signal reset2 : std_logic := '1' ;
signal notrxclk : std_logic := '0' ;
signal notframe : std_logic := '0' ;
signal dataout_p : std_logic_vector(7 downto 0) ;
signal dataout_n : std_logic_vector(7 downto 0) ;
signal dataout : std_logic_vector(7 downto 0) ;
signal dummy_out : std_logic_vector(63 downto 0) ;
signal dummy_outa : std_logic_vector(63 downto 0) ;
signal old : std_logic_vector(63 downto 0) ;
signal olda : std_logic_vector(63 downto 0) ;
signal match : std_logic ;
signal matcha : std_logic ;
signal clkin_p : std_logic ;
signal refclk_p : std_logic := '0' ;
signal refclk_n : std_logic ;
signal oldclk : std_logic ;
signal clkout : std_logic ;
begin
clk <= not clk after 4 nS ; -- local clock
refclk_p <= not refclk_p after 1 nS ; -- local clock
reset <= '0' after 150 nS;
reset2 <= '0' after 300 nS;
notclk <= not clk ;
refclk_n <= not refclk_p ;
process (clk) -- Check data
begin
if clk'event and clk = '1' then
old <= dummy_out ;
if dummy_out(63 downto 60) = "0011" and dummy_out(59 downto 0) = old(58 downto 0) & old(59) then
match <= '1' ;
else
match <= '0' ;
end if ;
end if ;
end process ;
diff_tx : top_nto1_ddr_diff_tx port map (
refclkin_p => refclk_p,
refclkin_n => refclk_n,
dataout_p => dataout_p,
dataout_n => dataout_n,
clkout_p => clkout_p,
clkout_n => clkout_n,
reset => reset) ;
diff_rx : top_nto1_ddr_diff_rx port map (
clkin_p => clkout_p,
clkin_n => clkout_n,
datain_p => dataout_p,
datain_n => dataout_n,
reset => reset,
dummy_out => dummy_out) ;
process (clk) -- Check data
begin
if clk'event and clk = '1' then
olda <= dummy_outa ;
if dummy_outa(63 downto 60) = "0011" and dummy_outa(59 downto 0) = olda(58 downto 0) & olda(59) then
matcha <= '1' ;
else
matcha <= '0' ;
end if ;
end if ;
end process ;
se_tx : top_nto1_ddr_se_tx port map (
refclkin_p => refclk_p,
refclkin_n => refclk_n,
dataout => dataout,
clkout => clkout,
reset => reset) ;
se_rx : top_nto1_ddr_se_rx port map (
clkin1 => clkout,
clkin2 => clkout,
datain => dataout,
reset => reset,
dummy_out => dummy_outa) ;
end rtl ;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
P4c4f4+DpXEcCbNsH29ljPUyOYaD2qgHRPS2rECUlI6MF/POIbPwi0ukPbOipzv3+OcSIczc82lC
WvC4dTjl0Q==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dTTbehkQ0Bfut7zsc2fsKSjbee/RvZN65Qf8duPLuYLGBxJYT78xCO86zCaXdWZFdpbLUaX+X0Dv
eSphAYm/3bwI9GKxlH6ncegyREwaytpXnHAT+6JUpJYz3FRgpu6hZ7vHMehGPnqiNnt9+g5jmZpW
G+Yy+e/9HRAcgwwMDrg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gADJIJLfxfh6UUlexVSfqvBB3KvZP9rzsXKknHW5Pqnwkk5o86BHm3lXSP0//hP5VHTqONVoElbZ
dTWZwii87DtVfZlFS9yevMSqt/XZ5VAWSK8b0E0nrQx9hV1naOvHhO4qKIonbtsYzkBDFEf0JBv2
l1Ijt6Guw6lTpZitqeVSj9TcvH8nyAkmJdhHwfVrUDQYqGP1GrNQJ0JxwdKLRS9i3PEYt92iSVdI
jDxXHVYToIF8LcCOK962K39X1Idd1ylJPpqhEalnRqsUmKNZFMBa2Lfd2pbvMpKsjhRrxAul+0Sh
+LHVz1dNwXF3VU7Ut59UB117z4v7z8ZTo8bG+A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
pPjd2w+KsSku46ZF64NqRzX+hz+6XnWgcc17g67ePabPkJnSymMymxZDvF8gwMjPAmXrgUZO8vJU
hIFLkzOmR4E0jLR5KJAHVVPPZS5JmzV/ciT45khISyXMCXO392JqIC//G+n2gUFuiAdxcdmdCMlu
jWZX19iC8dGfSCDcg90=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DGoTeTuFBZLqWrt1nW0a2+5yBJMjimk2Z6oYcUFORGqa373Ri/eRlcvt7WtzAUV1SdiXsSy6/TkN
fQbV9XmsLY0Oz5xQ9FfXGqGX8LC3DwB8Wj8aT7lpGqMrU6wG+a0GITroN5uY9nDHpPOyLTbR97QK
EqLCpcDqZbtYeWfPlrbjPlGqAd+kNYaUrEoFB3Y7UJ4qYrYKsLiNykjRA7EZcXT+AGfxB04t2u1n
25i+34JbjCv4DEKEvXStQLtvRGuaeKvzFShelxScJy7dh6ymx/vP9DIiw/56mWR/Ycee1K935aWE
vlKQW28OVR3twNLyw5hsUS+Cyrtp425lyHS6Xw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 20336)
`protect data_block
J4+L9b0mNQhbiBD3JqBTUmJx8Doxm7ja951hhf8i1ZXyoCA+wPmalvwd8Wk6jZsSujBaZs8fpTZJ
k7cUWz+IAPopYj3qyP7u/914ldh/zxuetkIBc8LXlzAztqY8/ZTVslqs49Ltr4s44rPfQHydGbXH
N3W+J0jY/Sz9W8ZCH6K+9HLO5hT/nS/fT6GY37aGkKGhusleccwAjvh+Fka7B7ReSUb347pbkYEt
JiRUNS7EyguD3VzNwe8zGEtsbpoocO0U/FF4Dh9l90OjVzm4esTt0gJ92g5kNlkwIuDBVHeJHGfn
OcGiPK+NN2XvNvHCuqHVDS3AzMHIgBZUVBr5QA35OVQm6AILqPGcNL2mmEz30iLamnmwRELSz1bl
3MTj94P2xRenYVQhmZBq+KcEu742yK2DhEk4sp8DZG0NbfNL232daTVaSmy8IH/ttUemKE+fC5zE
saxQIxQhy5nFpLf4kqmgDXI2/X56yKTzbZ7LfCz2u0Abhw4/XIbA9rh2LUksfHHXlXzGf5TUV3OB
7GaXx2i48x9hISr1+hH5Zxj9joVmnXu1G1+QYKStGwtJXYvLS30jyQ1yzYWAsXe+H6wBW++bYwhe
vJ321EyJnmRcvrnh8/giRhPsLmNEAhTy+uNcmXj0NlBeXQy1RJtrxrlXXq2+x/U4kntCXXsqsax9
5240ZssCjnsO3ljAY57g6z3fBicIB4LjQ+ZVUkdlzThKwJ0M2/shOhxMGods0wMOzFBfxmUdYZSE
0FX5eCSf9MjlmaDCnqx3sMuitKrs1oehCTeHCxlRpu7deiOHMQ8rXJzb/gijN8Tg+rY3ZnXN7P/J
b2ISSJ3HJ82Yk07ziG7hi60OB05Qd6Kuc1WCkU0d9X80PDfR4WVFKX5XKuPlkBB7ucG1NcNmoIk8
fwtVkIPWoJl2P1XXXmDlPH0c43lMOMk6N8jVmG0QKt3aluqKQgSYS7X7rNUhZ9Ht2SW2QOEYzgic
lDwwSrZFJWRRkLI2ZgSxgkgN7s/V8CcWj70VgGyl7YCigraSgEAB2t6fEOn6Py0l3F9tg8WYCfKq
fhJJifBkCwceB+mFiVraRN68Gw3LFgp1ACS4xHBwN00OlWQkiqHR0Xi3JWQXC6M57KzS9tLOI+6b
EdLSNga9HO4IyGfMrOlypLkdIQGXy6gBjlJStXjdL9J2GAWfJqfXrrcGBkWXUx/jUp7w9xkNDcFD
/VfE8ZcBUQIciV5VwOBUA8QDEJ+uujZRQuxYz4Umz45wPeOLWnyjg8FjlUajPpvEOb7Pr4O9Dxmi
k2GcLyzFNBZ9+1eFAJdOW64Y8Rbk9KZShCAk/ARLB5EXy44NI117qaW8kG8KcuzpOHdu5ChenhuL
mtyoZKPFydYYD4YZ4aoelLTYBrpxF/kU0sp3+O8R1+SOGQhQ81S4NkVpi1YIA505QbFyw2xy19py
XLZGVTGrnreSlFu8yazB/OHz+tcnyjAdQKYr0BBPzYP1PpZ6N3xWHaGGOnzK7Hg2WOafgkol/lkr
0FvE/v8syiYAUJUlrtKQJ8qQw5I9Wo4QzoSMSlW1Q5YyO7jIqmC1r7ZO2B5M5E18eZYXUn05XlkX
3QgRrpfykGZyr7oHjuk0xi9M1DMpmOLyJ1gD4R84xN67w4xvYrr4y4kG7FoZiykYF76JZuLONoOb
pQETtObict6vvOur4Gmjqv+WjQCjbqe5z4gxx7iDHzFUpawpUlJv/602E571MNjbAZC8SfqmFUB6
aU+4CpAmt1OSW7JPdLLiMq1BrHLtR3QCCUWkAnnPK4MJ2y644NKW2+nPvgBICBC4nnyIpyN9gWap
gUaGfUbR7NR0+qq8wB7GjgV/0S1dbZdO+cvpnoNaMStxflA7mTFOT9VeMC+kmtaePpVfNBLO8kfk
FY1VvygwMSOXwHZ5BVwvrtFhK1r+pdMenY9nD4iFpbug10+4N04IOp/AUrjl83qvJeCcnzbEaUYS
avMUHt0nPIjeo53OpKtTDk9eIbzeMEJ1L37yNP5BGOZmt4VABCD2FK3lPSUfMISuVr99KyHJ0aI5
I624H11E5R07hWmedEOMPp8f1dnGxPGBKHx8p30D8MWLcf7u4xuXukVzpI+p6zGHL4VO5svTO6Ct
/dFSQnS5D3bStOKYfOMtqpyikHBgYP16m1sMxTqfhepilVq0WJC+mUpl41hl4kxwEHoJhYHScWaL
sj9q2JkTmZ8J+8oNWYAdp+O5qVAUwltsz2Cr/mmw9fJnkiY7GSM4MMxo65GX+yA3TjheTeEIaT6J
k8L3JyX4WjJw7LQC1BXGwf24KFquXVWx07KkDQ2wCa/l/2uUJaHD0NCizcYm/g3YN2CPLSGnS/h9
NMwGDHoqBKj1+Z5CYjPOqoDtqkicDVhVe75wuv6T8+jNlWKoULpNDp33gxAiLRdveJTUyCCPPqBN
pE/D5RptkMo2fOpKkGEs+IwLYvciQK4RcPfXaixzeEKL/je2FbVR4rNGfCHkFt0G2G0iPDJHFRon
oFxmquWA6zxSMEdo9bGY0DaovNTNGih6V49HDQeAT0io9/R+x6avuJXxpe4fe3QoXtRSIrXvnQl8
cgr++grQQA5tMJTGDxG/budAYJ7WpKbWdjXBSVW+05uBlsx1v4RG5Rl17ixLiTcZAbCFYNPJo+vO
ETIIUXvdLK22Fff9cPsKKBu3wPM98tiy0C4njENpJcPQGd4YGpDU/R78R7oGe7GK9EQSZnwkatLD
aA8zRfWpAzrfP1Xxo13EaM59TTaTqum02KV92rfzip0hiDK/f1PgL2HH8AduEock1Js/D406M9dg
xueXXjOvvVyy94XtjuK6lSgloSHYgtSq5vX6GqrE9ZhQHq+aYJtYqQpnDixU8zXIfdi7AN9VcoRR
5FMIuxpKTUsyYp7/XkmLMNfyYCX58VA3Yd4YKp4MrsF2eIJX7Z0rzfN90udzr2zPORdxOH0KwHhA
AU3sEV0qQOs+Mr/gqHF9+pk5P23NEEL3DWQgdAmDxRDB25z9RLiZQ2JXlcYkwoD2gPCVhMBlMu8b
H/oIYmNEQfMPo4OcQ21pGuJOBzUV05XhbM2UWevfDsGYBJYMnzLVC736QOuQTvCNtOgnoB4Hq4hE
wMo7B9HHDzZRUkxcxhdzujEwIz9QQD9wtgFvcICJut6jB6iPtG5vrNgFyv4OIu6i/1rE0s3AgSYC
3KUmvuPGGUOXy+Eu83VsaADYntxoGs+GsaDcTo+x+HzdCPlNuQJBCJQYlD2Rhz/LhzN3rGubekn4
UqqwkmY9wgV+A0E05JvzYEgNjlNgpDaprKgc885gg3fe+EHH0c0fifCKx2hGYCFa2i7VUA6PBPZi
PWvhiFNJI+CMduEC0kmppaze01TJq0MkHaHLgM8WDUHON4suPEXxKCVS01ZnpJ6h6D9l2hgEalyL
VBFCgAq4A9zeKaN4ZFh9djns/vVAkMQE6EqxMhI3AhZpp//B1xwm94WbtSb38l1ZdkYmoXj4Fd+o
XKVxJpAq/P5NJSTN7NaSME/d8+6IADunvvKu6U5MpS9xB66OrhsyHeWG4/T3gRZhzU0V4stXwFdz
C45zuSeg6InXUDSNrNMv9uci6IqkVKzOZ6BwZYMuAw2flyK6f0g3frYKnoJZtkA3d1tq/opdph9m
Iypdz3v0yl1Yl+16u4DVI1bBUf7AZ6prsMtPug6l/EkyxqbT3IxbVb2RfLebbFVk/xbnVomP9bau
FwIgG8chbAgi3h9PA3w16T7Q/4agdAvwK1WjCfZ3ykKZzOtSnOu5Qpk5T0iHjNl4dlSmlrso8s4R
ygPfOBs+wHkLm9TIzK7jcbrj491ID2GhSfFWMCi+YfwMfgwuPmmUyCLJ6lX090KW6zaVSnJRuLI2
EO5nYCXyP3sdI7dEg3uEfIbnsrBtChybCX/S2rTE/njODg5+GZ5A5gP8TVzaA1tF2w2kJNJp5EqH
TuTrfPX1RxfktrJ4pjjPzXxi5Q9/k5Pjuu8w8u6xhT98UUQupARHnI/uNEaNtLZWnn4HkhwWtl/n
NoT9qoQJrN0wRIKX8IXtayk8eAWNKv+9RrZFAJ9CL9HsM79dpIXDrM4sQcaiLN9InmBZ7thICa3Y
7Wgv4vUh6CCD8MbdSdrUn+FwSBQA6ZQVHMtfOlDjAFVR9Wr089h/Dk2r+pYtMaXlECzZkzKjpNDG
WcZ4AfNsxJYVBn6fjwC8I89o/vnzd2KizAT0nc4hw8jEj8zMem+l7ZNcjr4tEEK2Z7HGUyL1/1BA
pcxUt4O0IihJh1Eu55PqX6xEfsFlZ6MIcfHqJrkVjd1NAs7dHRxIwnZPQV5xHWPcNN2ir4zUSb1n
+5yR+WtTrDi3KXIxoTHsujB9qdeTaAAfBkfyyOZKSUvjvmGUkdTk/R0dFGVabopd/Ab/5TLFiL71
sbZjFSCtoEtVZ46CjmNWHADfhIDe+xTG2Mz7wCLItihIbII1dKyqj5cfhWiOsBizeHTqJTMD+GAB
8UzoVkKboJAvEsFb2RXcKXB4DYZKf/HaOhpWWnnWnGCRjkFv1eQBSAylaNv1oSa/ruIXb7p+evOb
C5AX3b726oC0DMwvn+yAe3pjZRhu+ePDSR4Nod2P8vgynYCm5uNBuQEnKKK4/dJZPZl4pqOKO+LJ
ksEe+7tf1OQuuNJAgmQNH2t8lkr3wHocodZKPxFL/KUnrLS701fdmXaeLPFCGAFDU4RlEPketX23
9H2PzqVzAniS0zmttrEBH4CJDGV8qBxuwycXDzVf/6Kup7scCM654bFdiw6s7aHPPTld0ePfqlK6
M5KGo1wdjvQhzseW+brXLg/mG1idjAcCRTsL6fnY+fZhjQvdqF6iGBjYs654uAb1FruHc1DtKpod
ccv74zAcpsqwSBI9qhqCZnCyPBeloBzorK4trWOd1SmCla4OuvwMXxHDW94xobAdfJy686pZh4w7
uWMb+t3hANhoyoUXJo4N2UirjKl4MYnCq3lVJpsIM11BxVe3Ed+yJkV6IK5Bz4/oTBkFQvHpP3hv
nbxObrMpY+ah5H+sNV/Tv2AhUTtrRzNVlcctVDosnT0UAdXPbwlLKiUKDtP1Zr+UZacsyG75q1Zp
wbfyDBlNdL4E6RzfjJk9SHpQKwv5T7dr2p2KseWolL2G0J4/fDjJzO5aUrM97zfdRQsrgKkxDl5E
ycgxg+POe6n43xR+H97F2x+KwnA9ZcdUU5hSH121zGTRRNPzI7Ck/dVgaiIcSvFLqAP+xxf6bZxz
HVKsqAfy0rqQv4hiXgUidV9t5dbx2xYUnShgJ3TlXYwAUCYDi8SvzG242Two0uj6Uxy8Ooi/jqld
JT0ghuB4U7b6muPliCOsNa1sNv8SB5X1ZlQkKZLKASX1Uj7gRO9L/7/DK0cQ/V1L66KWEKvuDZDG
XKnmdcv/3MkHw10JrVpzRZvvk9Uwt5N+N71oSK23QaEr7U71aF4udEj6ZuQemA0656qZoe74PVGb
GFbcmBRzarKUeE2yjwH0MMbBl4TJfhzmxvilS92LyPbXP+1lpNP29wg6WvQASDXv/BKh9bUHHPN2
RVu05FvX+21z1L167AS7DD2VJRxldq4/HbkZt6BFsn3XZsqdiUo9BTn+g5B6yUvmOm3JvbUZMy/P
HMVaM2axeHqfEJdbOH121OCiVARsVqZK30x0t/WyMe92q6M5AYXVopZ/XmHMvmjNVU5T90TmcZqL
olMBU6yCfm1HfyM35cthGZ1PTUqXWhZkIHCg3hHgHpez7+McGJTe662nwbbG99PG1TdR427f6KSQ
ZC2boZWwJtDAiS6KEPWjJ09M1isxD8umFZDHwyxTJnRPp+sNjv4wsJWQlIW471MnpCY9ZTxM+cyy
Ma37YHyisKMv9iVxedZPlN7pThzwnpXgnwpKUpC0btIY1aaGjTvl2J81dtohkLZtkoYqiS5jpWYU
xBofoHUQsZCphv9jZKwUjHTG35JjjxuChamQi0/RF3dsXVoVDX+aJomMMdhURkyFUgpuZgcXFRdX
qdNaKgMzoqrLAWCQnYlPQ6GafIv4T2/GJWCEz2UxOhbWtTCt/9qXh+nOTMPbskW0pfElwZ4xrjGY
2YCy8OYptIhD9R/UjrHoeyRVmnEmgLIaSG+IWChMCgvZHM7g2Xy8XAMFHEfoUfAG/MNafOZ5KnNc
bpI43RlFVujh+H+AKUv7MOyguVdXN585T/KqyU1FD1fOZjJ7a0X4CeUWS5i1fFTHceJKFuHptbG6
XN3kv2KaYykoqqsIj5sCiI8yYgQJr4yl0uMt0DWNq9WxVI2bHvAhO4RvpEATiZMEhRUURZcYKzZS
IXbE0YC+5vxpQzoNSaxT2fkgrcZzBkoWufhnCc3bm+0EuuD0GO1j/ZijKb1J9+o15LIAr7VgsyLz
uTlbUu65Q0JAXKDGTdSAZJr+LfkB7FcLTdlp5NfvYuRtx7kCUUgz3NYBfSnLfHA9tXiZajYCxRBk
yxJ2KTi2YRMNCUBtKGEfSLq0LpFe7DQxFDVgBwOTeQhySmg0rbOBYPHxyYDRm0lyS6XLljvZYYCG
NShJ366GL4hCb9NB9Hft8ZNAMvhWIOjsgMGc99KQiDCeKBKho0zzHAVwWIdQg50PwaK1bU69MeLH
AclLKgPD/6hD0UHXIqKL8u5E/YUGSn85BQbhaPhhu/DlrGKZBGBwC+PH2raLki47+zcJpzabgnrP
M4m9SYzcNMDvysI/ZTqFEJnNqEE+G3a08U3rn0NQ8hYA0ZRmoMfqiSMO42UUv87p75Q8OktZHMGv
5+XAJs8zU/uLuqLnnhdQDygYnWfhs4TsIziKTf1p0eW3G8R+5hC4C+pl8vFFZZ5VMnQ4Y8qHEQXE
2xAOgCbi2TZisM0zQvue0wXeG/IKpDGHiLoNPcl90tckMyjBGCzKD37aI0FNSCaps8FQRyDF1u/A
IeH6//W+1A6BLce+e77GfmyZ9VZFUKFzW/I8oGRNXA0FAi6KZ1+tlxPveZQn52OrGvdwK55wyLoc
UthxKcqVLcUmSj931W5PoEnrEaZVRzDI6SNNR00L7stDUovxF9/0u96UMT0eB2TVcLMAa4zPEoNT
Q1ABNztR0hbrHmsY6Iqd4iXTL7MUbQuh1YPwCSpn+HUdMggQ0JXQXUuIOtriuWcXqk2RzuP/SIcK
pTheKd/PmKZR0vxA75hLJnjDTRF8BSwNZRgMXVil0N8zYcdTj27CZKJgrrTXD50OwtOmtW2zgCEA
4V9gYxbfkajiQ35+3ZEXjxKzXEe51qpvYjyQRwZtd84ZDA0ylnRSZP+ybHEZ8wRKb3f+GQ72wYdh
q8QIyN5RhGJFcQJJnNby7qcUpls0Lb9snAnK99ZcHgSdaoyqf26lVA6TiypzJVo5YuuAwCXf4/el
5R6yEF9KHjKKuiRtu/uxdxLIoLDAD7vBlbArxnLtTExfUfc5VN88XQK+83Q+2UjbewFOW5GQ5Drq
SL3YuTXzihu/5NyZo2r/CUjJLzbIKG/CxMjwB7D+tbJH8f1UIxQCgwm4e3/2RhQpPcv3kqbSF85a
btlwrDWvGUJ6xpl2NyJ94+cl9rqy/kC1ci+UpjAwpb2XTRs/J1yZAa0sTQswPtVq6wVxpyxvDVdH
6WnG0rwswUPGsN+Z9vjjvgUYT2lP+npPPcN7WoSi/NB/qSOBVHmIF05wuiabeNWpwRX+XQZv1GZA
ZI8Azzp/r2uY8+tuONDZztiQeU6EkP+w8FA3Khlmhg8zbWd0NGN1aOnfQQ0Nf9RYiq0R/PtEfrHY
2RGocPO1pG2lz3+D3oTDl5+QWdiqdawMfpoLYsowhZvKN0Zbe4OZGHMiy0PySAQQ5ljJUoLsBuft
17YyhRWyvhsEL2hVMXNQFLoZ7hEAFHJY0JXUSrquOhjug7y8A+wAv8McpNJN3s9OCgyhH9G4DvjN
Dut6F8YlJYuxTBJI5UsAEfz+ENwKobKMyvNfK/5F5NNtX6O5VBcm9G6q0gHRznZ9QepkXZNYxCY3
2cunKhpq1IS7UW0jnytxo3iqKUarkEsE8bS6EzKcxAz3S5YseSUWM7MRjKESlR4zlVFG5W6jaLO/
p+Od9ZE6GqtS2dqp3NeHpslbemx+wJPDBV499OcPfJpHAz7DDBrR8v6jK7CHQAU+n+c0I8yI4++W
MgDcDsooCtEEQdfqE/o6J6ec1qEaIm6TlPl8a1mbs+hKb7NI+Mp7oTtup5LMceHgBs/7PI9b7ukx
lXt61+byVqYKzviknWD0HkXQOLj9ZpY/KychKrqohP+IC9kgTSWOpfSziPQzJc2QzcQ1r8lBhesa
biL8FbNAedsB66CSW34GRVFZ0ML1DDJdxBGd9ykbw9fnMEf4eR7c1cKoY0GkEAJFCacNeQ+GfqA3
MAQKgBAl22GNU/SHXYqZ6HQjxOxGW0cUFQlTXMxBY87HuL60ry0ItiXAasGjohO8MJ0MNQ72ytwP
fMbzZ+R5+7wKD7wK2kED7eMTbe6jj4N5v57CbTdyFFsmjzjXksd8LpkxsNbAGQ1I2H9lR7IRXL11
IPJx78I9m+OhanLOqcA56HmXjGQ6XOjZ87T9qW/7PhqFUuVl+/ltV8dGRjRXCfb6bIaXK03mr+wE
m057t6pXiRA5esxfdQ/FVPFW8ZuuwYrttqUGv9wnd9fy+xytTIAmg5frsop0DTzQgWQBOpRvlwmn
THheHwCF+Y5iqcu2Fjzg4rqMZPORkYocFzN7osk0gLnmcuYIbQ9ffVwstHMOnB8v3TPvbNB3JsXf
VyQtY3fhIjGKdy9rX2DifJo3pm5ZPpB7or2GUaTa4brLCPoYjioVyPlFTBaVrnChZ26hK3F8q8ro
ZxO2s5xIwPcj9tyHIWXOO0yMtkIR4qyOQdH1Rii7NsyvNYu4wIk6rME5FLC0QX2iJ4EKxx80jp34
vvhCSXC4+ycwi2rET7GhHISxrU8cezoGZ11x6An3KlT+xh3srxvPogH0HXmNLpNC0iT2Vkp5526j
9hKRq7n6rHE7iQwPIzds3lvFvszBd9jl0ZkgcjIQrdTkJorgjfd4UknSlhuHn7wcISQd9AokcwoB
D1+AV1ZokjdhIcXEKzuBgbgg+gN2ZSwjSIP/I2v4oCdR+4UDTPRfikfh+Or8FLFjBYX1F1ZrDanJ
C++9krMVVbhTLnH5CNfuzy6V4IB8+R3PEFqkJQzCfyxQaIvNMyz23uZ+NPzmOmeGaEhVeosyjWkZ
2X9VF/P1JAmcffFedIp9lei/Dr6gGLPqwqRUyP7hRuQ5PXfx1u3q6HbW5oIOv40e+MlxzpYFV0s5
fZBweaXBr151Kc8JAqi9MQCdISllOkKhz0eHhxuN4gy40Mp6es4d+X4rZf+DyoVFHnzCMkuig50s
1rpSIXzlfwsN3UkBgLOiqOt2vjx/QtGLXRvZpDxIV+D5XPcavDNQ1oLxcOwxoxUqUTvmJL0kpYlK
8PJir29A86vhXIrIZb1a40aunXqiw1bcPg0tipbx5nOnE3I+EaXTIugL2EaVvy9WQZLjbN2PFmTx
dRXJflS2NdKQfls+Te4Wahbnm1/DImCq1WPbyQ16dHUEUwq3asE8ZFtWgKZbiClneqQkjBLvRaHr
gDTDT95nSLQ+wsJuY9Lfw79to8wl2R3mI01PLwL+QjY2vqhjQCyipkZYPLNvZ7BXZKBsli1mN51j
3+lyz/CctwH+YKv//K5Qg0BkdwCb1Wl921cVlkvz3jqpdLzEMqOyrmHHb/XgWLbt51M12KDxfeQ7
4SaUGPQLNBPEXN47bbHmlWKBFS3Oe5MzUdVZJaKoDRxSdgV7tFyE0VlEJ6IxWmLNnMirx5cLxwhx
uJ0WTTp+YEbtxp6YPh7T1jd9DaywT2yMQZb8UCUGErCxq9YdNm+mkyab3gvb5cXdRX18BDdY9c1G
EQlxemKMjc/jVgq8rrlkK7S+3U21yFp7Epm5MVZVbGE0LOa+lrTnA3YRWENbxLM2nxeT/XUlTBl0
1C+QDKUqs+3PEJy0PFQETawB5aFZBFZnUE56sPy5T56ljYxSXTV3CVjro5TMmnMbYh5+Ahhd+Zco
piCYzawwXEaRp9GaY03C5brAcbyYDbtYQMzBR0dq+ndH6POvEH+bZWnhriT2gtW3HSPLR1RoLp+1
rYTZrxL1uplQcZShlNLrLMRXAS/7SqOV1snKlFaVSyesvmrtrexVx4VV2p4S7TOXjcyM8Owz5SjL
GkbhZHGOZLEKPXirk8ghbnrZNmQQJInNL8N/xzv140LJ7ibEB1I+8AkJkcgJWdZ4TRfbOjbHUzw8
1X079hhZHPFmaTy4juZVeKrglOaiZPnokOTxggMz7ydUyYH1nBHJlViOAdy/RiSgUDjtX67afBmY
CwiDralKR7wVHtwCvyuwJ8zoSclSHYsuq8aafDYCe4rkApb57+P7gCaMB91mjOWJAC6ZpeYHQcD3
7lrh3byzw4rytZdCTBXKwN5st3IEsVU9JzcHERsG6jTvsYMTY6C4exBkLNS7IX1/hL5yI+zFdIly
giClAs5CiqmK17UGC0Lmg1YuT5Qot6CTLrwF2oOHDF5lwAqaFEVXDZEym3psr8GuwiUBwlyhldEG
ID2anJPkELtknI0JNsVhooLuPriOcD/Y+f0dD0tn6Pe3Qm/8HeFS3Wn7/I340i9yFh6ipzIqIgpR
6jBPqcOEHvKRC9KVLO6JkqAw2cTULM8dZ6nYH7wzxUGytw1pmhvlqsjtg+jePMOxJ/ESnSsDignB
pmntKk8s7cSBOPS7/b1V9bTgSkwr/1dNBDMuciiJExQLyN0fKwvIL2OMGAYiaPRa5wI11JMO7eAx
Ut7lmOqihGBsIK1GgJenpqfAUhk2Bl/kdFEoXgHp5qX70beaNoKaTPkfSwnNutbtPScpLHjhpZ/L
d3bALmiM9+ReEICmXTudzbmTYX0NVPLkdo+XReUT0CVXfu2oYwQjDWiPP9Ed9D5lzbm2Edf0E3iR
KKzdcm1jBqOwEo0aNBJlu+qlvTpdEOLPD6O6swQzuTYKx30PxYwic02OL4qdGoogDGh4EVqKiDT7
FWt1f4cGiBWoN5jF6ApPHavjCzpBDArop+upYqJFhEmbkazlwEI9b7bH4XV3XXcSMFac2wkpZgdS
bi1IJEbo7+49gf1GVaCQfp/hoiCI7hFEOCUkP3Vm/4re6TujjIMypcJvGdj70F3qcXRgWkVJYJpK
zVzD4LCJuDs6qa/9MvtQDoTYRi01uMmhTQXjjteWMGCNXOw/8gw3XBnjAtaJuhy0h+Rfk1syP2B4
FZkVWqQaKxBPN8Toi4nwO5+Qtw7Cwol0rPaqDjY/TSw51BWJWOqFswnXsCaGXRHHn1jUmMSlRCS2
IMe/uLXtfmFoHm1oiyJ75tUn1TWY/JY/JcbjpQd+4IDSF9+/mdcN8f/P7AAWNJCI5ZTWq5Q4Bs4D
4XSUUIu0aXB0rYmN1b5obq6u1sAbVD3BxE16CGyl7wE4CohNQFySnqDTKJQSJuF+/78iDtuwAn2O
9NRTnKgUkPK3QLSP9Oc5pNjPhmeWhX46p6f+3PAAMjD6olX5nzFZQ2yAJIGLgTJ5JDye8SgaxIML
QS9gGvVe+WVJZtuTyV9ZmSfbGdvj9b3XiaSVwIazRnKuul5yrGBNNJEjQs/nxJbyW3yu+OIKVNeV
iuwV/8RJ8+RHgWNVGqowrV2op+Fn73a2PsJCkh2wEvqPjo661M2bWeEF66KpWiGb8w9Ax82yvUix
rR2K42+RW0dtgBVGorPTPmop3uI0QPKQ1lVhNbrA+sGeSrX7kgIbrGpg5uN/JGheL7PvTyuvZrko
BttnLTdAfA8bGTfiLWQ6Taid8qG00fFPiwpCqQMQ79LGCfckYvWnaJnZ8BHF3+OI979RRNWp+L3b
G/1Yc5/4NFvNuh+3fTmii1YeENNskVbJHqad2MHYW+xWLicjy6cZcYaFDuvzpwhNLV7Ya52w8xY5
dmt5sFuGt/ZapNKimiYe3Vg4FrQo5xivOTsXfTK2ZiGX5zPGYeKtVKQRFcFNPPbj2ko93JPwiZiF
i4QAcWuhu6EeIZ0qFRTROEuhjO16F9tu7PXsh6yPPJDweaZv9FOIR2ZYVilMbcLT0cKXP+UUZmOS
sum1SohHF57Y0q9h4CqSJE/kqPARxxMzoq1JLfvbrEkvMfIZi0rNu5Hx2lfa28LYnul56EuAlymz
5p6ECcpGAEXx+97ZoatTIr0pekzv2LoZaobUuKAwycETJdZ5c742bsmZZs35DHqsia1OIy9AY1Rg
wujgClCmJfo9dS7m6rh9/wUfRkPdTMXyPs5YUq/YNcqGCz2YJXYQwOhbJHagoHY4L44Dc3dE8NzB
kNnu7qDpBvZ2KsUU84BSu+utJgqdC2dL8X3KXIxEW9e22bHWfRYB51KPuJEO0U8gXQ5Hy+8cFb/w
7rb+dJ5sL7KbIShkhJp9l+OoaOSROeVSdkEVnEtW6WzRHq71KhOdGDG3Qk0ALrGFhl3k4j9Lc3UU
rSB1xfpeF0ZnHVndrns/FPolE5PzCDR2wNISYzjIIUa99MAguqv8W2/YVg9G/0S9U1A0O+g6XAJG
Rq9Zua4d8wlPGoYYaF+I3EmkrIIXS7e2H8ZWfBdsYRXahYGelLKIo+SP0swH9bdoXrwrP/J6MHzw
C6Z5AYsH120vYHDwT5klw+7kVf2nt0Cc6AAT+xzF+yLnyH+Xl7jvWzmST09IUfImetW0D2s3h5Al
t94JAo8ngeRE8U8AH+LqfEvHoFmVW+Y1ZXjzfEoEYKAYCq9p8IoHmIk0BdYYe3UO32GTFv/xM8G9
b7rBlZ5ksSwD3jVNopehiGrQ2dzF3yrX8oB4rbgDEMtyyxZ0XQExr6O+l1+QcZcHYewnZ8zwplss
qbioaJZrRLyoTHGSVvhtMc9Yt4BWPgnMbWJFKFqZY5CATvY3i80uSHlrehdb3FFhjb70XxmacEwK
3dRYOkthPI05haS7JMY2t3DfQMMhuszB5v3+1AjNjhj1lc4ZiH5u48B34+fal2xlfpyBB9W36geK
fuWuZbE6xwNYK8w+JNthhNC+ETaKR8GDd9fZKn6rZZ21AyXMc6gynuQSSv8zKzhed9hxmzrtrkJj
fEUuofntFRiV+xYwEAetH46vr2B2hRX9n8cE2oGu2bTtQ8lLgaGu4a1jmOtYNv2f8Wy5Vy/c/p8R
wKaiYy6s3AvyB+5TmvEzyP3wOHZhWF/HmpRCMoAYmaNQkq1NzTu3K3eDObqbKEyp06nym1RsyK1Q
2Isq3a5f7AtQQn4hL0nNdC8xz0PyxVkerwH5FyE53QvLF44yNDiM9c8Mvxxlv2nwl/76SVtqhRBG
mul93O+p/SoTEXI980huI81ycgMhtPc84eNt8nJJG+/8AXIsU1u2/Vv9QSnsLMcBzQjNjXw732OP
++l8iYi6T8ZeCVQ4lqnYOHizR++zgTprSD4ILAfJvsJT41MOZdC5t3LaIwn/OasIpBG0o2/ABiDn
SgVSXK1VHZXTPeMA3YtJ9KgCls5fm0e2jSA/agxCF4PpIUP9hSwoN9+sbTxvY5jO4h06L2USAZI4
IdjPa11c+/QliWJU4XH5ByROMa53IMcQo0P+Hoc9q3pbSuMHidz4U9Glwe0bReTlyLqRzkpkl2mr
JzJirKksT6+i6LithfbKf6jGk8HpujRBSJiXGW88ieWlpeEk/4uhDq6ZQ0+SD/3LND6Ddfoe4hbf
I4AeIa4cZbCjTDx0QvtSqNZ9j6uzKDVvCXacm8/IW7Zb1oR4qG7X9lRWjaGMF058Sos8k8M4O6sh
VFBsE7Bf0xPtAj26/1ixl6TAP8Uj8Tg2rg0izA1tA4xvrQAwQZ7m9NJzRi5SzZVZzODqyOTYw9dw
zeGi/MFso5ctg/Z35/jH/4rDBJbcMB6D+ly/d5epNQBiyzxEeyUOZg1JYzZwCyigZjymGobeacrW
GZgI9okGzsYqqTxnC5ZODArBamHbjQw3fXANzcdkHs8O2hEFeUBa483z+Z2ZoXicKgJ8ux9b2ysq
brWBRmRQnJU5MCFNa0v0UZdmgLEWYpSH2Q/LG5PpZb1ejAKGEYUDoa5a1LmBGVXhFTLp9SxbpnpU
mZSwRxuiq9gb9Nu8FnlkskUfM7HotU7nNeKiLA46zno4Z0e96Mrgps4ZTmHxpCVbdft4svUx17j6
grjXTrEfxwMhDFRPGQPaQpBBWOBj+W9RbndigLfQ8C/HsgFITEvoOJpSI5ExJXBaDrL5xja+BeiK
2xk6VS9GqJs3YAoQhaN5ag0TcKg2QYKXhFHa9Xtu423VswVhi0w34jtAwPyNqSZNPbrQPU4Ytnip
OTxmI56BCBCup6FzY5aHn0WQMOqkcFgn0mIEuQ9jgBaI853wqd04DcGXvvtT6DCoB+Ijf77hf20i
uZQNTBFAAeGqkCtRTvBeadrhlCf+jjpEpyT/igKRa0DP6RvRzIpHhnjXYB1PuzE8YCu9fWQQFFR5
UBPNHd78dsn48eDGrtZ4gEYMJ3Apa2CHvbvb8JLUWoos/9GeKktKGbawm+mKsRwPNozruaT3jexW
Ai5Ky75XxDYnQ7woyszVdzCNJFeGCjSHhKbygtay1FouWoRpzNaziu1bBL5Ry2WfEfRlZ9+LSfsL
sWf5qZ6v9zzkGxI2fG9VhKfQJ//oLi/fHBQ3UtUVzxTnvlXtyVdvltU1+VFbUsp2MAY8/8nssF2M
ql38UWitCuBPlux9Hceougv5Eqk/P9pi1X7ZYKyLayT96M1eUg0XU0jQHIucMmPn112ErE9HDWi1
8QdvUsO919xuFnWuzDnSWvb2I6l7fk8/W+8p1wPhyNkIr37MRQ7ksGCd1jZSDPcQOHqygs3KWiEK
pB4jV1xS1PqUFQVImvJMStxD7SKNhb0KtJkEmRA3H0hBLbPjr9u2P5qx0NqAgaDMQ0qY2xLf2h9J
JUHt8EJujOS3c4aXIun6CEFA27aPSdVX3huZdTkAKTTPRrU4nlSTAVU6Sl0B8VTwxqnGjaA64zoS
ODU60MkhED/5z8oIHKgdl+HupGqfqT7QLZBNrCtSMTNH2Gfb+/iJZ0enng27I5GznMe4zb0Q9b37
NLOe1glhO60GFW5AB6bnZAPkFm9DU+XI3pJqltRmUZtth8VLLOCXbsyvzJqeh88P3PNyVpZdUJIg
rpD0j/Q34mWultG4SUTbosPRAtutnLeZCTSsGw83/SkqiJWjUw/4ZuK1ZS9f7AGwSkB9OR2+CGdR
ErOh4IcLGBO3xrj6pIixWM2jzx40JZROrzmdzFunJ4axtJBUpHf3O9HTati2HONywpSQSv0z3oeC
8saWb4+JfeOFzeh6YQByaSoiBt1hDf8tdWwKlb0eyp0jxbuFfHAsUqJagT1CC+x4TK6IE3DEiBxo
NnN92xG7b+zwNbA7jhoERh7e+kRBTar+oZkxos0srxuXI+DFYiWdtMabskg7/mp9UnipKbIi2lJH
FcGG14KJgsbUzaOVxh9AUpKe665Pt0BEvl+Y0BX7CusDuJQX+FpSdwxalByee8jmPUHf8wblfDYX
PL9+5H3kByYVeylvr1Z5q/U+o9WSjAt2PemSIw6bz7/S6Bs+akd+/jC2Yqjl2GEuLe2+UYLMSHJ0
ms+DZ7FR8QmyDXLAnlVdMpWIW+oHyocDhORqsmHS2UUNdXnERZNMTRxwWDiENeJ+gvCfI9Z/xjrl
ovRQP9SFC9whKLrgzULbyDzeDrpITtG+jg1ECBcFzKclTYa4mUv28w+1DrZnMatP9qhk5iZ1g0zP
cBySQQ/QPBaKWqjSoHQNSiJ4xWh/ZOdv0jqgZUEd71E23mCljQ7XK/YMpMP4KkaCOuMjvXNBIt7r
VvQbxDB5dBi9LgQqvVCcDR0Nrh5c+cr7oRBEnAJ6oIclabEzoQr+mtvNneOlipKz2Qu/y6wm/1vE
ha/zAScwyFwVSkGSGikXzncDqXELb0AyVx37F4Zux4VoSFDrHJPmesJpMmXjkGK1e2qBqD7052jd
5boiKNsvIXj0YBgakYDWZ2dokl07bw/Hz9jg+cywDmEloDlgsOUaomOIdwAbuvsCO4W6rFeLlNQW
X1qjVtGyAiQIokrXiALZl3zhuwZYNPq991syukO7npvwLj1pz1baYXrp5t5pvmR19Rfr0ZNGIv6i
P0YoT4culUJs6xejiL2Z2g67vtsAFuEnRPPt7vZsPBPo7tjjuoVQMR3cX+iCUk7X1gn8U96g3Gbn
fYDf6iWtB73Tpj0s+qz+Lah3U96SI2Uo7Y2sZR+18uHy7qh8/73U1kF4h6aWdsV7UvnSuGaQwmFW
U7uvNgD1XKzGJ3CXEBnbq/Ax0hfoGjZ3l8ueZfaAHYykd62u3mNRbGzmUPTYYDsYjWPvk9eQhyP9
WUlhiQuHEcJ+uTJznibLZ5euu0abbeQBl51eD9zXWt6EvTOK6b3bpXp8eB5GtxPAlQkYnlnyljkJ
4ueQVxn9A2hHErS5wmI07EmI3b8WWkWWnID3dH4d381Li6yuiy+3eDoRToflXEB2eIfMpmYsDwNG
+ch8jXq5lVAtOzKjoW1TSwnamaqPii7LqDjNLpmddtv2OLZ4rQxa7af70iuI3K7qnzTqrZFJJvKq
30t3hCP+Y27DaAoxTwaHTqHolZt+UnHmVqdbLUe88FBq50n7GhtLsfm/QxITjxSWtMqJLGpuw8K5
WFgMQMLXeVG/ERvZPtxbvKqoZMG4RD9Lo0J2p+Zk+lRuTGDOlRyPYsQE1Hfo2V17yY99p3NBMY0q
wIrvVsNDo8MEf6qpMuNinyjkHzvceB6PfJ2qwm7gLPLGmXl+nN4dT/wikGgrTutTM7OC014hpwCE
SZWtUoVONEuybN72j0xY4VcZPFY4ob/zzoE7HyUjoqrNozSP8iz3aJoSbKaLjBudGdocGaNXnbBt
uuQy3ObaNexI5C25tlkqjtuN6vMQPYE+IXuEYrqoQdoRR6edFTX4yWzjSXC9IoQDd82rJbfeR2H9
OTLrOhhw6LAqZL602SwM4N0o7iizWNknEXnq463/hU+VD19beOhKsfnTsKFursLnhMvDu54A+r/Z
zJSz1sHR3kRQbewNsSdquN5hNNmNb5aW3awdyVxcYS2c5jrnI5mOLLUqvbASe4lleHn96jSmjCQw
scf8BISJBNBuVHtVJvzIXUznFKxqzRUduS9Q8+D88aUAHeWxw/uNBCu66FrUuMZrx94FbVxEaHcH
KdUZmpaqv6KYD3MDjKZpV+C7qRSzmfA4Loqze7XDq7cIkp0IWk9n29x+TwDRVVhTrXuPp2BBahEq
TX8pYHFWU3v2mERRUFqRVKLcbfHdzZj1f25i1O7HPELh9RJoJG9KkUcBaTnXTqEahas5TkPguJI9
3E6WBEkR1ZinUK4VnDKHEOjCO+djGbSTE452GngrPDpHWCAnY6ZfH8LwWOA42wo91jH/BofkOGUH
jcTWK7oSGbxsHScZcgC7JtrR7kTM9ISec0ZInNAVtgJ+i5B09f8NdnQOpabeq4zI/uGaX2KrJo3e
I7VrLobOqjWVQf3DRdi4QkPLX6BQ0ZgeMHYz0zGMYDWNRaYYddoMFFMRGgLd/hlFJqRf6ZacetQR
oLcj7dI+qy5qAK+KjYO8C9nF3pNFT61Rz6KqfHpBb434PAKZNoWTn4ULfmMNLaCGvGb1Yd2bCqqB
ULZGXxL9cgZHC22mOR0kL7sg1q5p3yekvRD0PnMznTfbDnQS1rxRilzqMdoMr26lTVZADvET3DSJ
oaHKWEAsKDB1AQuKMH712j4TZkJF4Q/XNJiRqk69nTS6awqcA3LDVF2swzd4cWO4U67snk0pJvBO
wmRSvtkYJKVVzLY85DRadz4TZk/1x0/Z+N1NtSAdBjjZC/o0OnrjU8QSS4AA5Kf3tlSj8v6RP4EM
tQvZw9mNJOwNeV3UEIeMSdcCPu+Ynu+2pz8IlMJiRA75jCZgyJ/Uk6mNHkS+0CxGCvDDDVRsGCGH
52yiEdJot2dMhWGbLTgYGDv1PF1enXYCThKXF0zLT2BFFfhqB9Jx6ctxbKs629PXBg22AlOttQE1
CDKilgQLSOfIetTBB626P8DEGZmt0cGqilMCIGwbhezCFTo9IIedQNpYDHdbm46XCR52y+mWqY9k
HU1VJzcTIqMZE1G87Ivq2vGnbwPwSq5t5A8zVEWjlvP24X3PWI1VeJ1bvong7nrYsOLpV5sieg52
F73ZbsOKMI2fA6jWsJwt/yUkTkZ/XAOmMCe4jAgWkbCkXXo5S3dhaZIO9m37/+zLVTAbNJAp9bSw
xawiS0pQglKiadzIIWg7rf8d+ZFksIkm74uwHt8efFwPUypDbwqpr+nY4+TfuN/r/UUiI5oBRRyR
/6wo1scDUYksqwonWDRzXSdGCkzWx20SDXJVm9OrBTevC40olQ4KyToovDHC+H7Kob7VHYW9h9nq
uNhgSDiErfH7UPBf28Z3WKJLASGzo2PfI6Og3gv0zYTf6auO/p268bY1ltWG+dKeruwoUs4IsCd/
EPfiFNxnJL7G9OGarZo+kpYY2J7Gk9R7EAoBNDf0nE8+Ab3N8xSuGvWDVJt0cgA7TgAj2pz3+dIJ
4SPt2V2l++3SQayG1h9ZLII2judKTnGqWg04WyW9gYcg2t3ys803e7ekC6i5xPAJBlM9fp4ph9L4
wXz2m8rPn+WunMwmmThAZcIsIyMqavHmsA4PTwPuWReoSAiJPj8CvghhgMWFHroQKsu1jx0O+EYS
XnZniaZLDiAT7EtejNvFMQg5scgaAinm8/SAsntkqsD/w0fxKlf8yMbAamKvmua/JFb1Zfol5FZW
1qVeq8Xzc7IoQesM5I9fCpxeRzAPMZo8JmGVkDjOZZKl6XwgFRcmWRx1E8rSjWt+F9hQLtCPxvhw
TM63LiWIWJTfYd3pA92J83C6ik4jUBbLli0y9jk7fOKwiKIWLwsNcylCsrHsiw/jxHRtcNKmORgq
xl8QSKwSfPtpv+lTLeDsVhmGWGu8hZmGw3bnzD8tIKDwffrhF7JR7zZruiF2YBnjIwoopKkr3YSn
aMLGP4MD9NGSjMoKETMFsevUd5HNdSOcMBfLRvyLjmZfpgfgBlxn/oBK/2fzx93hYGOUbuk2yjXc
kK1hdPkZRVIcYhNGHXxm2kNZhbxlfLeEhV5SnGHNK1seYrIg9b7ZP6BkI7bH4CKmVHhGkCAa701B
6WlKxT9JIDZCz+O/y73R8VGajw3mcGyjv1fNL+S5rdvr48jUeJ53JjkJwNZYRdSsd/HHw8HIijDm
028QPNUUYm5sJdrK0Zv7e+RnmLkGPggo7YWJrZ0ZnWp08pmYSs6N6fuaGmZifAwlodCIwFCkvoj9
m2VBmTzsnpYmP1hP/N0UIMZm0Yc7IW3YRC2p/CFBqa8Nn2wBlW1iLHX0+K8noZf1HY63n/PFfGUU
tIhiKdyFhWf1KSbrCTMfWCcVUGJyMQBhXPjfT84cthv4WjI/vbQJaiBbvJDK2CLjKgET08HRsmsc
QbZNbSjAl6bidyHnjUd5sVgaLTAwQ0NARwZ66SFME+zLYXl1zIM3XaJVSgxKG1GcW+gXNLrbttjp
XpeCZaPZEZ94aMK4K2By/hXoC55arK7YqjJGYaYxIubQLH+pp2LfNNhnu0EOvbN0sabMN4HKfsYi
bKB1jinkOuemr/6jhXRIv0NwdzTTUJkQMqDkxHBLc+Tm/YKEjMTs92EoR/4QOQtvijEBASRpKK03
1uRY/z1pb9pKPEij9rOgjOZoXQKcN4unrgEc1OfdoujrojncBbHQkGvQ6htzjXBT+qih96kKjAuK
f/6Vd6YUzLno6mpVhV4LiI4WZYyjgPiOWdnzhI5CBzN0K/4b5MB+pBH+ZUrviYcIiAD4ayucqZRt
Rz7yi0R6wDJArcV3PZhcBNxL0nYSmSYYed/HbhvA9KzQTDAnOs+1LtRwYaOGMC2XmkDlEPtIYXR4
RzJYqB7rChbknk7zAheipRVz8N9O6aHvCTvjBBejILttj4Rcpe/W7bPokRrGxPsvtpu+PZVQc9xP
rUU2uaz6CPRbkP8HjkRIyfD46SKBeXBTvhcaoMVgatdc7pMrGRREHKo+n0UoHHFl+bcWjEienobG
Xw17Yg0mUNucdnShBHko41rpLWX6ck1/dXLPB1ZCd2sSMhwnyyZ8g+jePMA4G79pjSa2/Foum3vD
TNWExdKnSltWCTUPeHCqDgCajP+CX1A0s/mfzA2mitG6EcgC+JhrE15gb27fkiUgaeDErU/Ae+QM
4aCDwr86sxPfm3fZ7q41jR4by6WTBsv0Iq4sOy/0rQd9Y4ZFR+IYztp8M3TbLVSqP6kQUWAR5e51
5c4ToXoU6NH93ocu79SeLdqTKfxUaKCLA3YRW8zMGAOQBh7j3TsOmOoVxzigEvsbGLuy1weI4h3P
/uDWXvauxLK1eVUOKNW45az/NlN5y7YvqX16l3XyxyfhMgg2f6W7jWsHy7vSQOBgwREPD22k9RiC
IYm259e6G8Nl00s7dLe9WH/SC4MMBD92ptfj17z3qUqWXykpI30rdRyNcvW/eNlWkINYzujbRWtg
6Zq68nIla55zMlbbawkoy6ybVWtZcVN0KU01XyHEnJvwvJEcqBBeXEXxSKjNF2EnJZBIaDVlVc4C
8Y8l5h87Hl1R8MlVTVx+GPIFwqu/pXTLWJTgqKxVH63BO0Mz0/pXx3zQ4A/aZp5DIPjZMRwaIeU1
ImYq5bi6ShI5jhOCBUsv5i1++lhlV9ePbxdowy4C11m1JwsRtkF1BjcWBzOkFHdTtDcnxxpen7q9
dYvRPXEA7p40vAh6rhg1lEHmoXIn+Quh5x8EhvMAK245+8ihvKYtDHq/ouHNkPfrAHje0DJUhDRt
QldL2GO+lIEcEP8eCBR5f5Re7jRtHwz0/wS8Mu0djAfH0QJaxTpJIA/vrt2odHggSjf35abz/JYO
OUPoG2OSAydDxT5ims3ZXhhPzk2y6PeQBdrl2ZcHpVFYHcUcR81+5pgXOmK51fkPd44Ztt9do9xd
Sj3jNFskC72uSm/mNYtchfA5T4QLe3Q1ULyVcMHAPjO4cOp0LPJi8wJUbXGwv0brN9ST8UTH/HWn
b8X/rTqm2Ho7h+gOXII1SshMYIhuCXkPJTjxTSFmFXw+G2xS2A0rv7+j8ovObf7jT9zOSHQZCx6m
GtbLPAtuAHl0PAGVLF5TGfWsI9ryaIfRv8M/nZ06rAgmk1IImU58ay1P4R361m9K1190VHgN1vwi
EugLhMSCRheWAgyEzx1xk4NCkWE756bZ2M4anb7VWETvmmFGmmgFILgqVIrxI+Sq+IJxGhR2MNSI
4uhT4Nr8Tj6IR39FWQ6O21jjtCQlyc8DYW3M6YYgTGyLmxggYNzH561ZLamyXGoIbO2DjR5PMMXD
koiVNc7yTNS1Ed2TRo7SVxUNWdDmx9JybZb3OYOOhqouBf2Y5nKyLzIjVeMdWuwXrM8YttvA/lWF
Fyi0/ypU0Xu9ZFN+vO0PkjeJLEKCQYdO/v98IxdLkzERkQTrlWRZHkVWWbXB5VGLu+HSjeRh+wvQ
OsVpy5x1KEiB2s1BLlag6VVGUVtbF3cJceI8W+YygfrZub0IQ1QYyzDc5BxYu6Du9X7uiomGNDeV
WPjPMUPz/hKcHzz9nIlnIYmP4DL0rwIEdKGXj+Trc3zmm4UFt2sTi4vW80ptt9M2qiBNc7HIrg6p
HBvFpdmwDcu9AH+VRQvxPtaesLC4LiFVSIVBqmnvCUz0tWObWIVM8bqol9IUAj8FyzEtYmHx6fFe
N8StBDWjyawBIABnfrviEYn7dwWRY/+zSBg7M1NQKwVIrid/70d13HPhyXRZl8XQGMWKXYJJHNOF
XIxP5oDL3iRpL8UDZHc3bGd7qHGDWtvVkHD5pqdNun1EtnkLGJEffiauy4wuson7YjgCZBuznJzs
80aPb1sOL0zZVVF8lkXJWNWhB2NtqVrZjIrMO5IzhMd8vwyTjEcT2U5wr1mG+v7e+gs+PsCEbFBW
Ulzn7MfDsqfTI5xBmYbrdmwS9e5yBmeU5v1HFbRtr+lEGw/Zf4+bt2xSe3vxXC+dbs0HgO5SIrss
+nPCXI7BQqmn9kN5zsx+V8WaJc28HtHie/edMh/p38nrMmuc6LhCSuA3UluhYj4tjjBaid0DtYc1
oiONGVKmgIRTnvSEBsQtg1VzPYC0b3tzlmHf+tx7sCi/87Js1z2hatTUeiMtZIZTCvKditHm7ewG
TB22jmgg1f58eTyYhO6UD+2a4FNvzJxWuUGuLwslwqss2ScP18G0a5nHyE+FZnWwpQUJZA/ZtU68
dWbqxL2h5uW8g1QZUzNNwIcXtVar5rOcX0vFIvU2xA4olPkV8zCFyS2TcehyTckHPEXkKtnmTrGy
VCX3rr9dv4I0L9Wqz+9HW7cVS/AyDgHAfYCyuGQlmq/cLW9EgjTs7wDmdOoCEnVlUW+smFJ93fb5
JhRtpjUFRASdww8Hg30MXWcD7nPbSS0F3SuF5Rbce4Ehm1Velj/xhQyZx9xCVn+zP0t8XEyPtzxa
+xTV0UKjmoRmjQtKBY6AiJMQPpOqdlhCOY6Ke+5Sb1qLTkFxM1XhdTIiGo6Exj4mftFfK7he0LIQ
KSF6EG8aMZyv/lyQr9wZWLICo4IRx+aUm8y+TBE31GabSMdcqf4kEpacQo1zelLvmNdFL+FHN98B
/4sn3iuWsqOtdr5zL0IcnqBuxl09LMGOJYM/3dn0kQsz91+/Ms9vNnM5Qiw5vcuzRgdZif8o+GoB
tMsvtT0EzOfzZwDRr1kaTUeChDrPHq+WAOBym5b2D4DycslRKZyQ7ta8B1zdW3toQZcXvf6lgvEv
5Lmn6ZtocGiw+sU2TjQWbW0FsX2CGilfhfs34/6c3uV43ZjOmIqg54kk21kL/iEXfVNQp4M5gEIF
WN0+1u/dlEu/jaiCihODO/78PDWS/dFfHJEql3kIUrwiZIR67r9Uxb/AKHgBvvqqxDiFDBjc4Xzs
OjmGC5x744hb/2j/4yYc00WJS4LaCX59RMEzv4HoAFiiS2wSm1DYUKAg4dVDv7xtsIyCl9jBPmmw
rtx9dcC76rLRHTJahl1DcvmgH2k2zq7AmNNSUzJ33HDCMooLnlNyC5TD0EulXO7yaiNgySlfXpJF
4MCiihpf4E/t5NNVAkMvlvVnbZcyBtdE5ode4bgvVzJSmb3ocAowMZ12593yfswaBtUeIruSnqw3
rWl6tL8pbjapmLvVWeDVw4o7PoAuSQiVuiQwL3rhB5tYS3Xka+fAKiHWMfc2nM8leU8Rzp8Bsbyx
saPQNmu0UZ6bXFFd9AvEYtVk1Uv40cYGafwK8IbUtL3KxWQ9TWMhmbEEoRSvw9Q+3P79ZalRfqFb
VImHKQgM3BpVsKFK9KUazx1Gn6aWjfG3lrqtGZvnAz+sFci1SUd6prL8HoAcRuM3iBdgMshmot44
nPyM7U+RagKfR7Fk1Hb0dZhVtUALUv18OLaVQbrU04EbF4dZ1XWo4owaABGfneqiyY67oyCI8R5W
TroSBCrpSr/b1wVZ+jHv33P+ktRzGUHUNnPNMblh15VsVvpzX50fE2OIh/E56a8mdx1Yj9aBJrCy
qh/zruGSGq16JcSm4RLiHy077xar8Vp80BtsWRuSN7iq2aBeaD9sYHfXCeIlqWTBteVYR3+psEww
tZQEzRutycNvuUvFIAeDM3hBfT5y1P2bjbhrvLf9d30+0yVfQVmcaqwsDEeD6D+pE0vnXfxS1/XZ
f/yKZmyJJ/xBwGdsq7Ly4B/IoFSLy5pH+8NlTf73NIlAGcmQwalKheF1UpTll3A860CH3pFi8bxP
MSuUiHU5xbdH3jogYLte7Pr+0gDAkajTU07KJuapzfBXscM29sC4XWNoeotP1C7JWspsejv72o1R
/IG4E2/Lrkn1JOw2j48AcUYKnBkGGeMqXYebHg0jANeXdJr8pUrM744nwKn1QirsAsG55gkj3XcF
slLzd4GrSFtGlIJ41PL2yRxGD/zqqezp+bUhQqh1gZ9ixAUuS8/NkfVw9QzbHg2EPwDMKnNU1Tcw
Q4WXJ/xhDrixoIZVG2gqge5iaWxDZxPDR/eRYewpqrzBVzceVkfYbiVGMVQxRo4/DD7p/BS2gaHa
QhiFF316QXh3QNY9eH0PyDYe9VyK+5+t2FModOayO6OenILaefKPzc5Cg7vHxBnTqq9TQaMfa7Rp
SdAtw2RJ5dUHpJMrkYrNSTUGAWHwNSvRH/4Fw+sp2CHljm/liMEfAuCxcFddPFJXVSJgWslGBYo2
Lus0LsYEQGzbZQU9gDa4lZpVsDe5t+nAE4bEKM7JeWKS2Odn8ClDXh92Ka4gsOls9XYHPLSfNUGo
01qW0CJz/ajkNxK/Qmt6uIDXT7h3M+yWjfJzdUNwlytgJwy/uoXSKa3/3r9awtA58ilVAgFaDNvp
99dTpHz6dBbpp9+MetVVtFwEBuoT8KMMnGP2xghj1qaIwtvv8N662vTmY1JUbGAc1DWl/2iyWmo1
KDcjR+oON96N9JbSUg2A3JNkpRLMZLV/+GpPTib+FkfO4XFd7LbHvEF8Bt0KHKYnP/akA41MG0pV
vNR7Uut8m/YN6mcThn2/bc6laKfClw36WSdO26hWMgSWdSKffgwqz0L2R+auvZumC3SjSj3M6d/o
LfZQQdrkwyKBfglLBkKAu0OOuVN+B05Wzi6i/ln/r1ELr042FYS9a1QGikWaKvEo2tQOjZoTldLU
Npg6zSEBkRfwwVfnLa29shHQW+g+6qI+HpTwF99fkNLLDfxFXk/Nce4BbJ1x44wXm96So7jwSD0k
jy/jxae1ati0I4cslsd2wX96V9ZAnawKrlZ75DSu6MHqSlgwM+4/Fw9mXVTAMli/JkoJv5Wiytje
2NyoHiG9G4bVd+SOSf8WWgb4c2ykSpHvlnqus7Clb9ssbxy+Fc6/csvPoVQ4VuxGSlgrYEeMgdNU
t1aEDcWE12gylnnnag6b4/ggKw6/WMk/wt3bPIiDap2KRHTtGy85nxRHGr3IKbT4LW5WztoKKw04
MMcCO//HBSJk8d3l+3PLKSNEAlGS8PfUzYXTttaLLjVLGXEGfRFCp7k7b2ijAirlEz4AZ6LPiC94
V9ZrMI4HkN/G8JNyC02+Is+8yOdDo3ygnl1x/985c5WF916KohZhbZioSVYlJg1xuYBscBlMmfC6
vquITd2JLnAESkdPqajZxWeqG8bsMh9bHSErCVtMSxNVOreskxGrwzaQgwzOKrpPRf8ZEcJQzFNj
HQ+DkwX036CpNI5Xo7POAFGMlD6b0dgUheIAAWBLHXIOAj0dF6PnS9WfPpa+AsryeaFWbw8Y6ut9
BUey7C4d7q4AHH87e5y5Bsg9uj2xTFl0/e6+HuxG2jY8g+uTLBvm/827W0HXB0s0x26/pPFvJpD8
MLUQbdLnyp0izd212xQ3xQEgsOi6xBrhjZW51AjWdPVby/0++gBrcYh0+/1Z5lc6eXLZt1ze/sPI
HhBR2K9uoycwnhGfePeYwHXgBXZZtfsnihdcg/eETClOpR4gfT/pJ+THhFyBD84LFRla1loWE6cX
cl8O2r6U2X4qtwuofm3csibmoHv1qMtpCm/rqpO74/+hmFHKcudXXBgH64B+KBPoM+3wa/aS0apI
MQj+YONHUpCKacfDJ+e5UzCeu4u6v4I4dQXkryGOBrIOTMrfwSqKdGGcSmgTqKhrCgQuSZ+KZfQJ
6p6YijCFgQUS1F18tpS55Yo7gdcJG5stkXW9kNUZPLdAUgnhGU+8oeK8eQmFeuiIOphi1QWDKrb+
qee8m46sa1dUQrspXJ5FKDxgtvDyX1WAgKPgJZodS3pdPNu0YaKpd56O1U4oedXCDSRX3A2yiSHj
WkTnBHiQDSR7wmw8ruZn4lamQhcccKZA2XOo5X/AgLRTSUsHEm3E7qyFYlQIijPZoWx0HuSTjGdR
iSfpoZQgfMoC9By0xI5KGNx8VWJMDHlJzdy51Nvznf9KiqCFJsjqvhAyuZbGpKTXVzyJUlk6v1iE
rTxOYqwqwGy3fhE4Blt5pGGOMfLfJ6yleWd7tZzlGCX1RPeEytrchWgQOiDWjWvHVAISzvtNXJHl
lUKLHGGWagQMRE4fm8MKmvxwquAAMJPnD9qgtiduo7n27XYBiuZQfun2g2xHNpgX3tOK075F9Ph2
xD/XwykO9G4wyif353eZA/jkeTPmFA4q6CYsCvUYw+eQQT65A8NQKHZh6gtsPL/BqQ+CeAGp3Xgr
vn2A+VOnR09GGSLvWTR7ZcMoxU32gNF3Hq3NcT5YaAG8heZD8O3RzWoj8dKkn+S3p0rgXym3WVd+
1Rcige8aQPMNnYilCyBwL4TH+ViQAs7r1d/qU9ur1Jn+WubmyPMHWihRUE4yT6bXgAEdeMwT/95U
wvzhhH6lYutsccLA/E4Gw9pFwrAIHzXccYPfaYXKUfycCuw87YmjgTpXgNhERlzsC3D8cvQQXquf
NdflFL7GI11X6wi+wnRVEh9stmR4AFVR8KM9bz41HUgaj+UBs3bHvADCPLxnQDY24Q5r0S4jCLeH
0XoGI8MGz1phBNMqLRI8YAguzT9tu4GfN+NSbXg+tQ5tCPXPhqd2V1b+Ba9DtY1mTr2J87iPv6bS
1XtcbtHKszBNeg7DeS+THPFcMLl+nYDVQkX8+hN+6OWGhKt/ZqgpEiS/ZMBcmdW7Vu7mX9bjWdxl
G16+AJghej75JtGH1oOMpSLnIhD7usQa+sa5KZq1q2/oEZVK2/wNxKEr3jPX5xaNMAoDtSnEW0rL
AjhreP2wlbjEbvdLCUmTFHIX3aV+9MJUtR5S9oBlBY5FNv/37r3dIDalT71zpNlTHSpBb++21BSC
nHbrr2cNPMH1zKzyUkV/C7SPRtAlUz1kwDFJdO57s4BLaPVlUQ5L64AgEj/hmjuVhrNtFc9qSrkX
FYANhmyR8RVIg/JuQUfl3GD9aieMIMh1+SMUU5v4Mxd1bIy8WxkNovkwyPeL+58nNq+tItUiUYOw
PVWkK93XcKWdlvi0rYaQzNBNp69nnk6j16jNPuj6d7ZZi6j/x+wlZKO0Ibx36Eslgb+DYL9t70TX
41cuOzVgVQqLMnkSi8fScOrvi0AcEinfKYzUv8Qjg30KEB1tXb1+NnF6CJc=
`protect end_protected
|
architecture rtl of fifo is
begin
process
begin
var1 := '0' when (rd_en = '1') else '1';
var2 := '0' when (rd_en = '1') else '1';
wr_en_a <= force '0' when (rd_en = '1') else '1';
wr_en_b <= force '0' when (rd_en = '1') else '1';
end process;
concurrent_wr_en_a <= '0' when (rd_en = '1') else'1';
concurrent_wr_en_b <= '0' when (rd_en = '1') else '1';
end architecture rtl;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity faultify_top is
generic (
numInj : integer := 56;
numIn : integer := 10;
numOut : integer := 10);
port (
aclk : in std_logic; -- interface clock
arst_n : in std_logic; -- interface reset
clk : in std_logic; -- simulation clock (slow)
clk_x32 : in std_logic; -- prng clock (fast)
-- Write channel
awvalid : in std_logic;
awaddr : in std_logic_vector(31 downto 0);
wvalid : in std_logic;
wdata : in std_logic_vector(31 downto 0);
-- Read channel
arvalid : in std_logic;
araddr : in std_logic_vector(31 downto 0);
rvalid : out std_logic;
rdata : out std_logic_vector(31 downto 0)
);
attribute syn_hier : string;
attribute syn_hier of faultify_top : entity is "hard";
end faultify_top;
architecture behav of faultify_top is
component flag_cdc
port (
clkA : in std_logic;
clkB : in std_logic;
FlagIn_clkA : in std_logic;
FlagOut_clkB : out std_logic;
rst_n : in std_logic);
end component;
component faultify_simulator
generic (
numInj : integer;
numIn : integer;
numOut : integer);
port (
clk : in std_logic;
clk_m : in std_logic;
circ_ce : in std_logic;
circ_rst : in std_logic;
test : out std_logic_vector(31 downto 0);
testvector : in std_logic_vector(numIn-1 downto 0);
resultvector_o : out std_logic_vector(numOut-1 downto 0);
resultvector_f : out std_logic_vector(numOut-1 downto 0);
seed_in_en : in std_logic;
seed_in : in std_logic;
prob_in_en : in std_logic;
prob_in : in std_logic;
shift_en : in std_logic;
rst_n : in std_logic);
end component;
component lfsr
generic (
width : integer;
seed : integer);
port (
clk : in std_logic;
rand_out : out std_logic_vector(width-1 downto 0));
end component;
type vector is array (0 to numOut-1) of std_logic_vector(31 downto 0);
signal errorSum : vector;
signal errorSumReg : vector;
signal errorSumReg_cdc_0 : vector;
signal errorSumReg_cdc_1 : vector;
signal errorVec : std_logic_vector(numOut-1 downto 0);
signal cnt : integer;
signal cnt_cdc_0 : integer;
signal cnt_cdc_1 : integer;
-- Asymmetric ram larger than 36 bit not supported in synplify I-2013
--type seed_ram_matr is array (0 to numInj-1) of std_logic_vector(63 downto 0);
--signal seed_ram : seed_ram_matr;
-- workaround 2 32-bit rams
type seed_ram_matr is array (0 to numInj-1) of std_logic_vector(31 downto 0);
signal seed_ram_low : seed_ram_matr;
signal seed_ram_high : seed_ram_matr;
--subtype seed_ram_matr_word_t is std_logic_vector(63 downto 0);
--type seed_ram_matr_memory_t is array (0 to numInj-1) of seed_ram_matr_word_t;
--signal seed_ram : seed_ram_matr_memory_t;
type prob_ram_matr is array (0 to numInj-1) of std_logic_vector(31 downto 0);
signal prob_ram : prob_ram_matr;
type reg_type is record
control : std_logic_vector(31 downto 0);
status : std_logic_vector(31 downto 0);
pe_location : std_logic_vector(31 downto 0);
pe_seed_low : std_logic_vector(31 downto 0);
pe_seed_high : std_logic_vector(31 downto 0);
pe_probability : std_logic_vector(31 downto 0);
output : std_logic_vector(31 downto 0);
ovalid : std_logic;
simtime : std_logic_vector(31 downto 0);
sel_soe : std_logic_vector(31 downto 0);
adr_soe : std_logic_vector(31 downto 0);
awaddr : std_logic_vector(31 downto 0);
test : std_logic_vector(31 downto 0);
circreset : std_logic_vector(31 downto 0);
cnt_tmp : std_logic_vector(31 downto 0);
sumoferrors : vector;
end record;
signal busy_loading : std_logic;
signal busy_simulating : std_logic;
signal busy_loading_reg : std_logic_vector(1 downto 0);
signal busy_simulating_reg : std_logic_vector(1 downto 0);
signal sim_done : std_logic;
signal r : reg_type;
type load_fsm_states is (IDLE, LOADSEED, LOADPROB);
signal l_state : load_fsm_states;
type sim_states is (IDLE, DELAY_Z, DELAY, SIMULATION, DELAY2, DELAY3, DELAY4, FREE_SIMULATION);
signal s_state : sim_states;
signal testvector : std_logic_vector(numIn-1 downto 0);
signal resultvector_o : std_logic_vector(numOut-1 downto 0);
signal resultvector_f : std_logic_vector(numOut-1 downto 0);
signal seed_in_en : std_logic;
signal seed_in : std_logic;
signal prob_in_en : std_logic;
signal prob_in : std_logic;
signal shift_en : std_logic;
signal shift_en_l : std_logic;
signal shift_en_s : std_logic;
signal load_seed_prob : std_logic;
signal start_simulation : std_logic;
signal start_free_simulation : std_logic;
signal stop_simulation : std_logic;
signal circ_ce, circ_rst, circ_rst_sim : std_logic;
signal tvec : std_logic_vector(127 downto 0);
signal test : std_logic_vector(31 downto 0);
signal rst_cdc, rst_cdc_n : std_logic;
type tb_state_defs is (IDLE, DATA, WAITING);
signal tb_state : tb_state_defs;
begin -- behav
-----------------------------------------------------------------------------
-- PRNG shifting
-----------------------------------------------------------------------------
shift_en <= shift_en_l or shift_en_s;
-----------------------------------------------------------------------------
-- Testvector
-----------------------------------------------------------------------------
--testvector <= (others => '0');
lfsr_1 : lfsr
generic map (
width => 128,
seed => 3498327)
port map (
clk => clk,
rand_out => tvec);
testvector(63 downto 0) <= tvec(63 downto 0);
testvector(66 downto 64) <= "010";
testvector(68 downto 67) <= "00";
--testvector(69) <= tvec(64);
process (clk, circ_rst_sim) is
begin -- process
if circ_rst_sim = '1' then -- asynchronous reset (active low)
testvector(69) <= '0';
tb_state <= IDLE;
elsif clk'event and clk = '1' then -- rising clock edge
case tb_state is
when IDLE =>
tb_state <= DATA;
testvector(69) <= '1';
when DATA =>
tb_state <= WAITING;
testvector(69) <= '0';
when WAITING =>
if resultvector_o(32) = '1' then
tb_state <= DATA;
testvector(69) <= '1';
end if;
end case;
end if;
end process;
-----------------------------------------------------------------------------
-- Simulator
-----------------------------------------------------------------------------
circ_rst <= circ_rst_sim when r.circreset(0) = '1' else '0';
faultify_simulator_1 : faultify_simulator
generic map (
numInj => numInj,
numIn => numIn,
numOut => numOut)
port map (
clk => clk_x32,
clk_m => clk,
circ_ce => circ_ce,
circ_rst => circ_rst,
test => test,
testvector => testvector,
resultvector_o => resultvector_o,
resultvector_f => resultvector_f,
seed_in_en => seed_in_en,
seed_in => seed_in,
prob_in_en => prob_in_en,
prob_in => prob_in,
shift_en => shift_en,
rst_n => arst_n);
-------------------------------------------------------------------------------
-- One Process Flow
-------------------------------------------------------------------------------
register_process : process (aclk, arst_n)
variable write_addr : std_logic_vector(31 downto 0);
begin -- process register_process
if arst_n = '0' then -- asynchronous reset (active low)
r.control <= (others => '0');
r.status <= (others => '0');
r.pe_probability <= (others => '0');
r.pe_seed_high <= (others => '0');
r.pe_seed_low <= (others => '0');
r.pe_location <= (others => '0');
r.ovalid <= '0';
r.simtime <= (others => '0');
r.sel_soe <= (others => '0');
r.adr_soe <= (others => '0');
r.sumoferrors <= (others => (others => '0'));
r.output <= (others => '0');
elsif aclk'event and aclk = '1' then -- rising clock edge
r.control <= (others => '0');
if awvalid = '1' then
r.awaddr <= awaddr;
write_addr := awaddr;
end if;
if wvalid = '1' then
if write_addr = x"00000000" then
r.control <= wdata;
elsif write_addr = x"00000001" then
r.pe_location <= wdata;
elsif write_addr = x"00000002" then
r.pe_seed_low <= wdata;
elsif write_addr = x"00000003" then
r.pe_seed_high <= wdata;
elsif write_addr = x"00000004" then
r.pe_probability <= wdata;
elsif write_addr = x"00000005" then
r.cnt_tmp <= std_logic_vector(to_unsigned(cnt_cdc_1, 32));
r.adr_soe <= wdata;
elsif write_addr = x"00000007" then
r.simtime <= wdata;
elsif write_addr = x"00000009" then
r.circreset <= wdata;
end if;
end if;
if arvalid = '1' then
if araddr = x"0000000F" then
r.output <= r.status;
elsif araddr = x"00000001" then
r.output <= r.pe_location;
elsif araddr = x"00000002" then
r.output <= r.pe_seed_low;
elsif araddr = x"00000003" then
r.output <= r.pe_seed_high;
elsif araddr = x"00000004" then
r.output <= r.pe_probability;
elsif araddr = x"00000006" then
r.output <= r.sel_soe;
elsif araddr = x"00000008" then
r.output <= r.test;
elsif araddr = x"0000000A" then
r.output <= r.cnt_tmp;
end if;
r.ovalid <= '1';
else
r.ovalid <= '0';
end if;
if busy_loading_reg(1) = '1' then
r.status(0) <= '1';
else
r.status(0) <= '0';
end if;
if busy_simulating_reg(1) = '1' then
r.status(1) <= '1';
else
r.status(1) <= '0';
end if;
r.sel_soe <= r.sumoferrors(to_integer(unsigned(r.adr_soe)));
rdata <= r.output;
rvalid <= r.ovalid;
r.sumoferrors <= errorSumReg_cdc_1;
r.test <= errorSum(0);
end if;
end process register_process;
-----------------------------------------------------------------------------
-- simple clock domain crossing
-----------------------------------------------------------------------------
process (aclk, arst_n)
begin -- process
if arst_n = '0' then -- asynchronous reset (active low)
busy_simulating_reg <= (others => '0');
busy_loading_reg <= (others => '0');
elsif aclk'event and aclk = '1' then -- rising clock edge
busy_simulating_reg(0) <= busy_simulating;
busy_loading_reg(0) <= busy_loading;
busy_simulating_reg(1) <= busy_simulating_reg(0);
busy_loading_reg(1) <= busy_loading_reg(0);
cnt_cdc_0 <= cnt;
cnt_cdc_1 <= cnt_cdc_0;
errorSumReg_cdc_0 <= errorSumReg;
errorSumReg_cdc_1 <= errorSumReg_cdc_0;
end if;
end process;
-------------------------------------------------------------------------------
-- Store seeed/prob
-------------------------------------------------------------------------------
store_seed : process (aclk, arst_n)
begin -- process store_seed
if arst_n = '0' then -- asynchronous reset (active low)
elsif aclk'event and aclk = '1' then -- rising clock edge
if r.control(0) = '1' then
-- Synplify bug workaround
--seed_ram(to_integer(unsigned(r.pe_location))) <= r.pe_seed_high & r.pe_seed_low;
seed_ram_low(to_integer(unsigned(r.pe_location))) <= r.pe_seed_low;
seed_ram_high(to_integer(unsigned(r.pe_location))) <= r.pe_seed_high;
prob_ram(to_integer(unsigned(r.pe_location))) <= r.pe_probability;
end if;
end if;
end process store_seed;
-----------------------------------------------------------------------------
-- Seed/prob loading FSM
-----------------------------------------------------------------------------
--flag_cdc_1 : flag_cdc
-- port map (
-- clkA => aclk,
-- clkB => clk_x32,
-- FlagIn_clkA => r.control(1),
-- FlagOut_clkB => load_seed_prob,
-- rst_n => arst_n);
load_seed_prob <= r.control(1);
seed_prob_loading : process (clk_x32, arst_n)
variable cnt_seed : integer range 0 to 64;
variable cnt_inj : integer range 0 to numInj;
variable cnt_prob : integer range 0 to 32;
begin -- process seed_prob_loading
if arst_n = '0' then -- asynchronous reset (active low)
l_state <= IDLE;
seed_in <= '0';
seed_in_en <= '0';
prob_in <= '0';
prob_in_en <= '0';
shift_en_l <= '0';
busy_loading <= '0';
elsif clk_x32'event and clk_x32 = '1' then -- rising clock edge
case l_state is
when IDLE =>
cnt_seed := 0;
cnt_inj := 0;
cnt_prob := 0;
busy_loading <= '0';
seed_in_en <= '0';
prob_in_en <= '0';
shift_en_l <= '0';
if load_seed_prob = '1' then
busy_loading <= '1';
l_state <= LOADSEED;
end if;
when LOADSEED =>
if cnt_seed < 64 then
shift_en_l <= '1';
seed_in_en <= '1';
-- not working in synplify I-2013
--seed_in <= seed_ram(cnt_inj)(cnt_seed);
--
if cnt_seed < 32 then
seed_in <= seed_ram_low(cnt_inj)(cnt_seed);
else
seed_in <= seed_ram_high(cnt_inj)(cnt_seed-32);
end if;
cnt_seed := cnt_seed + 1;
end if;
if cnt_seed = 64 then
cnt_seed := 0;
cnt_inj := cnt_inj + 1;
end if;
if cnt_inj = numInj then
l_state <= LOADPROB;
--seed_in_en <= '0';
cnt_inj := 0;
end if;
when LOADPROB =>
seed_in_en <= '0';
if cnt_prob < 32 then
prob_in_en <= '1';
prob_in <= prob_ram(cnt_inj)(cnt_prob);
cnt_prob := cnt_prob + 1;
end if;
if cnt_prob = 32 then
cnt_prob := 0;
cnt_inj := cnt_inj + 1;
end if;
if cnt_inj = numInj then
l_state <= IDLE;
cnt_inj := 0;
--prob_in_en <= '0';
end if;
end case;
end if;
end process seed_prob_loading;
-----------------------------------------------------------------------------
-- Simulation FSM
-----------------------------------------------------------------------------
flag_cdc_2 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(2),
FlagOut_clkB => start_simulation,
rst_n => arst_n);
flag_cdc_3 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(3),
FlagOut_clkB => start_free_simulation,
rst_n => arst_n);
flag_cdc_4 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(4),
FlagOut_clkB => stop_simulation,
rst_n => arst_n);
rst_cdc_5 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => not arst_n,
FlagOut_clkB => rst_cdc,
rst_n => '1');
rst_cdc_n <= not rst_cdc;
process (clk, rst_cdc_n)
variable simtime : integer;
variable cnt_delay : integer range 0 to 9;
begin -- process
if clk'event and clk = '1' then -- rising clock edge
if rst_cdc_n = '0' then -- asynchronous reset (active low)
s_state <= IDLE;
errorVec <= (others => '0');
errorSum <= (others => (others => '0'));
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
busy_simulating <= '0';
sim_done <= '0';
errorSumReg <= (others => (others => '0'));
else
case s_state is
when IDLE =>
sim_done <= '0';
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
errorVec <= (others => '0');
--errorSum <= errorSum;
errorSum <= (others => (others => '0'));
--cnt <= 0;
busy_simulating <= '0';
cnt_delay := 0;
if start_simulation = '1' then
cnt <= 0;
busy_simulating <= '1';
errorSum <= (others => (others => '0'));
errorSumReg <= (others => (others => '0'));
simtime := to_integer(unsigned(r.simtime));
s_state <= DELAY_Z;
circ_ce <= '1';
circ_rst_sim <= '0';
shift_en_s <= '1';
end if;
if start_free_simulation = '1' then
cnt <= 0;
busy_simulating <= '1';
errorSum <= (others => (others => '0'));
errorSumReg <= (others => (others => '0'));
s_state <= FREE_SIMULATION;
circ_ce <= '1';
circ_rst_sim <= '0';
shift_en_s <= '1';
end if;
when DELAY_z =>
cnt_delay := cnt_delay + 1;
if cnt_delay = 9 then
s_state <= DELAY;
end if;
when DELAY =>
s_state <= SIMULATION;
errorVec <= (others => '0');
errorSum <= (others => (others => '0'));
when SIMULATION =>
circ_rst_sim <= '0';
shift_en_s <= '1';
-- collect errors
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
--
errorSumReg <= errorSum;
if cnt = simtime-1 then
s_state <= DELAY2;
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
end if;
cnt <= cnt +1;
when DELAY2 =>
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
s_state <= DELAY3;
when DELAY3 =>
s_state <= DELAY4;
errorSumReg <= errorSum;
errorSum <= (others => (others => '0'));
when DELAY4 =>
s_state <= IDLE;
sim_done <= '1';
when FREE_SIMULATION =>
circ_rst_sim <= '0';
shift_en_s <= '1';
-- collect errors
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
--
errorSumReg <= errorSum;
if stop_simulation = '1' then
s_state <= IDLE;
sim_done <= '1';
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
end if;
cnt <= cnt +1;
when others =>
s_state <= IDLE;
end case;
end if;
end if;
end process;
end behav;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity faultify_top is
generic (
numInj : integer := 56;
numIn : integer := 10;
numOut : integer := 10);
port (
aclk : in std_logic; -- interface clock
arst_n : in std_logic; -- interface reset
clk : in std_logic; -- simulation clock (slow)
clk_x32 : in std_logic; -- prng clock (fast)
-- Write channel
awvalid : in std_logic;
awaddr : in std_logic_vector(31 downto 0);
wvalid : in std_logic;
wdata : in std_logic_vector(31 downto 0);
-- Read channel
arvalid : in std_logic;
araddr : in std_logic_vector(31 downto 0);
rvalid : out std_logic;
rdata : out std_logic_vector(31 downto 0)
);
attribute syn_hier : string;
attribute syn_hier of faultify_top : entity is "hard";
end faultify_top;
architecture behav of faultify_top is
component flag_cdc
port (
clkA : in std_logic;
clkB : in std_logic;
FlagIn_clkA : in std_logic;
FlagOut_clkB : out std_logic;
rst_n : in std_logic);
end component;
component faultify_simulator
generic (
numInj : integer;
numIn : integer;
numOut : integer);
port (
clk : in std_logic;
clk_m : in std_logic;
circ_ce : in std_logic;
circ_rst : in std_logic;
test : out std_logic_vector(31 downto 0);
testvector : in std_logic_vector(numIn-1 downto 0);
resultvector_o : out std_logic_vector(numOut-1 downto 0);
resultvector_f : out std_logic_vector(numOut-1 downto 0);
seed_in_en : in std_logic;
seed_in : in std_logic;
prob_in_en : in std_logic;
prob_in : in std_logic;
shift_en : in std_logic;
rst_n : in std_logic);
end component;
component lfsr
generic (
width : integer;
seed : integer);
port (
clk : in std_logic;
rand_out : out std_logic_vector(width-1 downto 0));
end component;
type vector is array (0 to numOut-1) of std_logic_vector(31 downto 0);
signal errorSum : vector;
signal errorSumReg : vector;
signal errorSumReg_cdc_0 : vector;
signal errorSumReg_cdc_1 : vector;
signal errorVec : std_logic_vector(numOut-1 downto 0);
signal cnt : integer;
signal cnt_cdc_0 : integer;
signal cnt_cdc_1 : integer;
-- Asymmetric ram larger than 36 bit not supported in synplify I-2013
--type seed_ram_matr is array (0 to numInj-1) of std_logic_vector(63 downto 0);
--signal seed_ram : seed_ram_matr;
-- workaround 2 32-bit rams
type seed_ram_matr is array (0 to numInj-1) of std_logic_vector(31 downto 0);
signal seed_ram_low : seed_ram_matr;
signal seed_ram_high : seed_ram_matr;
--subtype seed_ram_matr_word_t is std_logic_vector(63 downto 0);
--type seed_ram_matr_memory_t is array (0 to numInj-1) of seed_ram_matr_word_t;
--signal seed_ram : seed_ram_matr_memory_t;
type prob_ram_matr is array (0 to numInj-1) of std_logic_vector(31 downto 0);
signal prob_ram : prob_ram_matr;
type reg_type is record
control : std_logic_vector(31 downto 0);
status : std_logic_vector(31 downto 0);
pe_location : std_logic_vector(31 downto 0);
pe_seed_low : std_logic_vector(31 downto 0);
pe_seed_high : std_logic_vector(31 downto 0);
pe_probability : std_logic_vector(31 downto 0);
output : std_logic_vector(31 downto 0);
ovalid : std_logic;
simtime : std_logic_vector(31 downto 0);
sel_soe : std_logic_vector(31 downto 0);
adr_soe : std_logic_vector(31 downto 0);
awaddr : std_logic_vector(31 downto 0);
test : std_logic_vector(31 downto 0);
circreset : std_logic_vector(31 downto 0);
cnt_tmp : std_logic_vector(31 downto 0);
sumoferrors : vector;
end record;
signal busy_loading : std_logic;
signal busy_simulating : std_logic;
signal busy_loading_reg : std_logic_vector(1 downto 0);
signal busy_simulating_reg : std_logic_vector(1 downto 0);
signal sim_done : std_logic;
signal r : reg_type;
type load_fsm_states is (IDLE, LOADSEED, LOADPROB);
signal l_state : load_fsm_states;
type sim_states is (IDLE, DELAY_Z, DELAY, SIMULATION, DELAY2, DELAY3, DELAY4, FREE_SIMULATION);
signal s_state : sim_states;
signal testvector : std_logic_vector(numIn-1 downto 0);
signal resultvector_o : std_logic_vector(numOut-1 downto 0);
signal resultvector_f : std_logic_vector(numOut-1 downto 0);
signal seed_in_en : std_logic;
signal seed_in : std_logic;
signal prob_in_en : std_logic;
signal prob_in : std_logic;
signal shift_en : std_logic;
signal shift_en_l : std_logic;
signal shift_en_s : std_logic;
signal load_seed_prob : std_logic;
signal start_simulation : std_logic;
signal start_free_simulation : std_logic;
signal stop_simulation : std_logic;
signal circ_ce, circ_rst, circ_rst_sim : std_logic;
signal tvec : std_logic_vector(127 downto 0);
signal test : std_logic_vector(31 downto 0);
signal rst_cdc, rst_cdc_n : std_logic;
type tb_state_defs is (IDLE, DATA, WAITING);
signal tb_state : tb_state_defs;
begin -- behav
-----------------------------------------------------------------------------
-- PRNG shifting
-----------------------------------------------------------------------------
shift_en <= shift_en_l or shift_en_s;
-----------------------------------------------------------------------------
-- Testvector
-----------------------------------------------------------------------------
--testvector <= (others => '0');
lfsr_1 : lfsr
generic map (
width => 128,
seed => 3498327)
port map (
clk => clk,
rand_out => tvec);
testvector(63 downto 0) <= tvec(63 downto 0);
testvector(66 downto 64) <= "010";
testvector(68 downto 67) <= "00";
--testvector(69) <= tvec(64);
process (clk, circ_rst_sim) is
begin -- process
if circ_rst_sim = '1' then -- asynchronous reset (active low)
testvector(69) <= '0';
tb_state <= IDLE;
elsif clk'event and clk = '1' then -- rising clock edge
case tb_state is
when IDLE =>
tb_state <= DATA;
testvector(69) <= '1';
when DATA =>
tb_state <= WAITING;
testvector(69) <= '0';
when WAITING =>
if resultvector_o(32) = '1' then
tb_state <= DATA;
testvector(69) <= '1';
end if;
end case;
end if;
end process;
-----------------------------------------------------------------------------
-- Simulator
-----------------------------------------------------------------------------
circ_rst <= circ_rst_sim when r.circreset(0) = '1' else '0';
faultify_simulator_1 : faultify_simulator
generic map (
numInj => numInj,
numIn => numIn,
numOut => numOut)
port map (
clk => clk_x32,
clk_m => clk,
circ_ce => circ_ce,
circ_rst => circ_rst,
test => test,
testvector => testvector,
resultvector_o => resultvector_o,
resultvector_f => resultvector_f,
seed_in_en => seed_in_en,
seed_in => seed_in,
prob_in_en => prob_in_en,
prob_in => prob_in,
shift_en => shift_en,
rst_n => arst_n);
-------------------------------------------------------------------------------
-- One Process Flow
-------------------------------------------------------------------------------
register_process : process (aclk, arst_n)
variable write_addr : std_logic_vector(31 downto 0);
begin -- process register_process
if arst_n = '0' then -- asynchronous reset (active low)
r.control <= (others => '0');
r.status <= (others => '0');
r.pe_probability <= (others => '0');
r.pe_seed_high <= (others => '0');
r.pe_seed_low <= (others => '0');
r.pe_location <= (others => '0');
r.ovalid <= '0';
r.simtime <= (others => '0');
r.sel_soe <= (others => '0');
r.adr_soe <= (others => '0');
r.sumoferrors <= (others => (others => '0'));
r.output <= (others => '0');
elsif aclk'event and aclk = '1' then -- rising clock edge
r.control <= (others => '0');
if awvalid = '1' then
r.awaddr <= awaddr;
write_addr := awaddr;
end if;
if wvalid = '1' then
if write_addr = x"00000000" then
r.control <= wdata;
elsif write_addr = x"00000001" then
r.pe_location <= wdata;
elsif write_addr = x"00000002" then
r.pe_seed_low <= wdata;
elsif write_addr = x"00000003" then
r.pe_seed_high <= wdata;
elsif write_addr = x"00000004" then
r.pe_probability <= wdata;
elsif write_addr = x"00000005" then
r.cnt_tmp <= std_logic_vector(to_unsigned(cnt_cdc_1, 32));
r.adr_soe <= wdata;
elsif write_addr = x"00000007" then
r.simtime <= wdata;
elsif write_addr = x"00000009" then
r.circreset <= wdata;
end if;
end if;
if arvalid = '1' then
if araddr = x"0000000F" then
r.output <= r.status;
elsif araddr = x"00000001" then
r.output <= r.pe_location;
elsif araddr = x"00000002" then
r.output <= r.pe_seed_low;
elsif araddr = x"00000003" then
r.output <= r.pe_seed_high;
elsif araddr = x"00000004" then
r.output <= r.pe_probability;
elsif araddr = x"00000006" then
r.output <= r.sel_soe;
elsif araddr = x"00000008" then
r.output <= r.test;
elsif araddr = x"0000000A" then
r.output <= r.cnt_tmp;
end if;
r.ovalid <= '1';
else
r.ovalid <= '0';
end if;
if busy_loading_reg(1) = '1' then
r.status(0) <= '1';
else
r.status(0) <= '0';
end if;
if busy_simulating_reg(1) = '1' then
r.status(1) <= '1';
else
r.status(1) <= '0';
end if;
r.sel_soe <= r.sumoferrors(to_integer(unsigned(r.adr_soe)));
rdata <= r.output;
rvalid <= r.ovalid;
r.sumoferrors <= errorSumReg_cdc_1;
r.test <= errorSum(0);
end if;
end process register_process;
-----------------------------------------------------------------------------
-- simple clock domain crossing
-----------------------------------------------------------------------------
process (aclk, arst_n)
begin -- process
if arst_n = '0' then -- asynchronous reset (active low)
busy_simulating_reg <= (others => '0');
busy_loading_reg <= (others => '0');
elsif aclk'event and aclk = '1' then -- rising clock edge
busy_simulating_reg(0) <= busy_simulating;
busy_loading_reg(0) <= busy_loading;
busy_simulating_reg(1) <= busy_simulating_reg(0);
busy_loading_reg(1) <= busy_loading_reg(0);
cnt_cdc_0 <= cnt;
cnt_cdc_1 <= cnt_cdc_0;
errorSumReg_cdc_0 <= errorSumReg;
errorSumReg_cdc_1 <= errorSumReg_cdc_0;
end if;
end process;
-------------------------------------------------------------------------------
-- Store seeed/prob
-------------------------------------------------------------------------------
store_seed : process (aclk, arst_n)
begin -- process store_seed
if arst_n = '0' then -- asynchronous reset (active low)
elsif aclk'event and aclk = '1' then -- rising clock edge
if r.control(0) = '1' then
-- Synplify bug workaround
--seed_ram(to_integer(unsigned(r.pe_location))) <= r.pe_seed_high & r.pe_seed_low;
seed_ram_low(to_integer(unsigned(r.pe_location))) <= r.pe_seed_low;
seed_ram_high(to_integer(unsigned(r.pe_location))) <= r.pe_seed_high;
prob_ram(to_integer(unsigned(r.pe_location))) <= r.pe_probability;
end if;
end if;
end process store_seed;
-----------------------------------------------------------------------------
-- Seed/prob loading FSM
-----------------------------------------------------------------------------
--flag_cdc_1 : flag_cdc
-- port map (
-- clkA => aclk,
-- clkB => clk_x32,
-- FlagIn_clkA => r.control(1),
-- FlagOut_clkB => load_seed_prob,
-- rst_n => arst_n);
load_seed_prob <= r.control(1);
seed_prob_loading : process (clk_x32, arst_n)
variable cnt_seed : integer range 0 to 64;
variable cnt_inj : integer range 0 to numInj;
variable cnt_prob : integer range 0 to 32;
begin -- process seed_prob_loading
if arst_n = '0' then -- asynchronous reset (active low)
l_state <= IDLE;
seed_in <= '0';
seed_in_en <= '0';
prob_in <= '0';
prob_in_en <= '0';
shift_en_l <= '0';
busy_loading <= '0';
elsif clk_x32'event and clk_x32 = '1' then -- rising clock edge
case l_state is
when IDLE =>
cnt_seed := 0;
cnt_inj := 0;
cnt_prob := 0;
busy_loading <= '0';
seed_in_en <= '0';
prob_in_en <= '0';
shift_en_l <= '0';
if load_seed_prob = '1' then
busy_loading <= '1';
l_state <= LOADSEED;
end if;
when LOADSEED =>
if cnt_seed < 64 then
shift_en_l <= '1';
seed_in_en <= '1';
-- not working in synplify I-2013
--seed_in <= seed_ram(cnt_inj)(cnt_seed);
--
if cnt_seed < 32 then
seed_in <= seed_ram_low(cnt_inj)(cnt_seed);
else
seed_in <= seed_ram_high(cnt_inj)(cnt_seed-32);
end if;
cnt_seed := cnt_seed + 1;
end if;
if cnt_seed = 64 then
cnt_seed := 0;
cnt_inj := cnt_inj + 1;
end if;
if cnt_inj = numInj then
l_state <= LOADPROB;
--seed_in_en <= '0';
cnt_inj := 0;
end if;
when LOADPROB =>
seed_in_en <= '0';
if cnt_prob < 32 then
prob_in_en <= '1';
prob_in <= prob_ram(cnt_inj)(cnt_prob);
cnt_prob := cnt_prob + 1;
end if;
if cnt_prob = 32 then
cnt_prob := 0;
cnt_inj := cnt_inj + 1;
end if;
if cnt_inj = numInj then
l_state <= IDLE;
cnt_inj := 0;
--prob_in_en <= '0';
end if;
end case;
end if;
end process seed_prob_loading;
-----------------------------------------------------------------------------
-- Simulation FSM
-----------------------------------------------------------------------------
flag_cdc_2 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(2),
FlagOut_clkB => start_simulation,
rst_n => arst_n);
flag_cdc_3 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(3),
FlagOut_clkB => start_free_simulation,
rst_n => arst_n);
flag_cdc_4 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => r.control(4),
FlagOut_clkB => stop_simulation,
rst_n => arst_n);
rst_cdc_5 : flag_cdc
port map (
clkA => aclk,
clkB => clk,
FlagIn_clkA => not arst_n,
FlagOut_clkB => rst_cdc,
rst_n => '1');
rst_cdc_n <= not rst_cdc;
process (clk, rst_cdc_n)
variable simtime : integer;
variable cnt_delay : integer range 0 to 9;
begin -- process
if clk'event and clk = '1' then -- rising clock edge
if rst_cdc_n = '0' then -- asynchronous reset (active low)
s_state <= IDLE;
errorVec <= (others => '0');
errorSum <= (others => (others => '0'));
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
busy_simulating <= '0';
sim_done <= '0';
errorSumReg <= (others => (others => '0'));
else
case s_state is
when IDLE =>
sim_done <= '0';
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
errorVec <= (others => '0');
--errorSum <= errorSum;
errorSum <= (others => (others => '0'));
--cnt <= 0;
busy_simulating <= '0';
cnt_delay := 0;
if start_simulation = '1' then
cnt <= 0;
busy_simulating <= '1';
errorSum <= (others => (others => '0'));
errorSumReg <= (others => (others => '0'));
simtime := to_integer(unsigned(r.simtime));
s_state <= DELAY_Z;
circ_ce <= '1';
circ_rst_sim <= '0';
shift_en_s <= '1';
end if;
if start_free_simulation = '1' then
cnt <= 0;
busy_simulating <= '1';
errorSum <= (others => (others => '0'));
errorSumReg <= (others => (others => '0'));
s_state <= FREE_SIMULATION;
circ_ce <= '1';
circ_rst_sim <= '0';
shift_en_s <= '1';
end if;
when DELAY_z =>
cnt_delay := cnt_delay + 1;
if cnt_delay = 9 then
s_state <= DELAY;
end if;
when DELAY =>
s_state <= SIMULATION;
errorVec <= (others => '0');
errorSum <= (others => (others => '0'));
when SIMULATION =>
circ_rst_sim <= '0';
shift_en_s <= '1';
-- collect errors
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
--
errorSumReg <= errorSum;
if cnt = simtime-1 then
s_state <= DELAY2;
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
end if;
cnt <= cnt +1;
when DELAY2 =>
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
s_state <= DELAY3;
when DELAY3 =>
s_state <= DELAY4;
errorSumReg <= errorSum;
errorSum <= (others => (others => '0'));
when DELAY4 =>
s_state <= IDLE;
sim_done <= '1';
when FREE_SIMULATION =>
circ_rst_sim <= '0';
shift_en_s <= '1';
-- collect errors
if (resultVector_o(32) = '1') then
errorVec <= resultvector_o xor resultvector_f;
else
errorVec <= (others => '0');
end if;
for i in 0 to (numOut-1) loop
if (errorVec(i) = '1') then
errorSum(i) <= std_logic_vector(unsigned(errorSum(i)) + 1);
end if;
end loop;
--
errorSumReg <= errorSum;
if stop_simulation = '1' then
s_state <= IDLE;
sim_done <= '1';
circ_ce <= '0';
circ_rst_sim <= '1';
shift_en_s <= '0';
end if;
cnt <= cnt +1;
when others =>
s_state <= IDLE;
end case;
end if;
end if;
end process;
end behav;
|
library ieee;
use ieee.std_logic_1164.all;
-- somador completo (fulladder)
entity fulladder is
port (a, b, c: in std_logic;
soma, carry: out std_logic);
end fulladder;
architecture fulladder_beh of fulladder is
begin
soma <= (a xor b) xor c;
carry <= b when ((a xor b) = '0')
else c;
end fulladder_beh;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity StackPointer is
port (
DATA : in STD_LOGIC_VECTOR (7 downto 0);
RST : in STD_LOGIC;
LD : in STD_LOGIC;
INCR : in STD_LOGIC;
DECR : in STD_LOGIC;
CLK : in STD_LOGIC;
DOUT : out STD_LOGIC_VECTOR (7 downto 0)
);
end StackPointer;
architecture Stack of StackPointer is
signal SP : STD_LOGIC_VECTOR (7 downto 0) := x"00";
begin
-- Load new value if needed
LOAD : process (CLK, LD, SP, INCR, DECR) begin
if (rising_edge(CLK)) then
if (DECR = '1') then
SP <= SP - 1;
elsif (INCR = '1') then
SP <= SP + 1;
elsif ((LD = '1')) then
SP <= DATA;
end if;
end if;
if (RST = '1') then
SP <= (others => '0');
end if;
end process LOAD;
-- Output resulting stack pointers
DOUT <= SP;
end Stack;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
library work;
use work.i2s_controller;
library work;
use work.axi_streaming_dma_rx_fifo;
use work.axi_streaming_dma_tx_fifo;
use work.pl330_dma_fifo;
use work.axi_ctrlif;
entity axi_i2s_adi is
generic
(
-- ADD USER GENERICS BELOW THIS LINE ---------------
C_SLOT_WIDTH : integer := 24;
C_LRCLK_POL : integer := 0; -- LRCLK Polarity (0 - Falling edge, 1 - Rising edge)
C_BCLK_POL : integer := 0; -- BCLK Polarity (0 - Falling edge, 1 - Rising edge)
-- ADD USER GENERICS ABOVE THIS LINE ---------------
-- DO NOT EDIT BELOW THIS LINE ---------------------
-- Bus protocol parameters, do not add to or delete
C_S_AXI_DATA_WIDTH : integer := 32;
C_S_AXI_ADDR_WIDTH : integer := 32;
C_FAMILY : string := "virtex6";
-- DO NOT EDIT ABOVE THIS LINE ---------------------
C_DMA_TYPE : integer := 0;
C_NUM_CH : integer := 1;
C_HAS_TX : integer := 1;
C_HAS_RX : integer := 1
);
port
(
-- Serial Data interface
DATA_CLK_I : in std_logic;
BCLK_O : out std_logic_vector(C_NUM_CH - 1 downto 0);
LRCLK_O : out std_logic_vector(C_NUM_CH - 1 downto 0);
SDATA_O : out std_logic_vector(C_NUM_CH - 1 downto 0);
SDATA_I : in std_logic_vector(C_NUM_CH - 1 downto 0);
-- AXI Streaming DMA TX interface
S_AXIS_ACLK : in std_logic;
S_AXIS_ARESETN : in std_logic;
S_AXIS_TREADY : out std_logic;
S_AXIS_TDATA : in std_logic_vector(31 downto 0);
S_AXIS_TLAST : in std_logic;
S_AXIS_TVALID : in std_logic;
-- AXI Streaming DMA RX interface
M_AXIS_ACLK : in std_logic;
M_AXIS_TREADY : in std_logic;
M_AXIS_TDATA : out std_logic_vector(31 downto 0);
M_AXIS_TLAST : out std_logic;
M_AXIS_TVALID : out std_logic;
M_AXIS_TKEEP : out std_logic_vector(3 downto 0);
--PL330 DMA TX interface
DMA_REQ_TX_ACLK : in std_logic;
DMA_REQ_TX_RSTN : in std_logic;
DMA_REQ_TX_DAVALID : in std_logic;
DMA_REQ_TX_DATYPE : in std_logic_vector(1 downto 0);
DMA_REQ_TX_DAREADY : out std_logic;
DMA_REQ_TX_DRVALID : out std_logic;
DMA_REQ_TX_DRTYPE : out std_logic_vector(1 downto 0);
DMA_REQ_TX_DRLAST : out std_logic;
DMA_REQ_TX_DRREADY : in std_logic;
-- PL330 DMA RX interface
DMA_REQ_RX_ACLK : in std_logic;
DMA_REQ_RX_RSTN : in std_logic;
DMA_REQ_RX_DAVALID : in std_logic;
DMA_REQ_RX_DATYPE : in std_logic_vector(1 downto 0);
DMA_REQ_RX_DAREADY : out std_logic;
DMA_REQ_RX_DRVALID : out std_logic;
DMA_REQ_RX_DRTYPE : out std_logic_vector(1 downto 0);
DMA_REQ_RX_DRLAST : out std_logic;
DMA_REQ_RX_DRREADY : in std_logic;
-- AXI bus interface
S_AXI_ACLK : in std_logic;
S_AXI_ARESETN : in std_logic;
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_AWVALID : in std_logic;
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
S_AXI_WVALID : in std_logic;
S_AXI_BREADY : in std_logic;
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_ARVALID : in std_logic;
S_AXI_RREADY : in std_logic;
S_AXI_ARREADY : out std_logic;
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_RRESP : out std_logic_vector(1 downto 0);
S_AXI_RVALID : out std_logic;
S_AXI_WREADY : out std_logic;
S_AXI_BRESP : out std_logic_vector(1 downto 0);
S_AXI_BVALID : out std_logic;
S_AXI_AWREADY : out std_logic
);
end entity axi_i2s_adi;
architecture Behavioral of axi_i2s_adi is
------------------------------------------
-- Signals for user logic slave model s/w accessible register example
------------------------------------------
signal i2s_reset : std_logic;
signal tx_fifo_reset : std_logic;
signal tx_enable : Boolean;
signal tx_data : std_logic_vector(C_SLOT_WIDTH - 1 downto 0);
signal tx_ack : std_logic;
signal tx_stb : std_logic;
signal rx_enable : Boolean;
signal rx_fifo_reset : std_logic;
signal rx_data : std_logic_vector(C_SLOT_WIDTH - 1 downto 0);
signal rx_ack : std_logic;
signal rx_stb : std_logic;
signal const_1 : std_logic;
signal bclk_div_rate : natural range 0 to 255;
signal lrclk_div_rate : natural range 0 to 255;
signal period_len : integer range 0 to 65535;
signal I2S_RESET_REG : std_logic_vector(31 downto 0);
signal I2S_CONTROL_REG : std_logic_vector(31 downto 0);
signal I2S_CLK_CONTROL_REG : std_logic_vector(31 downto 0);
signal PERIOD_LEN_REG : std_logic_vector(31 downto 0);
constant FIFO_AWIDTH : integer := integer(ceil(log2(real(C_NUM_CH * 8))));
-- Audio samples FIFO
constant RAM_ADDR_WIDTH : integer := 7;
type RAM_TYPE is array (0 to (2**RAM_ADDR_WIDTH - 1)) of std_logic_vector(31 downto 0);
-- RX FIFO signals
signal audio_fifo_rx : RAM_TYPE;
signal audio_fifo_rx_wr_addr : integer range 0 to 2**RAM_ADDR_WIDTH-1;
signal audio_fifo_rx_rd_addr : integer range 0 to 2**RAM_ADDR_WIDTH-1;
signal tvalid : std_logic := '0';
signal rx_tlast : std_logic;
signal drain_tx_dma : std_logic;
signal rx_sample : std_logic_vector(23 downto 0);
signal wr_data : std_logic_vector(31 downto 0);
signal rd_data : std_logic_vector(31 downto 0);
signal wr_addr : integer range 0 to 11;
signal rd_addr : integer range 0 to 11;
signal wr_stb : std_logic;
signal rd_ack : std_logic;
signal tx_fifo_stb : std_logic;
signal rx_fifo_ack : std_logic;
signal cnt : integer range 0 to 2**16-1;
begin
const_1 <= '1';
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
cnt <= 0;
else
cnt <= (cnt + 1) mod 2**16;
end if;
end if;
end process;
streaming_dma_tx_gen: if C_DMA_TYPE = 0 and C_HAS_TX = 1 generate
tx_fifo : entity axi_streaming_dma_tx_fifo
generic map(
RAM_ADDR_WIDTH => FIFO_AWIDTH,
FIFO_DWIDTH => 24
)
port map(
clk => S_AXI_ACLK,
resetn => S_AXI_ARESETN,
fifo_reset => tx_fifo_reset,
enable => tx_enable,
S_AXIS_ACLK => S_AXIS_ACLK,
S_AXIS_TREADY => S_AXIS_TREADY,
S_AXIS_TDATA => S_AXIS_TDATA(31 downto 8),
S_AXIS_TLAST => S_AXIS_TLAST,
S_AXIS_TVALID => S_AXIS_TVALID,
out_stb => tx_stb,
out_ack => tx_ack,
out_data => tx_data
);
end generate;
no_streaming_dma_tx_gen: if C_DMA_TYPE /= 0 or C_HAS_TX /= 1 generate
S_AXIS_TREADY <= '0';
end generate;
streaming_dma_rx_gen: if C_DMA_TYPE = 0 and C_HAS_RX = 1 generate
rx_fifo : entity axi_streaming_dma_rx_fifo
generic map(
RAM_ADDR_WIDTH => FIFO_AWIDTH,
FIFO_DWIDTH => 24
)
port map(
clk => S_AXI_ACLK,
resetn => S_AXI_ARESETN,
fifo_reset => tx_fifo_reset,
enable => tx_enable,
period_len => period_len,
in_stb => rx_stb,
in_ack => rx_ack,
in_data => rx_data,
M_AXIS_ACLK => M_AXIS_ACLK,
M_AXIS_TREADY => M_AXIS_TREADY,
M_AXIS_TDATA => M_AXIS_TDATA(31 downto 8),
M_AXIS_TLAST => M_AXIS_TLAST,
M_AXIS_TVALID => M_AXIS_TVALID,
M_AXIS_TKEEP => M_AXIS_TKEEP
);
M_AXIS_TDATA(7 downto 0) <= (others => '0');
end generate;
no_streaming_dma_rx_gen: if C_DMA_TYPE /= 0 or C_HAS_RX /= 1 generate
M_AXIS_TDATA <= (others => '0');
M_AXIS_TLAST <= '0';
M_AXIS_TVALID <= '0';
M_AXIS_TKEEP <= (others => '0');
end generate;
pl330_dma_tx_gen: if C_DMA_TYPE = 1 and C_HAS_TX = 1 generate
tx_fifo_stb <= '1' when wr_addr = 11 and wr_stb = '1' else '0';
tx_fifo: entity pl330_dma_fifo
generic map(
RAM_ADDR_WIDTH => FIFO_AWIDTH,
FIFO_DWIDTH => 24,
FIFO_DIRECTION => 0
)
port map (
clk => S_AXI_ACLK,
resetn => S_AXI_ARESETN,
fifo_reset => tx_fifo_reset,
enable => tx_enable,
in_data => wr_data(31 downto 8),
in_stb => tx_fifo_stb,
out_ack => tx_ack,
out_stb => tx_stb,
out_data => tx_data,
dclk => DMA_REQ_TX_ACLK,
dresetn => DMA_REQ_TX_RSTN,
davalid => DMA_REQ_TX_DAVALID,
daready => DMA_REQ_TX_DAREADY,
datype => DMA_REQ_TX_DATYPE,
drvalid => DMA_REQ_TX_DRVALID,
drready => DMA_REQ_TX_DRREADY,
drtype => DMA_REQ_TX_DRTYPE,
drlast => DMA_REQ_TX_DRLAST
);
end generate;
no_pl330_dma_tx_gen: if C_DMA_TYPE /= 1 or C_HAS_TX /= 1 generate
DMA_REQ_TX_DAREADY <= '0';
DMA_REQ_TX_DRVALID <= '0';
DMA_REQ_TX_DRTYPE <= (others => '0');
DMA_REQ_TX_DRLAST <= '0';
end generate;
pl330_dma_rx_gen: if C_DMA_TYPE = 1 and C_HAS_RX = 1 generate
rx_fifo_ack <= '1' when rd_addr = 10 and rd_ack = '1' else '0';
rx_fifo: entity pl330_dma_fifo
generic map(
RAM_ADDR_WIDTH => FIFO_AWIDTH,
FIFO_DWIDTH => 24,
FIFO_DIRECTION => 1
)
port map (
clk => S_AXI_ACLK,
resetn => S_AXI_ARESETN,
fifo_reset => rx_fifo_reset,
enable => rx_enable,
in_ack => rx_ack,
in_stb => rx_stb,
in_data => rx_data,
out_data => rx_sample,
out_ack => rx_fifo_ack,
dclk => DMA_REQ_RX_ACLK,
dresetn => DMA_REQ_RX_RSTN,
davalid => DMA_REQ_RX_DAVALID,
daready => DMA_REQ_RX_DAREADY,
datype => DMA_REQ_RX_DATYPE,
drvalid => DMA_REQ_RX_DRVALID,
drready => DMA_REQ_RX_DRREADY,
drtype => DMA_REQ_RX_DRTYPE,
drlast => DMA_REQ_RX_DRLAST
);
end generate;
no_pl330_dma_rx_gen: if C_DMA_TYPE /= 1 or C_HAS_RX /= 1 generate
DMA_REQ_RX_DAREADY <= '0';
DMA_REQ_RX_DRVALID <= '0';
DMA_REQ_RX_DRTYPE <= (others => '0');
DMA_REQ_RX_DRLAST <= '0';
end generate;
ctrl : entity i2s_controller
generic map (
C_SLOT_WIDTH => C_SLOT_WIDTH,
C_BCLK_POL => C_BCLK_POL,
C_LRCLK_POL => C_LRCLK_POL,
C_NUM_CH => C_NUM_CH,
C_HAS_TX => C_HAS_TX,
C_HAS_RX => C_HAS_RX
)
port map (
clk => S_AXI_ACLK,
resetn => S_AXI_ARESETN,
data_clk => DATA_CLK_I,
BCLK_O => BCLK_O,
LRCLK_O => LRCLK_O,
SDATA_O => SDATA_O,
SDATA_I => SDATA_I,
tx_enable => tx_enable,
tx_ack => tx_ack,
tx_stb => tx_stb,
tx_data => tx_data,
rx_enable => rx_enable,
rx_ack => rx_ack,
rx_stb => rx_stb,
rx_data => rx_data,
bclk_div_rate => bclk_div_rate,
lrclk_div_rate => lrclk_div_rate
);
i2s_reset <= I2S_RESET_REG(0);
tx_fifo_reset <= I2S_RESET_REG(1);
rx_fifo_reset <= I2S_RESET_REG(2);
tx_enable <= I2S_CONTROL_REG(0) = '1';
rx_enable <= I2S_CONTROL_REG(1) = '1';
bclk_div_rate <= to_integer(unsigned(I2S_CLK_CONTROL_REG(7 downto 0)));
lrclk_div_rate <= to_integer(unsigned(I2S_CLK_CONTROL_REG(23 downto 16)));
period_len <= to_integer(unsigned(PERIOD_LEN_REG(15 downto 0)));
ctrlif: entity axi_ctrlif
generic map (
C_S_AXI_ADDR_WIDTH => C_S_AXI_ADDR_WIDTH,
C_S_AXI_DATA_WIDTH => C_S_AXI_DATA_WIDTH,
C_NUM_REG => 12
)
port map(
S_AXI_ACLK => S_AXI_ACLK,
S_AXI_ARESETN => S_AXI_ARESETN,
S_AXI_AWADDR => S_AXI_AWADDR,
S_AXI_AWVALID => S_AXI_AWVALID,
S_AXI_WDATA => S_AXI_WDATA,
S_AXI_WSTRB => S_AXI_WSTRB,
S_AXI_WVALID => S_AXI_WVALID,
S_AXI_BREADY => S_AXI_BREADY,
S_AXI_ARADDR => S_AXI_ARADDR,
S_AXI_ARVALID => S_AXI_ARVALID,
S_AXI_RREADY => S_AXI_RREADY,
S_AXI_ARREADY => S_AXI_ARREADY,
S_AXI_RDATA => S_AXI_RDATA,
S_AXI_RRESP => S_AXI_RRESP,
S_AXI_RVALID => S_AXI_RVALID,
S_AXI_WREADY => S_AXI_WREADY,
S_AXI_BRESP => S_AXI_BRESP,
S_AXI_BVALID => S_AXI_BVALID,
S_AXI_AWREADY => S_AXI_AWREADY,
rd_addr => rd_addr,
rd_data => rd_data,
rd_ack => rd_ack,
rd_stb => const_1,
wr_addr => wr_addr,
wr_data => wr_data,
wr_ack => const_1,
wr_stb => wr_stb
);
process(rd_addr, I2S_CONTROL_REG, I2S_CLK_CONTROL_REG, PERIOD_LEN_REG, rx_sample, cnt)
begin
case rd_addr is
when 1 => rd_data <= I2S_CONTROL_REG and x"00000003";
when 2 => rd_data <= I2S_CLK_CONTROL_REG and x"00ff00ff";
when 6 => rd_data <= PERIOD_LEN_REG and x"0000ffff";
when 10 => rd_data <= rx_sample & std_logic_vector(to_unsigned(cnt, 8));
when others => rd_data <= (others => '0');
end case;
end process;
process(S_AXI_ACLK) is
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
I2S_RESET_REG <= (others => '0');
I2S_CONTROL_REG <= (others => '0');
I2S_CLK_CONTROL_REG <= (others => '0');
PERIOD_LEN_REG <= (others => '0');
else
-- Auto-clear the Reset Register bits
I2S_RESET_REG(0) <= '0';
I2S_RESET_REG(1) <= '0';
I2S_RESET_REG(2) <= '0';
if wr_stb = '1' then
case wr_addr is
when 0 => I2S_RESET_REG <= wr_data;
when 1 => I2S_CONTROL_REG <= wr_data;
when 2 => I2S_CLK_CONTROL_REG <= wr_data;
when 6 => PERIOD_LEN_REG <= wr_data;
when others => null;
end case;
end if;
end if;
end if;
end process;
end Behavioral;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 12:00:36 01/16/2014
-- Design Name:
-- Module Name: BoothPartProdGen - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity BoothPartProdGen is
PORT (
bin3: in STD_LOGIC_VECTOR(2 downto 0);
a: in STD_LOGIC_VECTOR(15 downto 0);
product: out STD_LOGIC_VECTOR(16 downto 0)
);
end BoothPartProdGen;
architecture Behavioral of BoothPartProdGen is
constant ONE17: STD_LOGIC_VECTOR(16 downto 0) := "00000000000000001";
begin
PROCESS(bin3, a)
BEGIN
if bin3 = "001" or bin3 = "010" then
product <= "0" & a;
elsif bin3 = "011" then
product <= a & '0';
elsif bin3 = "101" or bin3 = "110" then
product <= std_logic_vector(unsigned(not('0' & a)) + unsigned(ONE17));
elsif bin3 = "100" then
product <= std_logic_vector(unsigned(not(a & '0')) + unsigned(ONE17));
else
product <= (others => '0');
end if;
END PROCESS;
end Behavioral;
|
-- -------------------------------------------------------------
--
-- Generated Configuration for vgca_cpu
--
-- Generated
-- by: wig
-- on: Thu Feb 10 19:03:15 2005
-- cmd: H:/work/eclipse/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: vgca_cpu-struct-conf-c.vhd,v 1.2 2005/04/14 06:53:00 wig Exp $
-- $Date: 2005/04/14 06:53:00 $
-- $Log: vgca_cpu-struct-conf-c.vhd,v $
-- Revision 1.2 2005/04/14 06:53:00 wig
-- Updates: fixed import errors and adjusted I2C parser
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v
-- Id: MixWriter.pm,v 1.49 2005/01/27 08:20:30 wig Exp
--
-- Generator: mix_0.pl Version: Revision: 1.33 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
-- No project specific VHDL libraries/conf
--
-- Start of Generated Configuration vgca_cpu_struct_conf / vgca_cpu
--
configuration vgca_cpu_struct_conf of vgca_cpu is
for struct
-- Generated Configuration
for i_cpu_watch : cpu_watch
use configuration work.cpu_watch_struct_conf;
end for;
end for;
end vgca_cpu_struct_conf;
--
-- End of Generated Configuration vgca_cpu_struct_conf
--
--
--!End of Configuration/ies
-- --------------------------------------------------------------
|
entity FIFO is
port (
I_PORT1 : in integer;
I_PORT2 : in std_logic;
I_PORTA : in t_user2;
I_PORT3 : in std_logic_vector(3 downto 0);
I_PORT4 : in signed(15 downto 0);
I_PORT5 : in unsigned(7 downto 0);
I_PORT6 : in std_ulogic;
I_PORT7 : in t_user1
);
end entity FIFO;
-- Violation below
entity FIFO is
port (
I_PORT1 : in INTEGER;
I_PORT2 : in STD_LOGIC;
I_PORTA : in t_user2;
I_PORT3 : in STD_LOGIC_VECTOR(3 downto 0);
I_PORT4 : in SIGNED(15 downto 0);
I_PORT5 : in UNSIGNED(7 downto 0);
I_PORT6 : in STD_ULOGIC;
I_PORT7 : in t_user1
);
end entity FIFO;
|
-- file: multiplex.vhd
-------------------------------------
-- n bit multiplexer
-- Shauna Rae
-- October 18, 1999
library ieee;
use ieee.std_logic_1164.all;
--define the entity of multiplex
entity multiplex is
generic (data_width : positive := 16);
port(select_line: in std_logic;
in_a, in_b: in std_logic_vector(data_width-1 downto 0);
output : out std_logic_vector(data_width-1 downto 0));
end multiplex;
architecture basic of multiplex is
begin
-- define a process which is dependent on select_line
multiplex_behaviour: process --(select_line)
begin
if select_line = '0' then -- select line zero select in_a
output <= in_a;
-- select line one select in_a as output
else
output <= in_b;
end if;
end process;
end basic; |
architecture RTL of FIFO is
begin
BLOCK_LABEL : block is
begin
a <= b;
end block;
BLOCK_LABEL : block is
begin
a <= b;
end block;
end architecture RTL;
|
----------------------------------------------------------------------------------
--! Company: Weizmann Institute of Science
--! Engineer: juna
--!
--! Create Date: 18/12/2014
--! Module Name: pulse_pdxx_pwxx
----------------------------------------------------------------------------------
--! Use standard library
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--! generates a one clk-pulse pd clkss after trigger rising edge
entity pulse_pdxx_pwxx is
generic (
pd : integer := 0; -- pulse delay in clks
pw : integer := 1 -- pulse width in clks
);
port (
clk : in std_logic;
trigger : in std_logic;
pulseout : out std_logic
);
end pulse_pdxx_pwxx;
architecture Behavioral of pulse_pdxx_pwxx is
------
constant shreg_pd_zeros: std_logic_vector(pd downto 0) := (others => '0');
constant shreg_pw_zeros: std_logic_vector(pw downto 0) := (others => '0');
--
signal shreg_pd: std_logic_vector(pd downto 0) := (others => '0');
signal shreg_pw: std_logic_vector(pw downto 0) := (others => '0');
--
signal on_s : std_logic := '0';
signal pulseout_s_pw_gt1_case_s : std_logic := '0';
signal trigger_1clk_delayed, t0, off_s : std_logic := '0';
------
begin
process (clk)
begin
if rising_edge(clk) then
trigger_1clk_delayed <= trigger;
end if;
end process;
t0 <= trigger and (not trigger_1clk_delayed); -- the first clk of a trigger, one clk pulse
--
----------------------------------------
-- shift register for pulse delay
----------------------------------------
pd0_case: if (pd = 0) generate
on_s <= t0;
end generate pd0_case;
--
--
pd1_case: if (pd = 1) generate
process (clk)
begin
if rising_edge(clk) then
on_s <= t0;
end if;
end process;
end generate pd1_case;
--
--
pd_gt1_case: if (pd > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if t0 = '1' then
shreg_pd <= shreg_pd_zeros(pd-1 downto 0) & '1';
else
shreg_pd <= shreg_pd(pd-1 downto 0) & '0';
end if;
end if;
end process;
--
on_s <= shreg_pd(pd-1);
end generate pd_gt1_case;
----------------------------------------
-- shift register for pulse width
----------------------------------------
pw1_case: if (pw = 1) generate
pulseout <= on_s;
end generate pw1_case;
pw_gt1_case: if (pw > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if on_s = '1' then
shreg_pw <= shreg_pw_zeros(pw-1 downto 0) & '1';
else
shreg_pw <= shreg_pw(pw-1 downto 0) & '0';
end if;
end if;
end process;
--
off_s <= shreg_pw(pw-1);
--
process (clk)
begin
if rising_edge(clk) then
if off_s = '1' then
pulseout_s_pw_gt1_case_s <= '0';
elsif on_s = '1' then
pulseout_s_pw_gt1_case_s <= '1';
end if;
end if;
end process;
--
pulseout <= (pulseout_s_pw_gt1_case_s or on_s) and (not off_s);
end generate pw_gt1_case;
end Behavioral;
|
----------------------------------------------------------------------------------
--! Company: Weizmann Institute of Science
--! Engineer: juna
--!
--! Create Date: 18/12/2014
--! Module Name: pulse_pdxx_pwxx
----------------------------------------------------------------------------------
--! Use standard library
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--! generates a one clk-pulse pd clkss after trigger rising edge
entity pulse_pdxx_pwxx is
generic (
pd : integer := 0; -- pulse delay in clks
pw : integer := 1 -- pulse width in clks
);
port (
clk : in std_logic;
trigger : in std_logic;
pulseout : out std_logic
);
end pulse_pdxx_pwxx;
architecture Behavioral of pulse_pdxx_pwxx is
------
constant shreg_pd_zeros: std_logic_vector(pd downto 0) := (others => '0');
constant shreg_pw_zeros: std_logic_vector(pw downto 0) := (others => '0');
--
signal shreg_pd: std_logic_vector(pd downto 0) := (others => '0');
signal shreg_pw: std_logic_vector(pw downto 0) := (others => '0');
--
signal on_s : std_logic := '0';
signal pulseout_s_pw_gt1_case_s : std_logic := '0';
signal trigger_1clk_delayed, t0, off_s : std_logic := '0';
------
begin
process (clk)
begin
if rising_edge(clk) then
trigger_1clk_delayed <= trigger;
end if;
end process;
t0 <= trigger and (not trigger_1clk_delayed); -- the first clk of a trigger, one clk pulse
--
----------------------------------------
-- shift register for pulse delay
----------------------------------------
pd0_case: if (pd = 0) generate
on_s <= t0;
end generate pd0_case;
--
--
pd1_case: if (pd = 1) generate
process (clk)
begin
if rising_edge(clk) then
on_s <= t0;
end if;
end process;
end generate pd1_case;
--
--
pd_gt1_case: if (pd > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if t0 = '1' then
shreg_pd <= shreg_pd_zeros(pd-1 downto 0) & '1';
else
shreg_pd <= shreg_pd(pd-1 downto 0) & '0';
end if;
end if;
end process;
--
on_s <= shreg_pd(pd-1);
end generate pd_gt1_case;
----------------------------------------
-- shift register for pulse width
----------------------------------------
pw1_case: if (pw = 1) generate
pulseout <= on_s;
end generate pw1_case;
pw_gt1_case: if (pw > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if on_s = '1' then
shreg_pw <= shreg_pw_zeros(pw-1 downto 0) & '1';
else
shreg_pw <= shreg_pw(pw-1 downto 0) & '0';
end if;
end if;
end process;
--
off_s <= shreg_pw(pw-1);
--
process (clk)
begin
if rising_edge(clk) then
if off_s = '1' then
pulseout_s_pw_gt1_case_s <= '0';
elsif on_s = '1' then
pulseout_s_pw_gt1_case_s <= '1';
end if;
end if;
end process;
--
pulseout <= (pulseout_s_pw_gt1_case_s or on_s) and (not off_s);
end generate pw_gt1_case;
end Behavioral;
|
----------------------------------------------------------------------------------
--! Company: Weizmann Institute of Science
--! Engineer: juna
--!
--! Create Date: 18/12/2014
--! Module Name: pulse_pdxx_pwxx
----------------------------------------------------------------------------------
--! Use standard library
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--! generates a one clk-pulse pd clkss after trigger rising edge
entity pulse_pdxx_pwxx is
generic (
pd : integer := 0; -- pulse delay in clks
pw : integer := 1 -- pulse width in clks
);
port (
clk : in std_logic;
trigger : in std_logic;
pulseout : out std_logic
);
end pulse_pdxx_pwxx;
architecture Behavioral of pulse_pdxx_pwxx is
------
constant shreg_pd_zeros: std_logic_vector(pd downto 0) := (others => '0');
constant shreg_pw_zeros: std_logic_vector(pw downto 0) := (others => '0');
--
signal shreg_pd: std_logic_vector(pd downto 0) := (others => '0');
signal shreg_pw: std_logic_vector(pw downto 0) := (others => '0');
--
signal on_s : std_logic := '0';
signal pulseout_s_pw_gt1_case_s : std_logic := '0';
signal trigger_1clk_delayed, t0, off_s : std_logic := '0';
------
begin
process (clk)
begin
if rising_edge(clk) then
trigger_1clk_delayed <= trigger;
end if;
end process;
t0 <= trigger and (not trigger_1clk_delayed); -- the first clk of a trigger, one clk pulse
--
----------------------------------------
-- shift register for pulse delay
----------------------------------------
pd0_case: if (pd = 0) generate
on_s <= t0;
end generate pd0_case;
--
--
pd1_case: if (pd = 1) generate
process (clk)
begin
if rising_edge(clk) then
on_s <= t0;
end if;
end process;
end generate pd1_case;
--
--
pd_gt1_case: if (pd > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if t0 = '1' then
shreg_pd <= shreg_pd_zeros(pd-1 downto 0) & '1';
else
shreg_pd <= shreg_pd(pd-1 downto 0) & '0';
end if;
end if;
end process;
--
on_s <= shreg_pd(pd-1);
end generate pd_gt1_case;
----------------------------------------
-- shift register for pulse width
----------------------------------------
pw1_case: if (pw = 1) generate
pulseout <= on_s;
end generate pw1_case;
pw_gt1_case: if (pw > 1) generate
--
process (clk)
begin
if rising_edge(clk) then
if on_s = '1' then
shreg_pw <= shreg_pw_zeros(pw-1 downto 0) & '1';
else
shreg_pw <= shreg_pw(pw-1 downto 0) & '0';
end if;
end if;
end process;
--
off_s <= shreg_pw(pw-1);
--
process (clk)
begin
if rising_edge(clk) then
if off_s = '1' then
pulseout_s_pw_gt1_case_s <= '0';
elsif on_s = '1' then
pulseout_s_pw_gt1_case_s <= '1';
end if;
end if;
end process;
--
pulseout <= (pulseout_s_pw_gt1_case_s or on_s) and (not off_s);
end generate pw_gt1_case;
end Behavioral;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
---------------------------------------------------------------------
---- ----
---- WISHBONE revB2 I2C Master Core; bit-controller ----
---- ----
---- ----
---- Author: Richard Herveille ----
---- richard@asics.ws ----
---- www.asics.ws ----
---- ----
---- Downloaded from: http://www.opencores.org/projects/i2c/ ----
---- ----
---------------------------------------------------------------------
---- ----
---- Copyright (C) 2000 Richard Herveille ----
---- richard@asics.ws ----
---- ----
---- This source file may be used and distributed without ----
---- restriction provided that this copyright statement is not ----
---- removed from the file and that any derivative work contains ----
---- the original copyright notice and the associated disclaimer.----
---- ----
---- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ----
---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ----
---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ----
---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ----
---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ----
---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ----
---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ----
---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ----
---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ----
---- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ----
---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ----
---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ----
---- POSSIBILITY OF SUCH DAMAGE. ----
---- ----
---------------------------------------------------------------------
-- CVS Log
--
-- $Id: i2c_master_bit_ctrl.vhd,v 1.17 2009-02-04 20:17:34 rherveille Exp $
--
-- $Date: 2009-02-04 20:17:34 $
-- $Revision: 1.17 $
-- $Author: rherveille $
-- $Locker: $
-- $State: Exp $
--
-- Change History:
-- $Log: not supported by cvs2svn $
-- Revision 1.16 2009/01/20 20:40:36 rherveille
-- Fixed type iscl_oen instead of scl_oen
--
-- Revision 1.15 2009/01/20 10:34:51 rherveille
-- Added SCL clock synchronization logic
-- Fixed slave_wait signal generation
--
-- Revision 1.14 2006/10/11 12:10:13 rherveille
-- Added missing semicolons ';' on endif
--
-- Revision 1.13 2006/10/06 10:48:24 rherveille
-- fixed short scl high pulse after clock stretch
--
-- Revision 1.12 2004/05/07 11:53:31 rherveille
-- Fixed previous fix :) Made a variable vs signal mistake.
--
-- Revision 1.11 2004/05/07 11:04:00 rherveille
-- Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
--
-- Revision 1.10 2004/02/27 07:49:43 rherveille
-- Fixed a bug in the arbitration-lost signal generation. VHDL version only.
--
-- Revision 1.9 2003/08/12 14:48:37 rherveille
-- Forgot an 'end if' :-/
--
-- Revision 1.8 2003/08/09 07:01:13 rherveille
-- Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
-- Fixed a potential bug in the byte controller's host-acknowledge generation.
--
-- Revision 1.7 2003/02/05 00:06:02 rherveille
-- Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.
--
-- Revision 1.6 2003/02/01 02:03:06 rherveille
-- Fixed a few 'arbitration lost' bugs. VHDL version only.
--
-- Revision 1.5 2002/12/26 16:05:47 rherveille
-- Core is now a Multimaster I2C controller.
--
-- Revision 1.4 2002/11/30 22:24:37 rherveille
-- Cleaned up code
--
-- Revision 1.3 2002/10/30 18:09:53 rherveille
-- Fixed some reported minor start/stop generation timing issuess.
--
-- Revision 1.2 2002/06/15 07:37:04 rherveille
-- Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.
--
-- Revision 1.1 2001/11/05 12:02:33 rherveille
-- Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
-- Code updated, is now up-to-date to doc. rev.0.4.
-- Added headers.
--
--
-------------------------------------
-- Bit controller section
------------------------------------
--
-- Translate simple commands into SCL/SDA transitions
-- Each command has 5 states, A/B/C/D/idle
--
-- start: SCL ~~~~~~~~~~~~~~\____
-- SDA XX/~~~~~~~\______
-- x | A | B | C | D | i
--
-- repstart SCL ______/~~~~~~~\___
-- SDA __/~~~~~~~\______
-- x | A | B | C | D | i
--
-- stop SCL _______/~~~~~~~~~~~
-- SDA ==\___________/~~~~~
-- x | A | B | C | D | i
--
--- write SCL ______/~~~~~~~\____
-- SDA XXX===============XX
-- x | A | B | C | D | i
--
--- read SCL ______/~~~~~~~\____
-- SDA XXXXXXX=XXXXXXXXXXX
-- x | A | B | C | D | i
--
-- Timing: Normal mode Fast mode
-----------------------------------------------------------------
-- Fscl 100KHz 400KHz
-- Th_scl 4.0us 0.6us High period of SCL
-- Tl_scl 4.7us 1.3us Low period of SCL
-- Tsu:sta 4.7us 0.6us setup time for a repeated start condition
-- Tsu:sto 4.0us 0.6us setup time for a stop conditon
-- Tbuf 4.7us 1.3us Bus free time between a stop and start condition
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity i2c_master_bit_ctrl is
port (
clk : in std_logic;
rst : in std_logic;
nReset : in std_logic;
ena : in std_logic; -- core enable signal
clk_cnt : in unsigned(15 downto 0); -- clock prescale value
cmd : in std_logic_vector(3 downto 0);
cmd_ack : out std_logic; -- command completed
busy : out std_logic; -- i2c bus busy
al : out std_logic; -- arbitration lost
din : in std_logic;
dout : out std_logic;
-- i2c lines
scl_i : in std_logic; -- i2c clock line input
scl_o : out std_logic; -- i2c clock line output
scl_oen : out std_logic; -- i2c clock line output enable, active low
sda_i : in std_logic; -- i2c data line input
sda_o : out std_logic; -- i2c data line output
sda_oen : out std_logic -- i2c data line output enable, active low
);
end entity i2c_master_bit_ctrl;
architecture structural of i2c_master_bit_ctrl is
constant I2C_CMD_NOP : std_logic_vector(3 downto 0) := "0000";
constant I2C_CMD_START : std_logic_vector(3 downto 0) := "0001";
constant I2C_CMD_STOP : std_logic_vector(3 downto 0) := "0010";
constant I2C_CMD_READ : std_logic_vector(3 downto 0) := "0100";
constant I2C_CMD_WRITE : std_logic_vector(3 downto 0) := "1000";
type states is (idle, start_a, start_b, start_c, start_d, start_e,
stop_a, stop_b, stop_c, stop_d, rd_a, rd_b, rd_c, rd_d, wr_a, wr_b, wr_c, wr_d);
signal c_state : states;
signal iscl_oen, isda_oen : std_logic; -- internal I2C lines
signal sda_chk : std_logic; -- check SDA status (multi-master arbitration)
signal dscl_oen : std_logic; -- delayed scl_oen signals
signal sSCL, sSDA : std_logic; -- synchronized SCL and SDA inputs
signal dSCL, dSDA : std_logic; -- delayed versions ofsSCL and sSDA
signal clk_en : std_logic; -- statemachine clock enable
signal scl_sync, slave_wait : std_logic; -- clock generation signals
signal ial : std_logic; -- internal arbitration lost signal
signal cnt : unsigned(15 downto 0); -- clock divider counter (synthesis)
begin
-- whenever the slave is not ready it can delay the cycle by pulling SCL low
-- delay scl_oen
process (clk, nReset)
begin
if (nReset = '0') then
dscl_oen <= '0';
elsif (clk'event and clk = '1') then
dscl_oen <= iscl_oen;
end if;
end process;
-- slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low
-- slave_wait remains asserted until the slave releases SCL
process (clk, nReset)
begin
if (nReset = '0') then
slave_wait <= '0';
elsif (clk'event and clk = '1') then
slave_wait <= (iscl_oen and not dscl_oen and not sSCL) or (slave_wait and not sSCL);
end if;
end process;
-- master drives SCL high, but another master pulls it low
-- master start counting down its low cycle now (clock synchronization)
scl_sync <= dSCL and not sSCL and iscl_oen;
-- generate clk enable signal
gen_clken: process(clk, nReset)
begin
if (nReset = '0') then
cnt <= (others => '0');
clk_en <= '1';
elsif (clk'event and clk = '1') then
if ((rst = '1') or (cnt = 0) or (ena = '0') or (scl_sync = '1')) then
cnt <= clk_cnt;
clk_en <= '1';
elsif (slave_wait = '1') then
cnt <= cnt;
clk_en <= '0';
else
cnt <= cnt -1;
clk_en <= '0';
end if;
end if;
end process gen_clken;
-- generate bus status controller
bus_status_ctrl: block
signal cSCL, cSDA : std_logic_vector( 1 downto 0); -- capture SDA and SCL
signal fSCL, fSDA : std_logic_vector( 2 downto 0); -- filter inputs for SCL and SDA
signal filter_cnt : unsigned(13 downto 0); -- clock divider for filter
signal sta_condition : std_logic; -- start detected
signal sto_condition : std_logic; -- stop detected
signal cmd_stop : std_logic; -- STOP command
signal ibusy : std_logic; -- internal busy signal
begin
-- capture SCL and SDA
capture_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
cSCL <= "00";
cSDA <= "00";
elsif (clk'event and clk = '1') then
if (rst = '1') then
cSCL <= "00";
cSDA <= "00";
else
cSCL <= (cSCL(0) & scl_i);
cSDA <= (cSDA(0) & sda_i);
end if;
end if;
end process capture_scl_sda;
-- filter SCL and SDA; (attempt to) remove glitches
filter_divider: process(clk, nReset)
begin
if (nReset = '0') then
filter_cnt <= (others => '0');
elsif (clk'event and clk = '1') then
if ( (rst = '1') or (ena = '0') ) then
filter_cnt <= (others => '0');
elsif (filter_cnt = 0) then
filter_cnt <= clk_cnt(15 downto 2);
else
filter_cnt <= filter_cnt -1;
end if;
end if;
end process filter_divider;
filter_scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (clk'event and clk = '1') then
if (rst = '1') then
fSCL <= (others => '1');
fSDA <= (others => '1');
elsif (filter_cnt = 0) then
fSCL <= (fSCL(1 downto 0) & cSCL(1));
fSDA <= (fSDA(1 downto 0) & cSDA(1));
end if;
end if;
end process filter_scl_sda;
-- generate filtered SCL and SDA signals
scl_sda: process(clk, nReset)
begin
if (nReset = '0') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sSCL <= '1';
sSDA <= '1';
dSCL <= '1';
dSDA <= '1';
else
sSCL <= (fSCL(2) and fSCL(1)) or
(fSCL(2) and fSCL(0)) or
(fSCL(1) and fSCL(0));
sSDA <= (fSDA(2) and fSDA(1)) or
(fSDA(2) and fSDA(0)) or
(fSDA(1) and fSDA(0));
dSCL <= sSCL;
dSDA <= sSDA;
end if;
end if;
end process scl_sda;
-- detect start condition => detect falling edge on SDA while SCL is high
-- detect stop condition => detect rising edge on SDA while SCL is high
detect_sta_sto: process(clk, nReset)
begin
if (nReset = '0') then
sta_condition <= '0';
sto_condition <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
sta_condition <= '0';
sto_condition <= '0';
else
sta_condition <= (not sSDA and dSDA) and sSCL;
sto_condition <= (sSDA and not dSDA) and sSCL;
end if;
end if;
end process detect_sta_sto;
-- generate i2c-bus busy signal
gen_busy: process(clk, nReset)
begin
if (nReset = '0') then
ibusy <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
ibusy <= '0';
else
ibusy <= (sta_condition or ibusy) and not sto_condition;
end if;
end if;
end process gen_busy;
busy <= ibusy;
-- generate arbitration lost signal
-- aribitration lost when:
-- 1) master drives SDA high, but the i2c bus is low
-- 2) stop detected while not requested (detect during 'idle' state)
gen_al: process(clk, nReset)
begin
if (nReset = '0') then
cmd_stop <= '0';
ial <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1') then
cmd_stop <= '0';
ial <= '0';
else
if (clk_en = '1') then
if (cmd = I2C_CMD_STOP) then
cmd_stop <= '1';
else
cmd_stop <= '0';
end if;
end if;
if (c_state = idle) then
ial <= (sda_chk and not sSDA and isda_oen) or (sto_condition and not cmd_stop);
else
ial <= (sda_chk and not sSDA and isda_oen);
end if;
end if;
end if;
end process gen_al;
al <= ial;
-- generate dout signal, store dout on rising edge of SCL
gen_dout: process(clk, nReset)
begin
if (nReset = '0') then
dout <= '0';
elsif (clk'event and clk = '1') then
if (sSCL = '1' and dSCL = '0') then
dout <= sSDA;
end if;
end if;
end process gen_dout;
end block bus_status_ctrl;
-- generate statemachine
nxt_state_decoder : process (clk, nReset)
begin
if (nReset = '0') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
elsif (clk'event and clk = '1') then
if (rst = '1' or ial = '1') then
c_state <= idle;
cmd_ack <= '0';
iscl_oen <= '1';
isda_oen <= '1';
sda_chk <= '0';
else
cmd_ack <= '0'; -- default no acknowledge
if (clk_en = '1') then
case (c_state) is
-- idle
when idle =>
case cmd is
when I2C_CMD_START => c_state <= start_a;
when I2C_CMD_STOP => c_state <= stop_a;
when I2C_CMD_WRITE => c_state <= wr_a;
when I2C_CMD_READ => c_state <= rd_a;
when others => c_state <= idle; -- NOP command
end case;
iscl_oen <= iscl_oen; -- keep SCL in same state
isda_oen <= isda_oen; -- keep SDA in same state
sda_chk <= '0'; -- don't check SDA
-- start
when start_a =>
c_state <= start_b;
iscl_oen <= iscl_oen; -- keep SCL in same state (for repeated start)
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
when start_b =>
c_state <= start_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- keep SDA high
sda_chk <= '0'; -- don't check SDA
when start_c =>
c_state <= start_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when start_d =>
c_state <= start_e;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when start_e =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
-- stop
when stop_a =>
c_state <= stop_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '0'; -- set SDA low
sda_chk <= '0'; -- don't check SDA
when stop_b =>
c_state <= stop_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_c =>
c_state <= stop_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '0'; -- keep SDA low
sda_chk <= '0'; -- don't check SDA
when stop_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- set SDA high
sda_chk <= '0'; -- don't check SDA
-- read
when rd_a =>
c_state <= rd_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_b =>
c_state <= rd_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_c =>
c_state <= rd_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
when rd_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= '1'; -- tri-state SDA
sda_chk <= '0'; -- don't check SDA
-- write
when wr_a =>
c_state <= wr_b;
iscl_oen <= '0'; -- keep SCL low
isda_oen <= din; -- set SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when wr_b =>
c_state <= wr_c;
iscl_oen <= '1'; -- set SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA yet
-- Allow some more time for SDA and SCL to settle
when wr_c =>
c_state <= wr_d;
iscl_oen <= '1'; -- keep SCL high
isda_oen <= din; -- keep SDA
sda_chk <= '1'; -- check SDA
when wr_d =>
c_state <= idle;
cmd_ack <= '1'; -- command completed
iscl_oen <= '0'; -- set SCL low
isda_oen <= din; -- keep SDA
sda_chk <= '0'; -- don't check SDA (SCL low)
when others =>
end case;
end if;
end if;
end if;
end process nxt_state_decoder;
-- assign outputs
scl_o <= '0';
scl_oen <= iscl_oen;
sda_o <= '0';
sda_oen <= isda_oen;
end architecture structural;
|
----------------------------------------------------------------------------------
-- Company: University of Paderborn
-- Engineer: Markus Happe
--
-- Create Date: 15:04:59 02/09/2011
-- Design Name:
-- Module Name: ring_oscillator - Behavioral
-- Project Name: Thermal Sensor Net
-- Target Devices: Virtex 6 ML605
-- Tool versions: 12.3
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;
entity ring_oscillator is
-- generic for size of ring oscillator ( = number of inverters)
generic ( C_OSC_SIZE : integer := 11);
port (
-- reset
rst : in std_logic;
-- enable
osc_en : in std_logic;
-- outgoing signal
osc_out : out std_logic);
end ring_oscillator;
architecture Behavioral of ring_oscillator is
attribute keep_hierarchy : string;
attribute keep_hierarchy of Behavioral: architecture is "true";
component delay_comp is
port ( rst : in std_logic;
x_in : in std_logic;
x_out : out std_logic);
end component;
component inv_comp is
port ( rst : in std_logic;
x_in : in std_logic;
x_out : out std_logic);
end component;
signal x : std_logic_vector (1*C_OSC_SIZE downto 0);
attribute KEEP : string;
attribute KEEP of x : signal is "true";
signal toggle : std_logic;
signal clk_div2 : std_logic;
attribute INIT : string;
attribute INIT of div2_lut : label is "1";
begin
osc_out <= clk_div2;
toggle_flop: FD
port map ( D => toggle,
Q => clk_div2,
C => x(0)
);
div2_lut: LUT2
--synthesies translate_off
generic map (INIT => X"1")
--synthesies translate_on
port map( I0 => rst,
I1 => clk_div2,
O => toggle
);
out_lut: AND2
port map( I0 => osc_en,
I1 => x(1*C_OSC_SIZE),
O => x(0)
);
-- ring oscillator
ring : for i in 0 to C_OSC_SIZE - 1 generate
begin
-- delay_1 : delay_comp
-- port map(
-- rst => rst,
-- x_in => x(0+(i*3)),
-- x_out => x(1+(i*3))
-- );
--
-- delay_2 : delay_comp
-- port map(
-- rst => rst,
-- x_in => x(1+(i*3)),
-- x_out => x(2+(i*3))
-- );
-- delay_3 : delay_comp
-- port map(
-- rst => rst,
-- x_in => x(2+(i*5)),
-- x_out => x(3+(i*5))
-- );
--
-- delay_4 : delay_comp
-- port map(
-- rst => rst,
-- x_in => x(3+(i*5)),
-- x_out => x(4+(i*5))
-- );
inv_1 : inv_comp
port map(
rst => rst,
x_in => x(0+(i*1)),
x_out => x(1+(i*1))
);
end generate ring;
end Behavioral;
|
-----------------------------------
-- Module Name: CDiv - Divide --
-----------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity CDiv is
port(Cin : in std_logic;
TCvl : in integer;
Cout : out std_logic);
end CDiv;
-- Important values (for 50 MHz CLK):
-- 1 Hz -> TC = 84
-- 2 Hz -> TC = 71
-- 5 Hz -> TC = 56
-- 8 Hz -> TC = 50
-- 16 Hz -> TC = 42
-- 1 KHz (~987.6 Hz) -> TC = 15
-- 5 KHz -> TC = 10
architecture Divide of CDiv is
constant TC: integer := TCvl; -- Time Constant
signal c0,c1,c2,c3: integer range 0 to 1000;
signal D: std_logic := '0';
begin
process(Cin)
begin
if (Cin'event and Cin='1') then
c0 <= c0 + 1;
if c0 = TC then
c0 <= 0;
c1 <= c1 + 1;
elsif c1 = TC then
c1 <= 0;
c2 <= c2 + 1;
elsif c2 = TC then
c2 <= 0;
c3 <= c3 + 1;
elsif c3 = TC then
c3 <= 0;
D <= NOT D;
end if;
end if;
Cout <= D;
end process ;
end Divide ;
|
--------------------------------------------------------------------------------
-- Gideon's Logic Architectures - Copyright 2014
-- Entity: usb_harness
-- Date:2015-01-27
-- Author: Gideon
-- Description: Harness for USB Host Controller
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.io_bus_pkg.all;
entity usb_harness is
port (
clocks_stopped : in boolean := false );
end entity;
architecture arch of usb_harness is
signal sys_clock : std_logic := '0';
signal sys_reset : std_logic;
signal clock : std_logic := '0';
signal reset : std_logic;
signal sys_io_req : t_io_req;
signal sys_io_resp : t_io_resp;
signal ulpi_nxt : std_logic;
signal ulpi_stp : std_logic;
signal ulpi_dir : std_logic;
signal ulpi_data : std_logic_vector(7 downto 0);
begin
sys_clock <= not sys_clock after 10 ns when not clocks_stopped;
sys_reset <= '1', '0' after 50 ns;
clock <= not clock after 8 ns when not clocks_stopped;
reset <= '1', '0' after 250 ns;
i_io_bus_bfm: entity work.io_bus_bfm
generic map (
g_name => "io" )
port map (
clock => sys_clock,
req => sys_io_req,
resp => sys_io_resp );
i_host: entity work.usb_host_controller
generic map (
g_simulation => true )
port map (
clock => clock,
reset => reset,
ulpi_nxt => ulpi_nxt,
ulpi_dir => ulpi_dir,
ulpi_stp => ulpi_stp,
ulpi_data => ulpi_data,
sys_clock => sys_clock,
sys_reset => sys_reset,
sys_io_req => sys_io_req,
sys_io_resp => sys_io_resp );
i_ulpi_phy: entity work.ulpi_master_bfm
generic map (
g_given_name => "device" )
port map (
clock => clock,
reset => reset,
ulpi_nxt => ulpi_nxt,
ulpi_stp => ulpi_stp,
ulpi_dir => ulpi_dir,
ulpi_data => ulpi_data );
i_device: entity work.usb_device_model;
end arch;
|
--------------------------------------------------------------------------------
-- Gideon's Logic Architectures - Copyright 2014
-- Entity: usb_harness
-- Date:2015-01-27
-- Author: Gideon
-- Description: Harness for USB Host Controller
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.io_bus_pkg.all;
entity usb_harness is
port (
clocks_stopped : in boolean := false );
end entity;
architecture arch of usb_harness is
signal sys_clock : std_logic := '0';
signal sys_reset : std_logic;
signal clock : std_logic := '0';
signal reset : std_logic;
signal sys_io_req : t_io_req;
signal sys_io_resp : t_io_resp;
signal ulpi_nxt : std_logic;
signal ulpi_stp : std_logic;
signal ulpi_dir : std_logic;
signal ulpi_data : std_logic_vector(7 downto 0);
begin
sys_clock <= not sys_clock after 10 ns when not clocks_stopped;
sys_reset <= '1', '0' after 50 ns;
clock <= not clock after 8 ns when not clocks_stopped;
reset <= '1', '0' after 250 ns;
i_io_bus_bfm: entity work.io_bus_bfm
generic map (
g_name => "io" )
port map (
clock => sys_clock,
req => sys_io_req,
resp => sys_io_resp );
i_host: entity work.usb_host_controller
generic map (
g_simulation => true )
port map (
clock => clock,
reset => reset,
ulpi_nxt => ulpi_nxt,
ulpi_dir => ulpi_dir,
ulpi_stp => ulpi_stp,
ulpi_data => ulpi_data,
sys_clock => sys_clock,
sys_reset => sys_reset,
sys_io_req => sys_io_req,
sys_io_resp => sys_io_resp );
i_ulpi_phy: entity work.ulpi_master_bfm
generic map (
g_given_name => "device" )
port map (
clock => clock,
reset => reset,
ulpi_nxt => ulpi_nxt,
ulpi_stp => ulpi_stp,
ulpi_dir => ulpi_dir,
ulpi_data => ulpi_data );
i_device: entity work.usb_device_model;
end arch;
|
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
ENTITY counterTb IS
Generic (
counter1Width : integer :=2;
counter2Width : integer :=5;
counter3Width : integer :=8;
counter4Width : integer :=16
);
END counterTb;
ARCHITECTURE behavior OF counterTb IS
COMPONENT counter
Generic (
width : integer
);
PORT(
rst : IN std_logic;
clk : IN std_logic;
clear : IN std_logic;
state : OUT std_logic_vector((width-1) downto 0)
);
END COMPONENT;
--Inputs
signal rst : std_logic := '0';
signal clk : std_logic := '0';
signal clear1 : std_logic := '0';
signal clear2 : std_logic := '0';
signal clear3 : std_logic := '0';
signal clear4 : std_logic := '0';
--Outputs
signal state1 : std_logic_vector((counter1Width-1) downto 0);
signal state2 : std_logic_vector((counter2Width-1) downto 0);
signal state3 : std_logic_vector((counter3Width-1) downto 0);
signal state4 : std_logic_vector((counter4Width-1) downto 0);
-- Clock period definitions
constant clk_period : time := 10 ns;
BEGIN
clk <= not clk after clk_period;
c1: counter
GENERIC MAP (
width => counter1Width
)
PORT MAP (
rst => rst,
clk => clk,
clear => clear1,
state => state1
);
c2: counter
GENERIC MAP (
width => counter2Width
)
PORT MAP (
rst => rst,
clk => clk,
clear => clear2,
state => state2
);
c3: counter
GENERIC MAP (
width => counter3Width
)
PORT MAP (
rst => rst,
clk => clk,
clear => clear3,
state => state3
);
clear4 <= '1' when unsigned(state4)=101 else '0';
c4: counter
GENERIC MAP (
width => counter4Width
)
PORT MAP (
rst => rst,
clk => clk,
clear => clear4,
state => state4
);
stim_proc: process
begin
wait for 100 ns;
wait for clk_period*10;
wait;
end process;
END;
|
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- cMIPS, a VHDL model of the classical five stage MIPS pipeline.
-- Copyright (C) 2013 Roberto Andre Hexsel
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, version 3.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- 32-bit register, synchronous load active in '0'
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity register32 is
generic (INITIAL_VALUE: reg32 := x"00000000");
port(clk, rst, ld: in std_logic;
D: in reg32;
Q: out reg32);
end register32;
architecture functional of register32 is
begin
process(clk, rst)
variable state: reg32;
begin
if rst = '0' then
state := INITIAL_VALUE;
elsif rising_edge(clk) then
if ld = '0' then
state := D;
end if;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- N-bit register, synchronous load active in '0', asynch reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity registerN is
generic (NUM_BITS: integer := 16;
INIT_VAL: std_logic_vector);
port(clk, rst, ld: in std_logic;
D: in std_logic_vector(NUM_BITS-1 downto 0);
Q: out std_logic_vector(NUM_BITS-1 downto 0));
end registerN;
architecture functional of registerN is
begin
process(clk, rst)
variable state: std_logic_vector(NUM_BITS-1 downto 0);
begin
if rst = '0' then
state := INIT_VAL;
elsif rising_edge(clk) then
if ld = '0' then
state := D;
end if;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- 32-bit UP counter, {load,enable} synchronous, active in '0'
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.p_WIRES.all;
entity counter32 is
generic (INITIAL_VALUE: reg32 := x"00000000");
port(clk, rst, ld, en: in std_logic;
D: in reg32;
Q: out reg32);
end counter32;
architecture functional of counter32 is
signal count: reg32;
begin
process(clk, rst)
begin
if rst = '0' then
count <= INITIAL_VALUE;
elsif rising_edge(clk) then
if ld = '0' then
count <= D;
elsif en = '0' then
count <= std_logic_vector(unsigned(count) + 1);
end if;
end if;
end process;
Q <= count;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- N-bit counter, synch load (=1), synch enable (=1), asynch reset (=0)
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity countNup is
generic (NUM_BITS: integer := 16);
port(clk, rst, ld, en: in std_logic;
D: in std_logic_vector((NUM_BITS - 1) downto 0);
Q: out std_logic_vector((NUM_BITS - 1) downto 0);
co: out std_logic);
end countNup;
architecture functional of countNup is
signal count: std_logic_vector(NUM_BITS downto 0);
begin
process(clk, rst)
constant ZERO : std_logic_vector(NUM_BITS downto 0) := (others => '0');
begin
if rst = '0' then
count <= ZERO;
elsif rising_edge(clk) then
if ld = '1' then
count <= '0' & D;
elsif en = '1' then
count <= std_logic_vector(unsigned(count) + 1);
end if;
end if;
end process;
Q <= count((NUM_BITS - 1) downto 0);
co <= count(NUM_BITS);
end functional;
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ring-counter, generates four-phase internal clock, on falling-edge
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity count4phases is
port(clk, rst : in std_logic;
p0,p1,p2,p3 : out std_logic);
-- attribute ASYNC_SET_RESET of rst : signal is true;
-- attribute CLOCK_SIGNAL of clk : signal is "yes";
end count4phases;
architecture functional of count4phases is
signal count: reg4 := b"1000";
begin
process(clk, rst)
begin
if rst = '0' then
count <= b"1000";
elsif falling_edge(clk) then
count <= count(2 downto 0) & count(3);
end if;
end process;
p0 <= count(0);
p1 <= count(1);
p2 <= count(2);
p3 <= count(3);
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- D-type flip-flop with set and reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFD is
port(clk, rst, set : in std_logic;
D : in std_logic;
Q : out std_logic);
end FFD;
architecture functional of FFD is
begin
process(clk, rst, set)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif set = '0' then
state := '1';
elsif rising_edge(clk) then
state := D;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- D-type flip-flop with reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFDsimple is
port(clk, rst : in std_logic;
D : in std_logic;
Q : out std_logic);
end FFDsimple;
architecture functional of FFDsimple is
begin
process(clk, rst)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif rising_edge(clk) then
state := D;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- T-type flip-flop with reset (active 0)
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFT is
port(clk, rst : in std_logic;
T : in std_logic;
Q : out std_logic);
end FFT;
architecture functional of FFT is
begin
process(clk, rst)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif rising_edge(clk) then
state := T xor state;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity subtr32 IS
port(A, B : in std_logic_vector (31 downto 0);
C : out std_logic_vector (31 downto 0);
sgnd : in std_logic;
ovfl, lt : out std_logic);
end subtr32;
architecture functional of subtr32 is
signal extA,extB,extC,negB : std_logic_vector (32 downto 0);
begin
extA <= A(31) & A when sgnd = '1'
else '0' & A;
extB <= B(31) & B when sgnd = '1'
else '0' & B;
negB <= not(extB);
extC <= std_logic_vector( signed(extA) + signed(negB) + 1);
C <= extC(31 downto 0);
ovfl <= '1' when extC(32) /= extC(31) else '0';
lt <= not(extC(31)) when (extC(32) /= extC(31)) else extC(31);
end architecture functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
|
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- cMIPS, a VHDL model of the classical five stage MIPS pipeline.
-- Copyright (C) 2013 Roberto Andre Hexsel
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, version 3.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- 32-bit register, synchronous load active in '0'
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity register32 is
generic (INITIAL_VALUE: reg32 := x"00000000");
port(clk, rst, ld: in std_logic;
D: in reg32;
Q: out reg32);
end register32;
architecture functional of register32 is
begin
process(clk, rst)
variable state: reg32;
begin
if rst = '0' then
state := INITIAL_VALUE;
elsif rising_edge(clk) then
if ld = '0' then
state := D;
end if;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- N-bit register, synchronous load active in '0', asynch reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity registerN is
generic (NUM_BITS: integer := 16;
INIT_VAL: std_logic_vector);
port(clk, rst, ld: in std_logic;
D: in std_logic_vector(NUM_BITS-1 downto 0);
Q: out std_logic_vector(NUM_BITS-1 downto 0));
end registerN;
architecture functional of registerN is
begin
process(clk, rst)
variable state: std_logic_vector(NUM_BITS-1 downto 0);
begin
if rst = '0' then
state := INIT_VAL;
elsif rising_edge(clk) then
if ld = '0' then
state := D;
end if;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- 32-bit UP counter, {load,enable} synchronous, active in '0'
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.p_WIRES.all;
entity counter32 is
generic (INITIAL_VALUE: reg32 := x"00000000");
port(clk, rst, ld, en: in std_logic;
D: in reg32;
Q: out reg32);
end counter32;
architecture functional of counter32 is
signal count: reg32;
begin
process(clk, rst)
begin
if rst = '0' then
count <= INITIAL_VALUE;
elsif rising_edge(clk) then
if ld = '0' then
count <= D;
elsif en = '0' then
count <= std_logic_vector(unsigned(count) + 1);
end if;
end if;
end process;
Q <= count;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- N-bit counter, synch load (=1), synch enable (=1), asynch reset (=0)
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity countNup is
generic (NUM_BITS: integer := 16);
port(clk, rst, ld, en: in std_logic;
D: in std_logic_vector((NUM_BITS - 1) downto 0);
Q: out std_logic_vector((NUM_BITS - 1) downto 0);
co: out std_logic);
end countNup;
architecture functional of countNup is
signal count: std_logic_vector(NUM_BITS downto 0);
begin
process(clk, rst)
constant ZERO : std_logic_vector(NUM_BITS downto 0) := (others => '0');
begin
if rst = '0' then
count <= ZERO;
elsif rising_edge(clk) then
if ld = '1' then
count <= '0' & D;
elsif en = '1' then
count <= std_logic_vector(unsigned(count) + 1);
end if;
end if;
end process;
Q <= count((NUM_BITS - 1) downto 0);
co <= count(NUM_BITS);
end functional;
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ring-counter, generates four-phase internal clock, on falling-edge
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use work.p_WIRES.all;
entity count4phases is
port(clk, rst : in std_logic;
p0,p1,p2,p3 : out std_logic);
-- attribute ASYNC_SET_RESET of rst : signal is true;
-- attribute CLOCK_SIGNAL of clk : signal is "yes";
end count4phases;
architecture functional of count4phases is
signal count: reg4 := b"1000";
begin
process(clk, rst)
begin
if rst = '0' then
count <= b"1000";
elsif falling_edge(clk) then
count <= count(2 downto 0) & count(3);
end if;
end process;
p0 <= count(0);
p1 <= count(1);
p2 <= count(2);
p3 <= count(3);
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- D-type flip-flop with set and reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFD is
port(clk, rst, set : in std_logic;
D : in std_logic;
Q : out std_logic);
end FFD;
architecture functional of FFD is
begin
process(clk, rst, set)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif set = '0' then
state := '1';
elsif rising_edge(clk) then
state := D;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- D-type flip-flop with reset
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFDsimple is
port(clk, rst : in std_logic;
D : in std_logic;
Q : out std_logic);
end FFDsimple;
architecture functional of FFDsimple is
begin
process(clk, rst)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif rising_edge(clk) then
state := D;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- T-type flip-flop with reset (active 0)
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
entity FFT is
port(clk, rst : in std_logic;
T : in std_logic;
Q : out std_logic);
end FFT;
architecture functional of FFT is
begin
process(clk, rst)
variable state: std_logic;
begin
if rst = '0' then
state := '0';
elsif rising_edge(clk) then
state := T xor state;
end if;
Q <= state;
end process;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity subtr32 IS
port(A, B : in std_logic_vector (31 downto 0);
C : out std_logic_vector (31 downto 0);
sgnd : in std_logic;
ovfl, lt : out std_logic);
end subtr32;
architecture functional of subtr32 is
signal extA,extB,extC,negB : std_logic_vector (32 downto 0);
begin
extA <= A(31) & A when sgnd = '1'
else '0' & A;
extB <= B(31) & B when sgnd = '1'
else '0' & B;
negB <= not(extB);
extC <= std_logic_vector( signed(extA) + signed(negB) + 1);
C <= extC(31 downto 0);
ovfl <= '1' when extC(32) /= extC(31) else '0';
lt <= not(extC(31)) when (extC(32) /= extC(31)) else extC(31);
end architecture functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
|
-- megafunction wizard: %LPM_COUNTER%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: LPM_COUNTER
-- ============================================================
-- File Name: lpm_counter10.vhd
-- Megafunction Name(s):
-- LPM_COUNTER
--
-- Simulation Library Files(s):
-- lpm
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 13.1.0 Build 162 10/23/2013 SJ Web Edition
-- ************************************************************
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
--(including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY lpm_counter10 IS
PORT
(
clock : IN STD_LOGIC ;
cnt_en : IN STD_LOGIC ;
sclr : IN STD_LOGIC ;
q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
);
END lpm_counter10;
ARCHITECTURE SYN OF lpm_counter10 IS
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (15 DOWNTO 0);
COMPONENT lpm_counter
GENERIC (
lpm_direction : STRING;
lpm_port_updown : STRING;
lpm_type : STRING;
lpm_width : NATURAL
);
PORT (
clock : IN STD_LOGIC ;
cnt_en : IN STD_LOGIC ;
q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
sclr : IN STD_LOGIC
);
END COMPONENT;
BEGIN
q <= sub_wire0(15 DOWNTO 0);
LPM_COUNTER_component : LPM_COUNTER
GENERIC MAP (
lpm_direction => "UP",
lpm_port_updown => "PORT_UNUSED",
lpm_type => "LPM_COUNTER",
lpm_width => 16
)
PORT MAP (
clock => clock,
cnt_en => cnt_en,
sclr => sclr,
q => sub_wire0
);
END SYN;
-- ============================================================
-- CNX file retrieval info
-- ============================================================
-- Retrieval info: PRIVATE: ACLR NUMERIC "0"
-- Retrieval info: PRIVATE: ALOAD NUMERIC "0"
-- Retrieval info: PRIVATE: ASET NUMERIC "0"
-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1"
-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0"
-- Retrieval info: PRIVATE: CNT_EN NUMERIC "1"
-- Retrieval info: PRIVATE: CarryIn NUMERIC "0"
-- Retrieval info: PRIVATE: CarryOut NUMERIC "0"
-- Retrieval info: PRIVATE: Direction NUMERIC "0"
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
-- Retrieval info: PRIVATE: ModulusCounter NUMERIC "0"
-- Retrieval info: PRIVATE: ModulusValue NUMERIC "0"
-- Retrieval info: PRIVATE: SCLR NUMERIC "1"
-- Retrieval info: PRIVATE: SLOAD NUMERIC "0"
-- Retrieval info: PRIVATE: SSET NUMERIC "0"
-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1"
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
-- Retrieval info: PRIVATE: nBit NUMERIC "16"
-- Retrieval info: PRIVATE: new_diagram STRING "1"
-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "UP"
-- Retrieval info: CONSTANT: LPM_PORT_UPDOWN STRING "PORT_UNUSED"
-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_COUNTER"
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16"
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
-- Retrieval info: USED_PORT: cnt_en 0 0 0 0 INPUT NODEFVAL "cnt_en"
-- Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
-- Retrieval info: USED_PORT: sclr 0 0 0 0 INPUT NODEFVAL "sclr"
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
-- Retrieval info: CONNECT: @cnt_en 0 0 0 0 cnt_en 0 0 0 0
-- Retrieval info: CONNECT: @sclr 0 0 0 0 sclr 0 0 0 0
-- Retrieval info: CONNECT: q 0 0 16 0 @q 0 0 16 0
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter10.vhd TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter10.inc FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter10.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter10.bsf TRUE FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter10_inst.vhd FALSE
-- Retrieval info: LIB_FILE: lpm
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity ball_rom is
port(
addr: in std_logic_vector(3 downto 0);
data: out std_logic_vector(0 to 15)
);
end ball_rom;
architecture content of ball_rom is
type rom_type is array(0 to 15) of std_logic_vector(0 to 15);
constant BALL: rom_type :=
(
"0000011111100000",
"0001110101011000",
"0010000010101100",
"0110000000010110",
"0100000001010110",
"1000000000010011",
"1000000000101111",
"1000000000010101",
"1000000001010011",
"1010100001010111",
"1010101010111011",
"0101010101001010",
"0111010111110110",
"0011101101011100",
"0001111011111000",
"0000011111100000"
);
begin
data <= BALL(conv_integer(addr));
end content;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity ball_rom is
port(
addr: in std_logic_vector(3 downto 0);
data: out std_logic_vector(0 to 15)
);
end ball_rom;
architecture content of ball_rom is
type rom_type is array(0 to 15) of std_logic_vector(0 to 15);
constant BALL: rom_type :=
(
"0000011111100000",
"0001110101011000",
"0010000010101100",
"0110000000010110",
"0100000001010110",
"1000000000010011",
"1000000000101111",
"1000000000010101",
"1000000001010011",
"1010100001010111",
"1010101010111011",
"0101010101001010",
"0111010111110110",
"0011101101011100",
"0001111011111000",
"0000011111100000"
);
begin
data <= BALL(conv_integer(addr));
end content;
|
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
use work.caph_flow_pkg.caph_ports_t;
package caph_external_component is
component caph_toplevel is
generic (
IN_SIZE :positive;
OUT_SIZE :positive;
INPUT_FREQ : positive;
IMAGE_WIDTH : positive;
IMAGE_HEIGHT: positive;
USE_PORTS : string :="NO";
NB_PORTS: positive;
MEM_ADDR_BUS_SIZE : POSITIVE := 4;
CLK_PROC_FREQ : positive;
CLK_CAPH_FREQ : positive
);
port (
clk_proc : in std_logic;
clk_caph : in std_logic;
reset : in std_logic;
in_data: in std_logic_vector(IN_SIZE-1 downto 0);
in_fv : in std_logic;
in_dv : in std_logic;
out_data : out std_logic_vector(OUT_SIZE-1 downto 0) ;
out_fv : out std_logic;
out_dv : out std_logic;
-- add param interface
-- param_addr_o: out std_logic_vector(MEM_ADDR_BUS_SIZE-1 DOWNTO 0);
-- param_data_i : in std_logic_vector(15 downto 0);
-- update_port_i : in std_logic
------ bus_sl ------
addr_rel_i : in std_logic_vector(4 downto 0);
wr_i : in std_logic;
rd_i : in std_logic;
datawr_i : in std_logic_vector(31 downto 0);
datard_o : out std_logic_vector(31 downto 0)
);
end component;
component params_to_ports
generic (
NB_PORTS: positive:= 1
);
port(
update_i : in std_logic;
param_data_i : in std_logic_vector(31 downto 0);
-- array of ports
ports : out caph_ports_t;
clk_i : in std_logic;
rst_n_i :in std_logic
);
end component;
component caph_pll
GENERIC
(
INPUT_FREQ: positive := 48
);
PORT
(
inclk0 : IN STD_LOGIC := '0';
c0 : OUT STD_LOGIC
);
END component;
component tokenize_flow is
generic (
DATA_INPUT_SIZE: integer := 8;
TOKEN_HEADER_SIZE: integer := 2;
TOKEN_SIZE: integer := 10;
IMAGE_WIDTH : integer := 500;
IMAGE_HEIGHT : integer := 2
);
port (
clk_i : in std_logic;
rst_n_i : in std_logic;
dv_i : in std_logic;
enable_i : in std_logic;
data_i: in std_logic_vector(DATA_INPUT_SIZE-1 downto 0);
imwidth_i : in std_LOGIC_VECTOR(31 downto 0);
imheight_i : in std_LOGIC_VECTOR(31 downto 0);
clk_caph_i:in std_logic; -- clk fifo = clk_pixelx2
fifo_full_i:in std_logic; --fifo_full input
token_o : out std_logic_vector(TOKEN_SIZE-1 downto 0);
wr_fifo_o:out std_logic -- write fifo
);
end component;
component untokenize_flow is
generic(
IMAGE_WIDTH:integer := 320;
IMAGE_HEIGHT:integer := 240;
TOKEN_SIZE: integer := 10;
SIZE:integer:=8
);
port (
clk_caph: in std_logic;
clk_proc: in std_logic;
rst_n_i : in std_logic;
fifo_empty: in std_logic;
data_i : in std_logic_vector(TOKEN_SIZE-1 downto 0);
imwidth_i : in std_LOGIC_VECTOR(31 downto 0);
imheight_i : in std_LOGIC_VECTOR(31 downto 0);
fifo_unpile: out std_logic;
frame_valid_o :out std_logic;
data_valid_o :out std_logic;
data_o : out std_logic_vector (SIZE-1 downto 0)
);
end component;
component packet_generator
port (
rst_n_i : in std_logic;
clk_i : in std_logic;
frame_valid_i : in std_logic;
data_valid_i : in std_logic;
data_i : in std_logic_vector(7 downto 0);
frame_valid_o : out std_logic;
data_valid_o : out std_logic;
data_o : out std_logic_vector(15 downto 0)
);
end component;
component bus2caph
generic (
NB_PORTS:positive := 0
);
port(
clk_i : in std_logic;
rst_n_i : in std_logic;
-- quartus declaration
addr_i : in std_logic_vector(3 DOWNTO 0);
wr_i : in std_logic;
datawr_i : in std_logic_vector(31 downto 0);
enable_o : out std_logic;
-- port_o : out std_logic_vector(31 downto 0);
ports: out caph_ports_t;
imwidth_o : out std_logic_vector(31 downto 0);
imheight_o : out std_logic_vector(31 downto 0)
);
end component;
-- OLD components
component tokenize_mt9
generic (SIZE: integer := 10);
port (
clk_i : in std_logic;
rst_n_i : in std_logic;
frame_valid_i : in std_logic;
data_valid_i : in std_logic;
data_i: in std_logic_vector(7 downto 0);
token_o : out std_logic_vector(SIZE-1 downto 0);
-- CAPH fifo management
clk_caph_i:in std_logic; -- clk fifo = clk_pixelx2
fifo_full_i:in std_logic; --fifo_full input
wr_fifo_o:out std_logic -- write fifo
);
end component;
component untokenize_mt9
generic(SIZE:integer:=10);
port (
clk_i: in std_logic;
rst_n_i : in std_logic;
fifo_empty: in std_logic;
data_i : in std_logic_vector(SIZE-1 downto 0);
fifo_unpile: out std_logic;
frame_valid_o :out std_logic;
data_valid_o :out std_logic;
data_o : out std_logic_vector (7 downto 0)
);
end component;
end caph_external_component;
|
-- megafunction wizard: %LPM_SHIFTREG%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: LPM_SHIFTREG
-- ============================================================
-- File Name: lpm_shiftreg1.vhd
-- Megafunction Name(s):
-- LPM_SHIFTREG
--
-- Simulation Library Files(s):
-- lpm
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 13.1.0 Build 162 10/23/2013 SJ Full Version
-- ************************************************************
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
--(including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY lpm_shiftreg1 IS
PORT
(
clock : IN STD_LOGIC ;
shiftin : IN STD_LOGIC ;
q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
shiftout : OUT STD_LOGIC
);
END lpm_shiftreg1;
ARCHITECTURE SYN OF lpm_shiftreg1 IS
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL sub_wire1 : STD_LOGIC ;
COMPONENT lpm_shiftreg
GENERIC (
lpm_direction : STRING;
lpm_type : STRING;
lpm_width : NATURAL
);
PORT (
clock : IN STD_LOGIC ;
q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
shiftin : IN STD_LOGIC ;
shiftout : OUT STD_LOGIC
);
END COMPONENT;
BEGIN
q <= sub_wire0(7 DOWNTO 0);
shiftout <= sub_wire1;
LPM_SHIFTREG_component : LPM_SHIFTREG
GENERIC MAP (
lpm_direction => "LEFT",
lpm_type => "LPM_SHIFTREG",
lpm_width => 8
)
PORT MAP (
clock => clock,
shiftin => shiftin,
q => sub_wire0,
shiftout => sub_wire1
);
END SYN;
-- ============================================================
-- CNX file retrieval info
-- ============================================================
-- Retrieval info: PRIVATE: ACLR NUMERIC "0"
-- Retrieval info: PRIVATE: ALOAD NUMERIC "0"
-- Retrieval info: PRIVATE: ASET NUMERIC "0"
-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1"
-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0"
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
-- Retrieval info: PRIVATE: LeftShift NUMERIC "1"
-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0"
-- Retrieval info: PRIVATE: Q_OUT NUMERIC "1"
-- Retrieval info: PRIVATE: SCLR NUMERIC "0"
-- Retrieval info: PRIVATE: SLOAD NUMERIC "0"
-- Retrieval info: PRIVATE: SSET NUMERIC "0"
-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1"
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1"
-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "1"
-- Retrieval info: PRIVATE: nBit NUMERIC "8"
-- Retrieval info: PRIVATE: new_diagram STRING "1"
-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "LEFT"
-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG"
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
-- Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL "shiftin"
-- Retrieval info: USED_PORT: shiftout 0 0 0 0 OUTPUT NODEFVAL "shiftout"
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0
-- Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0
-- Retrieval info: CONNECT: shiftout 0 0 0 0 @shiftout 0 0 0 0
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.vhd TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.inc FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.bsf TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1_inst.vhd FALSE
-- Retrieval info: LIB_FILE: lpm
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity test is
port (
a_in : in std_ulogic_vector(9 downto 0);
b_out : out std_ulogic
);
end entity test;
architecture behaviour of test is
type array_type_t is array(0 to 1023) of std_ulogic;
constant ary : array_type_t := (
2#0000000010# => '1',
2#0100000010# => '1',
2#1000000010# => '1',
2#1100000010# => '1',
others => '0'
);
begin
b_out <= ary(to_integer(unsigned(a_in)));
end architecture behaviour;
|
library IEEE;
use IEEE.std_logic_1164.all;
entity fluxo_dados is
port ();
end fluxo_dados;
architecture estrutural of fluxo_dados is
component divisor is
port(
clock : in std_logic;
reset : in std_logic;
enable : in std_logic;
amostra : out std_logic;
conta4 : out std_logic_vector(1 downto 0);
conta8 : out std_logic_vector(3 downto 0));
end component;
begin
end estrutural;
|
-- This file is automatically generated by a matlab script
--
-- Do not modify directly!
--
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_arith.all;
use IEEE.STD_LOGIC_signed.all;
package sine_lut_pkg is
constant PHASE_WIDTH : integer := 8;
constant AMPL_WIDTH : integer := 12;
type lut_type is array(0 to 2**(PHASE_WIDTH-2)-1) of std_logic_vector(AMPL_WIDTH-1 downto 0);
constant sine_lut : lut_type := (
conv_std_logic_vector(0,AMPL_WIDTH),
conv_std_logic_vector(50,AMPL_WIDTH),
conv_std_logic_vector(100,AMPL_WIDTH),
conv_std_logic_vector(151,AMPL_WIDTH),
conv_std_logic_vector(201,AMPL_WIDTH),
conv_std_logic_vector(251,AMPL_WIDTH),
conv_std_logic_vector(300,AMPL_WIDTH),
conv_std_logic_vector(350,AMPL_WIDTH),
conv_std_logic_vector(399,AMPL_WIDTH),
conv_std_logic_vector(449,AMPL_WIDTH),
conv_std_logic_vector(497,AMPL_WIDTH),
conv_std_logic_vector(546,AMPL_WIDTH),
conv_std_logic_vector(594,AMPL_WIDTH),
conv_std_logic_vector(642,AMPL_WIDTH),
conv_std_logic_vector(690,AMPL_WIDTH),
conv_std_logic_vector(737,AMPL_WIDTH),
conv_std_logic_vector(783,AMPL_WIDTH),
conv_std_logic_vector(830,AMPL_WIDTH),
conv_std_logic_vector(875,AMPL_WIDTH),
conv_std_logic_vector(920,AMPL_WIDTH),
conv_std_logic_vector(965,AMPL_WIDTH),
conv_std_logic_vector(1009,AMPL_WIDTH),
conv_std_logic_vector(1052,AMPL_WIDTH),
conv_std_logic_vector(1095,AMPL_WIDTH),
conv_std_logic_vector(1137,AMPL_WIDTH),
conv_std_logic_vector(1179,AMPL_WIDTH),
conv_std_logic_vector(1219,AMPL_WIDTH),
conv_std_logic_vector(1259,AMPL_WIDTH),
conv_std_logic_vector(1299,AMPL_WIDTH),
conv_std_logic_vector(1337,AMPL_WIDTH),
conv_std_logic_vector(1375,AMPL_WIDTH),
conv_std_logic_vector(1411,AMPL_WIDTH),
conv_std_logic_vector(1447,AMPL_WIDTH),
conv_std_logic_vector(1483,AMPL_WIDTH),
conv_std_logic_vector(1517,AMPL_WIDTH),
conv_std_logic_vector(1550,AMPL_WIDTH),
conv_std_logic_vector(1582,AMPL_WIDTH),
conv_std_logic_vector(1614,AMPL_WIDTH),
conv_std_logic_vector(1644,AMPL_WIDTH),
conv_std_logic_vector(1674,AMPL_WIDTH),
conv_std_logic_vector(1702,AMPL_WIDTH),
conv_std_logic_vector(1729,AMPL_WIDTH),
conv_std_logic_vector(1756,AMPL_WIDTH),
conv_std_logic_vector(1781,AMPL_WIDTH),
conv_std_logic_vector(1805,AMPL_WIDTH),
conv_std_logic_vector(1828,AMPL_WIDTH),
conv_std_logic_vector(1850,AMPL_WIDTH),
conv_std_logic_vector(1871,AMPL_WIDTH),
conv_std_logic_vector(1891,AMPL_WIDTH),
conv_std_logic_vector(1910,AMPL_WIDTH),
conv_std_logic_vector(1927,AMPL_WIDTH),
conv_std_logic_vector(1944,AMPL_WIDTH),
conv_std_logic_vector(1959,AMPL_WIDTH),
conv_std_logic_vector(1973,AMPL_WIDTH),
conv_std_logic_vector(1986,AMPL_WIDTH),
conv_std_logic_vector(1997,AMPL_WIDTH),
conv_std_logic_vector(2008,AMPL_WIDTH),
conv_std_logic_vector(2017,AMPL_WIDTH),
conv_std_logic_vector(2025,AMPL_WIDTH),
conv_std_logic_vector(2032,AMPL_WIDTH),
conv_std_logic_vector(2037,AMPL_WIDTH),
conv_std_logic_vector(2041,AMPL_WIDTH),
conv_std_logic_vector(2045,AMPL_WIDTH),
conv_std_logic_vector(2045,AMPL_WIDTH)
);
end sine_lut_pkg;
package body sine_lut_pkg is
end sine_lut_pkg; |
-- This file is automatically generated by a matlab script
--
-- Do not modify directly!
--
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_arith.all;
use IEEE.STD_LOGIC_signed.all;
package sine_lut_pkg is
constant PHASE_WIDTH : integer := 8;
constant AMPL_WIDTH : integer := 12;
type lut_type is array(0 to 2**(PHASE_WIDTH-2)-1) of std_logic_vector(AMPL_WIDTH-1 downto 0);
constant sine_lut : lut_type := (
conv_std_logic_vector(0,AMPL_WIDTH),
conv_std_logic_vector(50,AMPL_WIDTH),
conv_std_logic_vector(100,AMPL_WIDTH),
conv_std_logic_vector(151,AMPL_WIDTH),
conv_std_logic_vector(201,AMPL_WIDTH),
conv_std_logic_vector(251,AMPL_WIDTH),
conv_std_logic_vector(300,AMPL_WIDTH),
conv_std_logic_vector(350,AMPL_WIDTH),
conv_std_logic_vector(399,AMPL_WIDTH),
conv_std_logic_vector(449,AMPL_WIDTH),
conv_std_logic_vector(497,AMPL_WIDTH),
conv_std_logic_vector(546,AMPL_WIDTH),
conv_std_logic_vector(594,AMPL_WIDTH),
conv_std_logic_vector(642,AMPL_WIDTH),
conv_std_logic_vector(690,AMPL_WIDTH),
conv_std_logic_vector(737,AMPL_WIDTH),
conv_std_logic_vector(783,AMPL_WIDTH),
conv_std_logic_vector(830,AMPL_WIDTH),
conv_std_logic_vector(875,AMPL_WIDTH),
conv_std_logic_vector(920,AMPL_WIDTH),
conv_std_logic_vector(965,AMPL_WIDTH),
conv_std_logic_vector(1009,AMPL_WIDTH),
conv_std_logic_vector(1052,AMPL_WIDTH),
conv_std_logic_vector(1095,AMPL_WIDTH),
conv_std_logic_vector(1137,AMPL_WIDTH),
conv_std_logic_vector(1179,AMPL_WIDTH),
conv_std_logic_vector(1219,AMPL_WIDTH),
conv_std_logic_vector(1259,AMPL_WIDTH),
conv_std_logic_vector(1299,AMPL_WIDTH),
conv_std_logic_vector(1337,AMPL_WIDTH),
conv_std_logic_vector(1375,AMPL_WIDTH),
conv_std_logic_vector(1411,AMPL_WIDTH),
conv_std_logic_vector(1447,AMPL_WIDTH),
conv_std_logic_vector(1483,AMPL_WIDTH),
conv_std_logic_vector(1517,AMPL_WIDTH),
conv_std_logic_vector(1550,AMPL_WIDTH),
conv_std_logic_vector(1582,AMPL_WIDTH),
conv_std_logic_vector(1614,AMPL_WIDTH),
conv_std_logic_vector(1644,AMPL_WIDTH),
conv_std_logic_vector(1674,AMPL_WIDTH),
conv_std_logic_vector(1702,AMPL_WIDTH),
conv_std_logic_vector(1729,AMPL_WIDTH),
conv_std_logic_vector(1756,AMPL_WIDTH),
conv_std_logic_vector(1781,AMPL_WIDTH),
conv_std_logic_vector(1805,AMPL_WIDTH),
conv_std_logic_vector(1828,AMPL_WIDTH),
conv_std_logic_vector(1850,AMPL_WIDTH),
conv_std_logic_vector(1871,AMPL_WIDTH),
conv_std_logic_vector(1891,AMPL_WIDTH),
conv_std_logic_vector(1910,AMPL_WIDTH),
conv_std_logic_vector(1927,AMPL_WIDTH),
conv_std_logic_vector(1944,AMPL_WIDTH),
conv_std_logic_vector(1959,AMPL_WIDTH),
conv_std_logic_vector(1973,AMPL_WIDTH),
conv_std_logic_vector(1986,AMPL_WIDTH),
conv_std_logic_vector(1997,AMPL_WIDTH),
conv_std_logic_vector(2008,AMPL_WIDTH),
conv_std_logic_vector(2017,AMPL_WIDTH),
conv_std_logic_vector(2025,AMPL_WIDTH),
conv_std_logic_vector(2032,AMPL_WIDTH),
conv_std_logic_vector(2037,AMPL_WIDTH),
conv_std_logic_vector(2041,AMPL_WIDTH),
conv_std_logic_vector(2045,AMPL_WIDTH),
conv_std_logic_vector(2045,AMPL_WIDTH)
);
end sine_lut_pkg;
package body sine_lut_pkg is
end sine_lut_pkg; |
library verilog;
use verilog.vl_types.all;
entity \ABS\ is
port(
data : in vl_logic_vector(29 downto 0);
result : out vl_logic_vector(29 downto 0)
);
end \ABS\;
|
library verilog;
use verilog.vl_types.all;
entity \ABS\ is
port(
data : in vl_logic_vector(29 downto 0);
result : out vl_logic_vector(29 downto 0)
);
end \ABS\;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.types.all;
entity BlkRAM is
port (
clk : in std_logic;
addr : in blkram_addr;
inst : out instruction_t := (others => '0');
w : in blkram_write_t);
end entity;
architecture behavioral of BlkRAM is
type blkram_t is array (0 to 16383) of instruction_t;
signal RAM : blkram_t := (
0 => "01010000000000000011111111101011",
16363 => "00010100000111100000000000000000",
16364 => "00101000000111010000000000001100",
16365 => "01011100000000010000000000000010",
16366 => "01011100000000100000000000000010",
16367 => "00011100001000010000000000001000",
16368 => "01000000001000100000100000000101",
16369 => "01011100000000000000000000000100",
16370 => "00010100000000100000000000000000",
16371 => "00000000010000100000000000000001",
16372 => "01011100000000110000000000000010",
16373 => "00011100011000110000000000001000",
16374 => "01011100000001000000000000000010",
16375 => "01000000100000110001100000000101",
16376 => "00011100011000110000000000001000",
16377 => "01011100000001000000000000000010",
16378 => "01000000100000110001100000000101",
16379 => "00011100011000110000000000001000",
16380 => "01011100000001000000000000000010",
16381 => "01000000100000110001100000000101",
16382 => "01011100011000000000000000000101",
16383 => "10001000010000010011111111110011",
others => (others => '0'));
attribute ram_style : string;
attribute ram_style of RAM : signal is "block";
begin
blk : process(clk)
begin
if rising_edge(clk) then
inst <= RAM(to_integer(unsigned(addr(13 downto 0))));
if w.enable then
RAM(to_integer(unsigned(w.addr(13 downto 0)))) <= w.inst;
end if;
end if;
end process;
end behavioral;
|
--------------------------------------------------------------------------------
--
-- BLK MEM GEN v6.2 Core - Top-level wrapper
--
--------------------------------------------------------------------------------
--
-- (c) Copyright 2006-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
--------------------------------------------------------------------------------
--
-- Filename: bmg_wrapper.vhd
--
-- Description:
-- This is the top-level BMG wrapper (over BMG core).
--
--------------------------------------------------------------------------------
-- Author: IP Solutions Division
--
-- History: August 31, 2005 - First Release
--------------------------------------------------------------------------------
--
-- Configured Core Parameter Values:
-- (Refer to the SIM Parameters table in the datasheet for more information on
-- the these parameters.)
-- C_FAMILY : spartan6
-- C_XDEVICEFAMILY : spartan6
-- C_INTERFACE_TYPE : 0
-- C_AXI_TYPE : 1
-- C_AXI_SLAVE_TYPE : 0
-- C_AXI_ID_WIDTH : 4
-- C_MEM_TYPE : 3
-- C_BYTE_SIZE : 9
-- C_ALGORITHM : 1
-- C_PRIM_TYPE : 1
-- C_LOAD_INIT_FILE : 1
-- C_INIT_FILE_NAME : ROM_4K.mif
-- C_USE_DEFAULT_DATA : 0
-- C_DEFAULT_DATA : 0
-- C_RST_TYPE : SYNC
-- C_HAS_RSTA : 0
-- C_RST_PRIORITY_A : CE
-- C_RSTRAM_A : 0
-- C_INITA_VAL : 0
-- C_HAS_ENA : 1
-- C_HAS_REGCEA : 0
-- C_USE_BYTE_WEA : 0
-- C_WEA_WIDTH : 1
-- C_WRITE_MODE_A : WRITE_FIRST
-- C_WRITE_WIDTH_A : 16
-- C_READ_WIDTH_A : 16
-- C_WRITE_DEPTH_A : 4096
-- C_READ_DEPTH_A : 4096
-- C_ADDRA_WIDTH : 12
-- C_HAS_RSTB : 0
-- C_RST_PRIORITY_B : CE
-- C_RSTRAM_B : 0
-- C_INITB_VAL : 0
-- C_HAS_ENB : 0
-- C_HAS_REGCEB : 0
-- C_USE_BYTE_WEB : 0
-- C_WEB_WIDTH : 1
-- C_WRITE_MODE_B : WRITE_FIRST
-- C_WRITE_WIDTH_B : 16
-- C_READ_WIDTH_B : 16
-- C_WRITE_DEPTH_B : 4096
-- C_READ_DEPTH_B : 4096
-- C_ADDRB_WIDTH : 12
-- C_HAS_MEM_OUTPUT_REGS_A : 0
-- C_HAS_MEM_OUTPUT_REGS_B : 0
-- C_HAS_MUX_OUTPUT_REGS_A : 0
-- C_HAS_MUX_OUTPUT_REGS_B : 0
-- C_HAS_SOFTECC_INPUT_REGS_A : 0
-- C_HAS_SOFTECC_OUTPUT_REGS_B : 0
-- C_MUX_PIPELINE_STAGES : 0
-- C_USE_ECC : 0
-- C_USE_SOFTECC : 0
-- C_HAS_INJECTERR : 0
-- C_SIM_COLLISION_CHECK : ALL
-- C_COMMON_CLK : 0
-- C_DISABLE_WARN_BHV_COLL : 1
-- C_DISABLE_WARN_BHV_RANGE : 1
--------------------------------------------------------------------------------
-- Library Declarations
--------------------------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
LIBRARY UNISIM;
USE UNISIM.VCOMPONENTS.ALL;
--------------------------------------------------------------------------------
-- Entity Declaration
--------------------------------------------------------------------------------
ENTITY bmg_wrapper IS
PORT (
--Port A
CLKA : IN STD_LOGIC;
RSTA : IN STD_LOGIC; --opt port
ENA : IN STD_LOGIC; --optional port
REGCEA : IN STD_LOGIC; --optional port
WEA : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
ADDRA : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
DINA : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
DOUTA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
--Port B
CLKB : IN STD_LOGIC;
RSTB : IN STD_LOGIC; --opt port
ENB : IN STD_LOGIC; --optional port
REGCEB : IN STD_LOGIC; --optional port
WEB : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
ADDRB : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
DINB : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
DOUTB : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
--ECC
INJECTSBITERR : IN STD_LOGIC; --optional port
INJECTDBITERR : IN STD_LOGIC; --optional port
SBITERR : OUT STD_LOGIC; --optional port
DBITERR : OUT STD_LOGIC; --optional port
RDADDRECC : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); --optional port
-- AXI BMG Input and Output Port Declarations
-- AXI Global Signals
S_ACLK : IN STD_LOGIC;
S_AXI_AWID : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
S_AXI_AWADDR : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
S_AXI_AWLEN : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
S_AXI_AWSIZE : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
S_AXI_AWBURST : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
S_AXI_AWVALID : IN STD_LOGIC;
S_AXI_AWREADY : OUT STD_LOGIC;
S_AXI_WDATA : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
S_AXI_WSTRB : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
S_AXI_WLAST : IN STD_LOGIC;
S_AXI_WVALID : IN STD_LOGIC;
S_AXI_WREADY : OUT STD_LOGIC;
S_AXI_BID : OUT STD_LOGIC_VECTOR(3 DOWNTO 0):= (OTHERS => '0');
S_AXI_BRESP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
S_AXI_BVALID : OUT STD_LOGIC;
S_AXI_BREADY : IN STD_LOGIC;
-- AXI Full/Lite Slave Read (Write side)
S_AXI_ARID : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
S_AXI_ARADDR : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
S_AXI_ARLEN : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
S_AXI_ARSIZE : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
S_AXI_ARBURST : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
S_AXI_ARVALID : IN STD_LOGIC;
S_AXI_ARREADY : OUT STD_LOGIC;
S_AXI_RID : OUT STD_LOGIC_VECTOR(3 DOWNTO 0):= (OTHERS => '0');
S_AXI_RDATA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
S_AXI_RRESP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
S_AXI_RLAST : OUT STD_LOGIC;
S_AXI_RVALID : OUT STD_LOGIC;
S_AXI_RREADY : IN STD_LOGIC;
-- AXI Full/Lite Sideband Signals
S_AXI_INJECTSBITERR : IN STD_LOGIC;
S_AXI_INJECTDBITERR : IN STD_LOGIC;
S_AXI_SBITERR : OUT STD_LOGIC;
S_AXI_DBITERR : OUT STD_LOGIC;
S_AXI_RDADDRECC : OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
S_ARESETN : IN STD_LOGIC
);
END bmg_wrapper;
ARCHITECTURE xilinx OF bmg_wrapper IS
COMPONENT ROM_4K_top IS
PORT (
--Port A
ENA : IN STD_LOGIC; --opt port
ADDRA : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
DOUTA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
CLKA : IN STD_LOGIC
);
END COMPONENT;
BEGIN
bmg0 : ROM_4K_top
PORT MAP (
--Port A
ENA => ENA,
ADDRA => ADDRA,
DOUTA => DOUTA,
CLKA => CLKA
);
END xilinx;
|
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
--
-- .. hwt-autodoc::
--
ENTITY ParametrizationExample IS
GENERIC(
PARAM_0 : INTEGER := 0;
PARAM_10 : INTEGER := 10;
PARAM_1_sll_512 : STD_LOGIC_VECTOR(512 DOWNTO 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
PARAM_1_sll_512_py_int : STRING := "13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084096"
);
PORT(
din : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
dout : OUT STD_LOGIC_VECTOR(19 DOWNTO 0)
);
END ENTITY;
ARCHITECTURE rtl OF ParametrizationExample IS
BEGIN
dout <= din & din;
ASSERT PARAM_0 = 0 REPORT "Generated only for this value" SEVERITY failure;
ASSERT PARAM_10 = 10 REPORT "Generated only for this value" SEVERITY failure;
ASSERT PARAM_1_sll_512 = "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" REPORT "Generated only for this value" SEVERITY failure;
ASSERT PARAM_1_sll_512_py_int = "13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084096" REPORT "Generated only for this value" SEVERITY failure;
END ARCHITECTURE;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library work;
use work.zpu_config.all;
entity wbarb2_1 is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master 0 signals
m0_wb_dat_o: out std_logic_vector(31 downto 0);
m0_wb_dat_i: in std_logic_vector(31 downto 0);
m0_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m0_wb_sel_i: in std_logic_vector(3 downto 0);
m0_wb_cti_i: in std_logic_vector(2 downto 0);
m0_wb_we_i: in std_logic;
m0_wb_cyc_i: in std_logic;
m0_wb_stb_i: in std_logic;
m0_wb_stall_o: out std_logic;
m0_wb_ack_o: out std_logic;
-- Master 1 signals
m1_wb_dat_o: out std_logic_vector(31 downto 0);
m1_wb_dat_i: in std_logic_vector(31 downto 0);
m1_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m1_wb_sel_i: in std_logic_vector(3 downto 0);
m1_wb_cti_i: in std_logic_vector(2 downto 0);
m1_wb_we_i: in std_logic;
m1_wb_cyc_i: in std_logic;
m1_wb_stb_i: in std_logic;
m1_wb_ack_o: out std_logic;
m1_wb_stall_o: out std_logic;
-- Slave signals
s0_wb_dat_i: in std_logic_vector(31 downto 0);
s0_wb_dat_o: out std_logic_vector(31 downto 0);
s0_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s0_wb_sel_o: out std_logic_vector(3 downto 0);
s0_wb_cti_o: out std_logic_vector(2 downto 0);
s0_wb_we_o: out std_logic;
s0_wb_cyc_o: out std_logic;
s0_wb_stb_o: out std_logic;
s0_wb_ack_i: in std_logic;
s0_wb_stall_i: in std_logic
);
end entity wbarb2_1;
architecture behave of wbarb2_1 is
signal current_master: std_logic;
signal next_master: std_logic;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
current_master <= '0';
else
current_master <= next_master;
end if;
end if;
end process;
process(current_master, m0_wb_cyc_i, m1_wb_cyc_i)
begin
next_master <= current_master;
case current_master is
when '0' =>
if m0_wb_cyc_i='0' then
if m1_wb_cyc_i='1' then
next_master <= '1';
end if;
end if;
when '1' =>
if m1_wb_cyc_i='0' then
if m0_wb_cyc_i='1' then
next_master <= '0';
end if;
end if;
when others =>
end case;
end process;
-- Muxers for slave
process(current_master,
m0_wb_dat_i, m0_wb_adr_i, m0_wb_sel_i, m0_wb_cti_i, m0_wb_we_i, m0_wb_cyc_i, m0_wb_stb_i,
m1_wb_dat_i, m1_wb_adr_i, m1_wb_sel_i, m1_wb_cti_i, m1_wb_we_i, m1_wb_cyc_i, m1_wb_stb_i)
begin
case current_master is
when '0' =>
s0_wb_dat_o <= m0_wb_dat_i;
s0_wb_adr_o <= m0_wb_adr_i;
s0_wb_sel_o <= m0_wb_sel_i;
s0_wb_cti_o <= m0_wb_cti_i;
s0_wb_we_o <= m0_wb_we_i;
s0_wb_cyc_o <= m0_wb_cyc_i;
s0_wb_stb_o <= m0_wb_stb_i;
when '1' =>
s0_wb_dat_o <= m1_wb_dat_i;
s0_wb_adr_o <= m1_wb_adr_i;
s0_wb_sel_o <= m1_wb_sel_i;
s0_wb_cti_o <= m1_wb_cti_i;
s0_wb_we_o <= m1_wb_we_i;
s0_wb_cyc_o <= m1_wb_cyc_i;
s0_wb_stb_o <= m1_wb_stb_i;
when others =>
null;
end case;
end process;
-- Muxers/sel for masters
m0_wb_dat_o <= s0_wb_dat_i;
m1_wb_dat_o <= s0_wb_dat_i;
-- Ack
m0_wb_ack_o <= s0_wb_ack_i when current_master='0' else '0';
m1_wb_ack_o <= s0_wb_ack_i when current_master='1' else '0';
m0_wb_stall_o <= s0_wb_stall_i when current_master='0' else '1';
m1_wb_stall_o <= s0_wb_stall_i when current_master='1' else '1';
end behave;
|
-- This file is not intended for synthesis, is is present so that simulators
-- see a complete view of the system.
-- You may use the entity declaration from this file as the basis for a
-- component declaration in a VHDL file instantiating this entity.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
entity Add_Frame is
port (
Avalon_MM_Slave_address : in std_logic_vector(3-1 downto 0);
Avalon_MM_Slave_write : in std_logic;
Avalon_MM_Slave_writedata : in std_logic_vector(32-1 downto 0);
Avalon_ST_Sink_data : in std_logic_vector(24-1 downto 0);
Avalon_ST_Sink_endofpacket : in std_logic;
Avalon_ST_Sink_ready : out std_logic;
Avalon_ST_Sink_startofpacket : in std_logic;
Avalon_ST_Sink_valid : in std_logic;
Avalon_ST_Source_data : out std_logic_vector(24-1 downto 0);
Avalon_ST_Source_endofpacket : out std_logic;
Avalon_ST_Source_ready : in std_logic;
Avalon_ST_Source_startofpacket : out std_logic;
Avalon_ST_Source_valid : out std_logic;
Clock : in std_logic;
aclr : in std_logic
);
end entity Add_Frame;
architecture rtl of Add_Frame is
component Add_Frame_GN is
port (
Avalon_MM_Slave_address : in std_logic_vector(3-1 downto 0);
Avalon_MM_Slave_write : in std_logic;
Avalon_MM_Slave_writedata : in std_logic_vector(32-1 downto 0);
Avalon_ST_Sink_data : in std_logic_vector(24-1 downto 0);
Avalon_ST_Sink_endofpacket : in std_logic;
Avalon_ST_Sink_ready : out std_logic;
Avalon_ST_Sink_startofpacket : in std_logic;
Avalon_ST_Sink_valid : in std_logic;
Avalon_ST_Source_data : out std_logic_vector(24-1 downto 0);
Avalon_ST_Source_endofpacket : out std_logic;
Avalon_ST_Source_ready : in std_logic;
Avalon_ST_Source_startofpacket : out std_logic;
Avalon_ST_Source_valid : out std_logic;
Clock : in std_logic;
aclr : in std_logic
);
end component Add_Frame_GN;
begin
Add_Frame_GN_0: if true generate
inst_Add_Frame_GN_0: Add_Frame_GN
port map(Avalon_MM_Slave_address => Avalon_MM_Slave_address, Avalon_MM_Slave_write => Avalon_MM_Slave_write, Avalon_MM_Slave_writedata => Avalon_MM_Slave_writedata, Avalon_ST_Sink_data => Avalon_ST_Sink_data, Avalon_ST_Sink_endofpacket => Avalon_ST_Sink_endofpacket, Avalon_ST_Sink_ready => Avalon_ST_Sink_ready, Avalon_ST_Sink_startofpacket => Avalon_ST_Sink_startofpacket, Avalon_ST_Sink_valid => Avalon_ST_Sink_valid, Avalon_ST_Source_data => Avalon_ST_Source_data, Avalon_ST_Source_endofpacket => Avalon_ST_Source_endofpacket, Avalon_ST_Source_ready => Avalon_ST_Source_ready, Avalon_ST_Source_startofpacket => Avalon_ST_Source_startofpacket, Avalon_ST_Source_valid => Avalon_ST_Source_valid, Clock => Clock, aclr => aclr);
end generate;
end architecture rtl;
|
-- -*- vhdl -*-
-------------------------------------------------------------------------------
-- Copyright (c) 2012, The CARPE Project, All rights reserved. --
-- See the AUTHORS file for individual contributors. --
-- --
-- Copyright and related rights are licensed under the Solderpad --
-- Hardware License, Version 0.51 (the "License"); you may not use this --
-- file except in compliance with the License. You may obtain a copy of --
-- the License at http://solderpad.org/licenses/SHL-0.51. --
-- --
-- Unless required by applicable law or agreed to in writing, software, --
-- hardware and materials distributed under this License is distributed --
-- on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, --
-- either express or implied. See the License for the specific language --
-- governing permissions and limitations under the License. --
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library util;
use util.types_pkg.all;
use work.cpu_l1mem_inst_cache_config_pkg.all;
package cpu_l1mem_inst_cache_replace_none_pkg is
constant cpu_l1mem_inst_cache_replace_none_state_bits : natural := 0;
subtype cpu_l1mem_inst_cache_replace_none_state_type is std_ulogic_vector(cpu_l1mem_inst_cache_replace_none_state_bits-1 downto 0);
type cpu_l1mem_inst_cache_replace_none_ctrl_in_type is record
re : std_ulogic;
we : std_ulogic;
end record;
type cpu_l1mem_inst_cache_replace_none_dp_in_type is record
rindex : std_ulogic_vector(cpu_l1mem_inst_cache_index_bits-1 downto 0);
windex : std_ulogic_vector(cpu_l1mem_inst_cache_index_bits-1 downto 0);
wway : std_ulogic_vector(2**cpu_l1mem_inst_cache_log2_assoc-1 downto 0);
wstate : cpu_l1mem_inst_cache_replace_none_state_type;
end record;
type cpu_l1mem_inst_cache_replace_none_dp_out_type is record
rway : std_ulogic_vector(2**cpu_l1mem_inst_cache_log2_assoc-1 downto 0);
rstate : cpu_l1mem_inst_cache_replace_none_state_type;
end record;
end package;
|
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003 - 2008, Gaisler Research
-- Copyright (C) 2008 - 2013, Aeroflex Gaisler
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-----------------------------------------------------------------------------
-- Entity: various
-- File: mem_gen_gen.vhd
-- Author: Jiri Gaisler Gaisler Research
-- Description: Behavioural memory generators
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_syncram is
generic ( abits : integer := 10; dbits : integer := 8 );
port (
clk : in std_ulogic;
address : in std_logic_vector((abits -1) downto 0);
datain : in std_logic_vector((dbits -1) downto 0);
dataout : out std_logic_vector((dbits -1) downto 0);
write : in std_ulogic
);
end;
architecture behavioral of generic_syncram is
type mem is array(0 to (2**abits -1))
of std_logic_vector((dbits -1) downto 0);
signal memarr : mem;
signal ra : std_logic_vector((abits -1) downto 0);
begin
main : process(clk)
begin
if rising_edge(clk) then
if write = '1' then
memarr(conv_integer(address)) <= datain;
end if;
ra <= address;
end if;
end process;
dataout <= memarr(conv_integer(ra));
end;
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_syncram_reg is
generic ( abits : integer := 10; dbits : integer := 8 );
port (
clk : in std_ulogic;
address : in std_logic_vector((abits -1) downto 0);
datain : in std_logic_vector((dbits -1) downto 0);
dataout : out std_logic_vector((dbits -1) downto 0);
write : in std_ulogic
);
end;
architecture behavioral of generic_syncram_reg is
type mem is array(0 to (2**abits -1))
of std_logic_vector((dbits -1) downto 0);
signal memarr : mem;
signal ra : std_logic_vector((abits -1) downto 0);
attribute syn_ramstyle : string;
attribute syn_ramstyle of memarr : signal is "registers";
begin
main : process(clk)
begin
if rising_edge(clk) then
if write = '1' then
memarr(conv_integer(address)) <= datain;
end if;
ra <= address;
end if;
end process;
dataout <= memarr(conv_integer(ra));
end;
-- synchronous 2-port ram, common clock
LIBRARY ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_syncram_2p is
generic (
abits : integer := 8;
dbits : integer := 32;
sepclk: integer := 0
);
port (
rclk : in std_ulogic;
wclk : in std_ulogic;
rdaddress: in std_logic_vector (abits -1 downto 0);
wraddress: in std_logic_vector (abits -1 downto 0);
data: in std_logic_vector (dbits -1 downto 0);
wren : in std_ulogic;
q: out std_logic_vector (dbits -1 downto 0)
);
end;
architecture behav of generic_syncram_2p is
type dregtype is array (0 to 2**abits - 1)
of std_logic_vector(dbits -1 downto 0);
signal rfd : dregtype;
begin
wp : process(wclk)
begin
if rising_edge(wclk) then
if wren = '1' then rfd(conv_integer(wraddress)) <= data; end if;
end if;
end process;
oneclk : if sepclk = 0 generate
rp : process(wclk) begin
if rising_edge(wclk) then q <= rfd(conv_integer(rdaddress)); end if;
end process;
end generate;
twoclk : if sepclk = 1 generate
rp : process(rclk) begin
if rising_edge(rclk) then q <= rfd(conv_integer(rdaddress)); end if;
end process;
end generate;
end;
-- synchronous 2-port ram, common clock, flip-flops
LIBRARY ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_syncram_2p_reg is
generic (
abits : integer := 8;
dbits : integer := 32;
sepclk: integer := 0
);
port (
rclk : in std_ulogic;
wclk : in std_ulogic;
rdaddress: in std_logic_vector (abits -1 downto 0);
wraddress: in std_logic_vector (abits -1 downto 0);
data: in std_logic_vector (dbits -1 downto 0);
wren : in std_ulogic;
q: out std_logic_vector (dbits -1 downto 0)
);
end;
architecture behav of generic_syncram_2p_reg is
type dregtype is array (0 to 2**abits - 1)
of std_logic_vector(dbits -1 downto 0);
signal rfd : dregtype;
signal wa, ra : std_logic_vector (abits -1 downto 0);
attribute syn_ramstyle : string;
attribute syn_ramstyle of rfd : signal is "registers";
begin
wp : process(wclk)
begin
if rising_edge(wclk) then
if wren = '1' then rfd(conv_integer(wraddress)) <= data; end if;
end if;
end process;
oneclk : if sepclk = 0 generate
rp : process(wclk) begin
if rising_edge(wclk) then ra <= rdaddress; end if;
end process;
end generate;
twoclk : if sepclk = 1 generate
rp : process(rclk) begin
if rising_edge(rclk) then ra <= rdaddress; end if;
end process;
end generate;
q <= rfd(conv_integer(ra));
end;
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_regfile_3p is
generic (tech : integer := 0; abits : integer := 6; dbits : integer := 32;
wrfst : integer := 0; numregs : integer := 40);
port (
wclk : in std_ulogic;
waddr : in std_logic_vector((abits -1) downto 0);
wdata : in std_logic_vector((dbits -1) downto 0);
we : in std_ulogic;
rclk : in std_ulogic;
raddr1 : in std_logic_vector((abits -1) downto 0);
re1 : in std_ulogic;
rdata1 : out std_logic_vector((dbits -1) downto 0);
raddr2 : in std_logic_vector((abits -1) downto 0);
re2 : in std_ulogic;
rdata2 : out std_logic_vector((dbits -1) downto 0)
);
end;
architecture rtl of generic_regfile_3p is
type mem is array(0 to numregs-1)
of std_logic_vector((dbits -1) downto 0);
signal memarr : mem;
signal ra1, ra2, wa : std_logic_vector((abits -1) downto 0);
signal din : std_logic_vector((dbits -1) downto 0);
signal wr : std_ulogic;
begin
main : process(wclk)
begin
if rising_edge(wclk) then
din <= wdata; wr <= we;
if (we = '1')
-- pragma translate_off
and (conv_integer(waddr) < numregs)
-- pragma translate_on
then wa <= waddr; end if;
if (re1 = '1')
-- pragma translate_off
and (conv_integer(raddr1) < numregs)
-- pragma translate_on
then ra1 <= raddr1; end if;
if (re2 = '1')
-- pragma translate_off
and (conv_integer(raddr2) < numregs)
-- pragma translate_on
then ra2 <= raddr2; end if;
if wr = '1' then
memarr(conv_integer(wa)) <= din;
end if;
end if;
end process;
rdata1 <= din when (wr = '1') and (wa = ra1) and (wrfst = 1)
else memarr(conv_integer(ra1));
rdata2 <= din when (wr = '1') and (wa = ra2) and (wrfst = 1)
else memarr(conv_integer(ra2));
end;
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.stdlib.all;
entity generic_regfile_4p is
generic (tech : integer := 0; abits : integer := 6; dbits : integer := 32;
wrfst : integer := 0; numregs : integer := 40; g0addr: integer := 0);
port (
wclk : in std_ulogic;
waddr : in std_logic_vector((abits -1) downto 0);
wdata : in std_logic_vector((dbits -1) downto 0);
we : in std_ulogic;
rclk : in std_ulogic;
raddr1 : in std_logic_vector((abits -1) downto 0);
re1 : in std_ulogic;
rdata1 : out std_logic_vector((dbits -1) downto 0);
raddr2 : in std_logic_vector((abits -1) downto 0);
re2 : in std_ulogic;
rdata2 : out std_logic_vector((dbits -1) downto 0);
raddr3 : in std_logic_vector((abits -1) downto 0);
re3 : in std_ulogic;
rdata3 : out std_logic_vector((dbits -1) downto 0)
);
end;
architecture rtl of generic_regfile_4p is
type mem is array(0 to numregs-1)
of std_logic_vector((dbits -1) downto 0);
signal memarr : mem;
signal ra1, ra2, ra3, wa : std_logic_vector((abits -1) downto 0);
signal din : std_logic_vector((dbits -1) downto 0);
signal wr : std_ulogic;
begin
main : process(wclk)
begin
if rising_edge(wclk) then
din <= wdata; wr <= we;
if (we = '1')
-- pragma translate_off
and (conv_integer(waddr) < numregs)
-- pragma translate_on
then wa <= waddr; end if;
if (re1 = '1')
-- pragma translate_off
and (conv_integer(raddr1) < numregs)
-- pragma translate_on
then ra1 <= raddr1; end if;
if (re2 = '1')
-- pragma translate_off
and (conv_integer(raddr2) < numregs)
-- pragma translate_on
then ra2 <= raddr2; end if;
if (re3 = '1')
-- pragma translate_off
and (conv_integer(raddr3) < numregs)
-- pragma translate_on
then ra3 <= raddr3; end if;
if wr = '1' then
memarr(conv_integer(wa)) <= din;
end if;
if g0addr > 0 and g0addr < numregs then
memarr(g0addr) <= (others => '0');
end if;
end if;
end process;
rdata1 <= din when (wr = '1') and (wa = ra1) and (wrfst = 1)
else memarr(conv_integer(ra1));
rdata2 <= din when (wr = '1') and (wa = ra2) and (wrfst = 1)
else memarr(conv_integer(ra2));
rdata3 <= din when (wr = '1') and (wa = ra3) and (wrfst = 1)
else memarr(conv_integer(ra3));
end;
|
LIBRARY ieee;
USE ieee.numeric_std.all;
USE ieee.std_logic_1164.all;
PACKAGE processor_functions IS
TYPE opcode IS (load, store, add, nott, andd, orr, xorr, inc, sub, branch);
FUNCTION Decode (word: STD_LOGIC_VECTOR) RETURN opcode;
CONSTANT n: integer := 16;
CONSTANT wordlen: integer := 16;
CONSTANT oplen: integer := 4;
TYPE memory_array IS ARRAY (0 to 2**(n-oplen-1)) of STD_LOGIC_VECTOR(n-1 DOWNTO 0);
CONSTANT reg_zero: unsigned (n-1 DOWNTO 0) := (OTHERS => '0');
END PACKAGE processor_functions;
PACKAGE BODY processor_functions IS
FUNCTION Decode (word: STD_LOGIC_VECTOR) return opcode IS
VARIABLE opcode_out: opcode;
BEGIN
CASE word(n-1 DOWNTO n-oplen) IS
WHEN "0000" => opcode_out := load;
WHEN "0001" => opcode_out := store;
WHEN "0010" => opcode_out := add;
WHEN "0011" => opcode_out := nott;
WHEN "0100" => opcode_out := andd;
WHEN "0101" => opcode_out := orr;
WHEN "0110" => opcode_out := xorr;
WHEN "0111" => opcode_out := inc;
WHEN "1000" => opcode_out := sub;
WHEN "1001" => opcode_out := branch;
WHEN OTHERS => null;
END CASE;
RETURN opcode_out;
END FUNCTION decode;
END PACKAGE BODY processor_functions; |
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date : Sun Apr 09 08:38:15 2017
-- Host : GILAMONSTER running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode funcsim
-- C:/ZyboIP/examples/ov7670_hessian_split/ov7670_hessian_split.srcs/sources_1/bd/system/ip/system_zed_vga_0_0/system_zed_vga_0_0_sim_netlist.vhdl
-- Design : system_zed_vga_0_0
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_zed_vga_0_0 is
port (
rgb565 : in STD_LOGIC_VECTOR ( 15 downto 0 );
vga_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
vga_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
vga_b : out STD_LOGIC_VECTOR ( 3 downto 0 )
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of system_zed_vga_0_0 : entity is true;
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of system_zed_vga_0_0 : entity is "system_zed_vga_0_0,zed_vga,{}";
attribute downgradeipidentifiedwarnings : string;
attribute downgradeipidentifiedwarnings of system_zed_vga_0_0 : entity is "yes";
attribute x_core_info : string;
attribute x_core_info of system_zed_vga_0_0 : entity is "zed_vga,Vivado 2016.4";
end system_zed_vga_0_0;
architecture STRUCTURE of system_zed_vga_0_0 is
signal \^rgb565\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\^rgb565\(15 downto 12) <= rgb565(15 downto 12);
\^rgb565\(10 downto 7) <= rgb565(10 downto 7);
\^rgb565\(4 downto 1) <= rgb565(4 downto 1);
vga_b(3 downto 0) <= \^rgb565\(4 downto 1);
vga_g(3 downto 0) <= \^rgb565\(10 downto 7);
vga_r(3 downto 0) <= \^rgb565\(15 downto 12);
end STRUCTURE;
|
entity tb_ent is
end tb_ent;
library ieee;
use ieee.std_logic_1164.all;
architecture behav of tb_ent is
signal clk : std_logic;
signal dout : std_logic;
signal set : std_logic;
signal reset : std_logic;
begin
dut: entity work.ent
port map (
set => set,
reset => reset,
q => dout,
clk => clk);
process
procedure pulse is
begin
clk <= '0';
wait for 1 ns;
clk <= '1';
wait for 1 ns;
end pulse;
begin
set <= '1';
reset <= '0';
pulse;
assert dout = '1' severity failure;
set <= '0';
reset <= '0';
pulse;
assert dout = '0' severity failure;
set <= '0';
reset <= '0';
pulse;
assert dout = '1' severity failure;
set <= '0';
reset <= '1';
pulse;
assert dout = '0' severity failure;
set <= '1';
reset <= '1';
pulse;
assert dout = '1' severity failure;
set <= '0';
reset <= '0';
pulse;
assert dout = '0' severity failure;
wait;
end process;
end behav;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_textio.all;
entity register_bank is
port(
clk,rst : in std_logic;
data : in std_logic_vector(7 downto 0);
write_addr : in std_logic_vector(3 downto 0);
read_addr1 : in std_logic_vector(3 downto 0);
read_addr2 : in std_logic_vector(3 downto 0);
w_enable : in std_logic;
r_enable : in std_logic;
data_out1 : out std_logic_vector(7 downto 0);
data_out2 : out std_logic_vector(7 downto 0));
end register_bank;
architecture mixed of register_bank is
type mem_type is array(15 downto 0) of std_logic_vector(7 downto 0);
signal mem_data : mem_type;
begin
process(clk, rst)
begin
--if (rst = '1') then
-- mem_data(0) <= X"30";
-- mem_data(1) <= X"40";
-- mem_data(2) <= X"50";
-- mem_data(3) <= X"60";
-- mem_data(4) <= X"70";
--end if;
if (rising_edge(clk) and (w_enable = '1')) then
mem_data(conv_integer(write_addr)) <= data;
report "Registerbank write addr: " & integer'image(conv_integer(write_addr)) & " data: " & integer'image(conv_integer(data));
end if;
if (falling_edge(clk) and (r_enable = '1')) then
data_out1 <= mem_data(conv_integer(read_addr1));
report "Registerbank read addr1: " & integer'image(conv_integer(read_addr1)) & " data: " & integer'image(conv_integer(mem_data(conv_integer(read_addr1))));
data_out2 <= mem_data(conv_integer(read_addr2));
report "Registerbank read addr2: " & integer'image(conv_integer(read_addr2)) & " data: " & integer'image(conv_integer(mem_data(conv_integer(read_addr2))));
end if;
end process;
end mixed;
|
-- Generated from Simulink block
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fft_2048ch_6a_core_ip is
port (
pol0_in0 : in std_logic_vector( 18-1 downto 0 );
pol0_in1 : in std_logic_vector( 18-1 downto 0 );
pol1_in0 : in std_logic_vector( 18-1 downto 0 );
pol1_in1 : in std_logic_vector( 18-1 downto 0 );
pol2_in0 : in std_logic_vector( 18-1 downto 0 );
pol2_in1 : in std_logic_vector( 18-1 downto 0 );
pol3_in0 : in std_logic_vector( 18-1 downto 0 );
pol3_in1 : in std_logic_vector( 18-1 downto 0 );
pol4_in0 : in std_logic_vector( 18-1 downto 0 );
pol4_in1 : in std_logic_vector( 18-1 downto 0 );
pol5_in0 : in std_logic_vector( 18-1 downto 0 );
pol5_in1 : in std_logic_vector( 18-1 downto 0 );
shift : in std_logic_vector( 16-1 downto 0 );
sync : in std_logic_vector( 32-1 downto 0 );
clk : in std_logic;
out0 : out std_logic_vector( 36-1 downto 0 );
out1 : out std_logic_vector( 36-1 downto 0 );
out2 : out std_logic_vector( 36-1 downto 0 );
out3 : out std_logic_vector( 36-1 downto 0 );
out4 : out std_logic_vector( 36-1 downto 0 );
out5 : out std_logic_vector( 36-1 downto 0 );
overflow : out std_logic_vector( 6-1 downto 0 );
sync_out : out std_logic_vector( 1-1 downto 0 )
);
end fft_2048ch_6a_core_ip;
-- Generated from Simulink block
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fft_2048ch_6a_core_ip_struct is
port (
pol0_in0 : in std_logic_vector( 18-1 downto 0 );
pol0_in1 : in std_logic_vector( 18-1 downto 0 );
pol1_in0 : in std_logic_vector( 18-1 downto 0 );
pol1_in1 : in std_logic_vector( 18-1 downto 0 );
pol2_in0 : in std_logic_vector( 18-1 downto 0 );
pol2_in1 : in std_logic_vector( 18-1 downto 0 );
pol3_in0 : in std_logic_vector( 18-1 downto 0 );
pol3_in1 : in std_logic_vector( 18-1 downto 0 );
pol4_in0 : in std_logic_vector( 18-1 downto 0 );
pol4_in1 : in std_logic_vector( 18-1 downto 0 );
pol5_in0 : in std_logic_vector( 18-1 downto 0 );
pol5_in1 : in std_logic_vector( 18-1 downto 0 );
shift : in std_logic_vector( 16-1 downto 0 );
sync : in std_logic_vector( 32-1 downto 0 );
clk_1 : in std_logic;
ce_1 : in std_logic;
out0 : out std_logic_vector( 36-1 downto 0 );
out1 : out std_logic_vector( 36-1 downto 0 );
out2 : out std_logic_vector( 36-1 downto 0 );
out3 : out std_logic_vector( 36-1 downto 0 );
out4 : out std_logic_vector( 36-1 downto 0 );
out5 : out std_logic_vector( 36-1 downto 0 );
overflow : out std_logic_vector( 6-1 downto 0 );
sync_out : out std_logic_vector( 1-1 downto 0 )
);
end fft_2048ch_6a_core_ip_struct;
architecture structural of fft_2048ch_6a_core_ip_struct is
component fft_2048ch_6a_core_ip
port (
pol0_in0 : in std_logic_vector( 18-1 downto 0 );
pol0_in1 : in std_logic_vector( 18-1 downto 0 );
pol1_in0 : in std_logic_vector( 18-1 downto 0 );
pol1_in1 : in std_logic_vector( 18-1 downto 0 );
pol2_in0 : in std_logic_vector( 18-1 downto 0 );
pol2_in1 : in std_logic_vector( 18-1 downto 0 );
pol3_in0 : in std_logic_vector( 18-1 downto 0 );
pol3_in1 : in std_logic_vector( 18-1 downto 0 );
pol4_in0 : in std_logic_vector( 18-1 downto 0 );
pol4_in1 : in std_logic_vector( 18-1 downto 0 );
pol5_in0 : in std_logic_vector( 18-1 downto 0 );
pol5_in1 : in std_logic_vector( 18-1 downto 0 );
shift : in std_logic_vector( 16-1 downto 0 );
sync : in std_logic_vector( 32-1 downto 0 );
clk : in std_logic;
out0 : out std_logic_vector( 36-1 downto 0 );
out1 : out std_logic_vector( 36-1 downto 0 );
out2 : out std_logic_vector( 36-1 downto 0 );
out3 : out std_logic_vector( 36-1 downto 0 );
out4 : out std_logic_vector( 36-1 downto 0 );
out5 : out std_logic_vector( 36-1 downto 0 );
overflow : out std_logic_vector( 6-1 downto 0 );
sync_out : out std_logic_vector( 1-1 downto 0 )
);
end component;
begin
fft_2048ch_6a_core_ip_inst : fft_2048ch_6a_core_ip
port map (
pol0_in0 => pol0_in0,
pol0_in1 => pol0_in1,
pol1_in0 => pol1_in0,
pol1_in1 => pol1_in1,
pol2_in0 => pol2_in0,
pol2_in1 => pol2_in1,
pol3_in0 => pol3_in0,
pol3_in1 => pol3_in1,
pol4_in0 => pol4_in0,
pol4_in1 => pol4_in1,
pol5_in0 => pol5_in0,
pol5_in1 => pol5_in1,
shift => shift ,
sync => sync ,
clk => clk_1 ,
out0 => out0 ,
out1 => out1 ,
out2 => out2 ,
out3 => out3 ,
out4 => out4 ,
out5 => out5 ,
overflow => overflow,
sync_out => sync_out
);
end structural;
|
-- $Id: serport.vhd 437 2011-12-09 19:38:07Z mueller $
--
-- Copyright 2007-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Package Name: serport
-- Description: serial port interface components
--
-- Dependencies: -
-- Tool versions: xst 8.2, 9.1, 9.2, 11.4, 12.1; ghdl 0.18-0.29
--
-- Revision History:
-- Date Rev Version Comment
-- 2011-12-09 437 1.2.5 rename stat->moni port
-- 2011-10-23 419 1.2.4 remove serport_clkdiv_ consts;
-- 2011-10-22 417 1.2.3 add serport_xon(rx|tx) defs
-- 2011-10-14 416 1.2.2 add c_serport defs
-- 2010-12-26 348 1.2.1 add ABCLKDIV to serport_uart_rxtx_ab
-- 2010-04-10 276 1.2 add clock divider constant defs
-- 2007-10-22 88 1.1 renames (in prev revs); remove std_logic_unsigned
-- 2007-06-03 45 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.slvtypes.all;
package serport is
constant c_serport_xon : slv8 := "00010001"; -- char xon: ^Q = hex 11
constant c_serport_xoff : slv8 := "00010011"; -- char xoff ^S = hex 13
constant c_serport_xesc : slv8 := "00011011"; -- char xesc ^[ = ESC = hex 1B
component serport_uart_rxtx is -- serial port uart: rx+tx combo
generic (
CDWIDTH : positive := 13); -- clk divider width
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
CLKDIV : in slv(CDWIDTH-1 downto 0); -- clock divider setting
RXSD : in slbit; -- receive serial data (uart view)
RXDATA : out slv8; -- receiver data out
RXVAL : out slbit; -- receiver data valid
RXERR : out slbit; -- receiver data error (frame error)
RXACT : out slbit; -- receiver active
TXSD : out slbit; -- transmit serial data (uart view)
TXDATA : in slv8; -- transmit data in
TXENA : in slbit; -- transmit data enable
TXBUSY : out slbit -- transmit busy
);
end component;
component serport_uart_rx is -- serial port uart: receive part
generic (
CDWIDTH : positive := 13); -- clk divider width
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
CLKDIV : in slv(CDWIDTH-1 downto 0); -- clock divider setting
RXSD : in slbit; -- receive serial data (uart view)
RXDATA : out slv8; -- receiver data out
RXVAL : out slbit; -- receiver data valid
RXERR : out slbit; -- receiver data error (frame error)
RXACT : out slbit -- receiver active
);
end component;
component serport_uart_tx is -- serial port uart: transmit part
generic (
CDWIDTH : positive := 13); -- clk divider width
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
CLKDIV : in slv(CDWIDTH-1 downto 0); -- clock divider setting
TXSD : out slbit; -- transmit serial data (uart view)
TXDATA : in slv8; -- transmit data in
TXENA : in slbit; -- transmit data enable
TXBUSY : out slbit -- transmit busy
);
end component;
component serport_uart_rxtx_ab is -- serial port uart: rx+tx+autobaud
generic (
CDWIDTH : positive := 13; -- clk divider width
CDINIT: natural := 15); -- clk divider initial/reset setting
port (
CLK : in slbit; -- clock
CE_MSEC : in slbit; -- 1 msec clock enable
RESET : in slbit; -- reset
RXSD : in slbit; -- receive serial data (uart view)
RXDATA : out slv8; -- receiver data out
RXVAL : out slbit; -- receiver data valid
RXERR : out slbit; -- receiver data error (frame error)
RXACT : out slbit; -- receiver active
TXSD : out slbit; -- transmit serial data (uart view)
TXDATA : in slv8; -- transmit data in
TXENA : in slbit; -- transmit data enable
TXBUSY : out slbit; -- transmit busy
ABACT : out slbit; -- autobaud active; if 1 clkdiv invalid
ABDONE : out slbit; -- autobaud resync done
ABCLKDIV : out slv(CDWIDTH-1 downto 0) -- autobaud clock divider setting
);
end component;
component serport_uart_autobaud is -- serial port uart: autobauder
generic (
CDWIDTH : positive := 13; -- clk divider width
CDINIT: natural := 15); -- clk divider initial/reset setting
port (
CLK : in slbit; -- clock
CE_MSEC : in slbit; -- 1 msec clock enable
RESET : in slbit; -- reset
RXSD : in slbit; -- receive serial data (uart view)
CLKDIV : out slv(CDWIDTH-1 downto 0); -- clock divider setting
ACT : out slbit; -- active; if 1 clkdiv is invalid
DONE : out slbit -- resync done
);
end component;
component serport_xonrx is -- serial port: xon/xoff logic rx path
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
ENAXON : in slbit; -- enable xon/xoff handling
ENAESC : in slbit; -- enable xon/xoff escaping
UART_RXDATA : in slv8; -- uart data out
UART_RXVAL : in slbit; -- uart data valid
RXDATA : out slv8; -- user data out
RXVAL : out slbit; -- user data valid
RXHOLD : in slbit; -- user data hold
RXOVR : out slbit; -- user data overrun
TXOK : out slbit -- tx channel ok
);
end component;
component serport_xontx is -- serial port: xon/xoff logic tx path
port (
CLK : in slbit; -- clock
RESET : in slbit; -- reset
ENAXON : in slbit; -- enable xon/xoff handling
ENAESC : in slbit; -- enable xon/xoff escaping
UART_TXDATA : out slv8; -- uart data in
UART_TXENA : out slbit; -- uart data enable
UART_TXBUSY : in slbit; -- uart data busy
TXDATA : in slv8; -- user data in
TXENA : in slbit; -- user data enable
TXBUSY : out slbit; -- user data busy
RXOK : in slbit; -- rx channel ok
TXOK : in slbit -- tx channel ok
);
end component;
type serport_moni_type is record -- serport monitor port
rxerr : slbit; -- receiver data error (frame error)
rxovr : slbit; -- receiver data overrun
rxact : slbit; -- receiver active
txact : slbit; -- transceiver active
abact : slbit; -- autobauder active;if 1 clkdiv invalid
abdone : slbit; -- autobauder resync done
abclkdiv : slv16; -- autobauder clock divider
rxok : slbit; -- rx channel ok
txok : slbit; -- tx channel ok
end record serport_moni_type;
constant serport_moni_init : serport_moni_type := (
'0','0', -- rxerr,rxovr
'0','0', -- rxact,txact
'0','0', -- abact,abdone
(others=>'0'), -- abclkdiv
'0','0' -- rxok,txok
);
component serport_1clock is -- serial port module, 1 clock domain
generic (
CDWIDTH : positive := 13; -- clk divider width
CDINIT : natural := 15; -- clk divider initial/reset setting
RXFAWIDTH : natural := 5; -- rx fifo address width
TXFAWIDTH : natural := 5); -- tx fifo address width
port (
CLK : in slbit; -- clock
CE_MSEC : in slbit; -- 1 msec clock enable
RESET : in slbit; -- reset
ENAXON : in slbit; -- enable xon/xoff handling
ENAESC : in slbit; -- enable xon/xoff escaping
RXDATA : out slv8; -- receiver data out
RXVAL : out slbit; -- receiver data valid
RXHOLD : in slbit; -- receiver data hold
TXDATA : in slv8; -- transmit data in
TXENA : in slbit; -- transmit data enable
TXBUSY : out slbit; -- transmit busy
MONI : out serport_moni_type; -- serport monitor port
RXSD : in slbit; -- receive serial data (uart view)
TXSD : out slbit; -- transmit serial data (uart view)
RXRTS_N : out slbit; -- receive rts (uart view, act.low)
TXCTS_N : in slbit -- transmit cts (uart view, act.low)
);
end component;
component serport_2clock is -- serial port module, 2 clock domain
generic (
CDWIDTH : positive := 13; -- clk divider width
CDINIT : natural := 15; -- clk divider initial/reset setting
RXFAWIDTH : natural := 5; -- rx fifo address width
TXFAWIDTH : natural := 5); -- tx fifo address width
port (
CLKU : in slbit; -- clock (backend:user)
RESET : in slbit; -- reset
CLKS : in slbit; -- clock (frontend:serial)
CES_MSEC : in slbit; -- S|1 msec clock enable
ENAXON : in slbit; -- U|enable xon/xoff handling
ENAESC : in slbit; -- U|enable xon/xoff escaping
RXDATA : out slv8; -- U|receiver data out
RXVAL : out slbit; -- U|receiver data valid
RXHOLD : in slbit; -- U|receiver data hold
TXDATA : in slv8; -- U|transmit data in
TXENA : in slbit; -- U|transmit data enable
TXBUSY : out slbit; -- U|transmit busy
MONI : out serport_moni_type; -- U|serport monitor port
RXSD : in slbit; -- S|receive serial data (uart view)
TXSD : out slbit; -- S|transmit serial data (uart view)
RXRTS_N : out slbit; -- S|receive rts (uart view, act.low)
TXCTS_N : in slbit -- S|transmit cts (uart view, act.low)
);
end component;
end package serport;
|
library IEEE;
use IEEE.Std_Logic_1164.all;
entity mux4x1 is
port (w, x, y, z: in std_logic_vector(3 downto 0);
s: in std_logic_vector(1 downto 0);
m: out std_logic_vector(3 downto 0)
);
end mux4x1;
architecture circuito of mux4x1 is
begin
m <= w when s = "00" else
x when s = "01" else
y when s = "10" else
z;
end circuito;
|
library IEEE;
use IEEE.Std_Logic_1164.all;
entity mux4x1 is
port (w, x, y, z: in std_logic_vector(3 downto 0);
s: in std_logic_vector(1 downto 0);
m: out std_logic_vector(3 downto 0)
);
end mux4x1;
architecture circuito of mux4x1 is
begin
m <= w when s = "00" else
x when s = "01" else
y when s = "10" else
z;
end circuito;
|
-- -------------------------------------------------------------
--
-- File Name: hdlsrc\Control_Unit.vhd
-- Created: 2014-03-05 16:19:14
--
-- Generated by MATLAB 7.12 and Simulink HDL Coder 2.1
--
-- -------------------------------------------------------------
-- -------------------------------------------------------------
--
-- Module: Control_Unit
-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit/Control Unit
-- Hierarchy Level: 1
--
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
ENTITY Control_Unit IS
PORT( clk : IN std_logic;
reset : IN std_logic;
enb : IN std_logic;
data_in : IN std_logic_vector(7 DOWNTO 0); -- int8
in_flags : IN std_logic_vector(3 DOWNTO 0); -- ufix4
master_rst : IN std_logic;
IR_in : IN std_logic_vector(11 DOWNTO 0); -- ufix12
shifter_sel : OUT std_logic_vector(1 DOWNTO 0); -- ufix2
out_flags : OUT std_logic_vector(3 DOWNTO 0); -- ufix4
ALU_func : OUT std_logic_vector(2 DOWNTO 0); -- ufix3
print_data : OUT std_logic;
DM_addr : OUT std_logic_vector(7 DOWNTO 0); -- uint8
DM_r_w : OUT std_logic; -- ufix1
AC_func : OUT std_logic_vector(2 DOWNTO 0); -- ufix3
AC_data : OUT std_logic_vector(7 DOWNTO 0); -- int8
IR_func : OUT std_logic_vector(1 DOWNTO 0); -- ufix2
PC_func : OUT std_logic_vector(1 DOWNTO 0); -- ufix2
addr_inc : OUT std_logic_vector(7 DOWNTO 0); -- int8
IM_read : OUT std_logic; -- ufix1
hlt : OUT std_logic_vector(7 DOWNTO 0) -- uint8
);
END Control_Unit;
ARCHITECTURE rtl OF Control_Unit IS
-- Signals
SIGNAL data_in_signed : signed(7 DOWNTO 0); -- int8
SIGNAL in_flags_unsigned : unsigned(3 DOWNTO 0); -- ufix4
SIGNAL IR_in_unsigned : unsigned(11 DOWNTO 0); -- ufix12
SIGNAL shifter_sel_tmp : unsigned(1 DOWNTO 0); -- ufix2
SIGNAL out_flags_tmp : unsigned(3 DOWNTO 0); -- ufix4
SIGNAL ALU_func_tmp : unsigned(2 DOWNTO 0); -- ufix3
SIGNAL DM_addr_tmp : unsigned(7 DOWNTO 0); -- uint8
SIGNAL AC_func_tmp : unsigned(2 DOWNTO 0); -- ufix3
SIGNAL AC_data_tmp : signed(7 DOWNTO 0); -- int8
SIGNAL IR_func_tmp : unsigned(1 DOWNTO 0); -- ufix2
SIGNAL PC_func_tmp : unsigned(1 DOWNTO 0); -- ufix2
SIGNAL addr_inc_tmp : signed(7 DOWNTO 0); -- int8
SIGNAL hlt_tmp : unsigned(7 DOWNTO 0); -- uint8
SIGNAL CPU_state : unsigned(7 DOWNTO 0); -- uint8
SIGNAL previous_CPU_state : unsigned(7 DOWNTO 0); -- uint8
SIGNAL major_opcode : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL minor_opcode : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL address_data : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL indirect_address : unsigned(7 DOWNTO 0); -- uint8
SIGNAL CPU_state_next : unsigned(7 DOWNTO 0); -- uint8
SIGNAL previous_CPU_state_next : unsigned(7 DOWNTO 0); -- uint8
SIGNAL major_opcode_next : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL minor_opcode_next : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL address_data_next : unsigned(7 DOWNTO 0); -- ufix8
SIGNAL indirect_address_next : unsigned(7 DOWNTO 0); -- uint8
BEGIN
data_in_signed <= signed(data_in);
in_flags_unsigned <= unsigned(in_flags);
IR_in_unsigned <= unsigned(IR_in);
Control_Unit_1_process : PROCESS (clk, reset)
BEGIN
IF reset = '1' THEN
CPU_state <= to_unsigned(0, 8);
previous_CPU_state <= to_unsigned(0, 8);
major_opcode <= to_unsigned(0, 8);
minor_opcode <= to_unsigned(0, 8);
address_data <= to_unsigned(0, 8);
indirect_address <= to_unsigned(0, 8);
ELSIF clk'EVENT AND clk = '1' THEN
IF enb = '1' THEN
CPU_state <= CPU_state_next;
previous_CPU_state <= previous_CPU_state_next;
major_opcode <= major_opcode_next;
minor_opcode <= minor_opcode_next;
address_data <= address_data_next;
indirect_address <= indirect_address_next;
END IF;
END IF;
END PROCESS Control_Unit_1_process;
Control_Unit_1_output : PROCESS (data_in_signed, in_flags_unsigned, master_rst, IR_in_unsigned, CPU_state, previous_CPU_state,
major_opcode, minor_opcode, address_data, indirect_address)
VARIABLE minor_opcode_bit6 : std_logic;
VARIABLE temp_address_data : signed(6 DOWNTO 0);
VARIABLE indirect_bit : std_logic;
VARIABLE c : std_logic;
VARIABLE n : std_logic;
VARIABLE minor_opcode_bit4 : std_logic;
VARIABLE v : std_logic;
VARIABLE z : std_logic;
VARIABLE c_0 : unsigned(11 DOWNTO 0);
VARIABLE c_1 : unsigned(11 DOWNTO 0);
VARIABLE c_uint : unsigned(11 DOWNTO 0);
VARIABLE c_uint_0 : unsigned(11 DOWNTO 0);
VARIABLE CPU_state_temp : unsigned(7 DOWNTO 0);
VARIABLE minor_opcode_bit6_0 : std_logic;
VARIABLE temp_address_data_0 : signed(6 DOWNTO 0);
VARIABLE temp_address_data_1 : signed(6 DOWNTO 0);
VARIABLE minor_opcode_bit6_1 : std_logic;
VARIABLE temp_address_data_2 : signed(6 DOWNTO 0);
VARIABLE temp_address_data_3 : signed(6 DOWNTO 0);
VARIABLE indirect_bit_0 : std_logic;
VARIABLE indirect_bit_1 : std_logic;
VARIABLE indirect_bit_2 : std_logic;
VARIABLE indirect_bit_3 : std_logic;
VARIABLE sub_cast : signed(12 DOWNTO 0);
VARIABLE sub_temp : signed(12 DOWNTO 0);
VARIABLE sub_cast_0 : signed(12 DOWNTO 0);
VARIABLE sub_temp_0 : signed(12 DOWNTO 0);
VARIABLE sub_cast_1 : signed(12 DOWNTO 0);
VARIABLE sub_temp_1 : signed(12 DOWNTO 0);
VARIABLE sub_cast_2 : signed(12 DOWNTO 0);
VARIABLE sub_temp_2 : signed(12 DOWNTO 0);
VARIABLE sub_cast_3 : signed(12 DOWNTO 0);
VARIABLE sub_temp_3 : signed(12 DOWNTO 0);
BEGIN
CPU_state_temp := CPU_state;
previous_CPU_state_next <= previous_CPU_state;
major_opcode_next <= major_opcode;
minor_opcode_next <= minor_opcode;
address_data_next <= address_data;
indirect_address_next <= indirect_address;
--MATLAB Function 'CPU_Subsystem_8_bit/Control Unit': '<S5>:1'
-- CPU Controller
--
-- The CPU Instruction Set:
-- ------------------------
--
-- LDA <loc>: AC = content(<loc>)
-- LDAI <loc>: AC = content(content(<loc>))
-- AND <loc>: AC = AC & content(<loc>)
-- ANDI <loc>: AC = AC & content(content(<loc>))
-- ADD <loc>: AC = AC + content(<loc>) + C(flag)
-- ADDI <loc>: AC = AC + content(content(<loc>)) + C(flag)
-- SUB <loc>: AC = AC - content(<loc>) - C(flag)
-- SUBI <loc>: AC = AC - content(content(<loc>)) - C(flag)
-- JMP <loc>: Jump to <PC + <loc>>
-- LI <const>: AC = <const>
-- STA <loc>: content(<loc>) = AC
-- STAI <loc>: content(content(<loc>)) = AC
-- BRA_C <loc>: Jump to <PC + <loc>> if (C(flag) == 1)
-- BRA_N <loc>: Jump to <PC + <loc>> if (N(flag) == 1)
-- BRA_V <loc>: Jump to <PC + <loc>> if (V(flag) == 1)
-- BRA_Z <loc>: Jump to <PC + <loc>> if (Z(flag) == 1)
-- NOP: Do nothing
-- CLA: AC = 0
-- CMA: Complement AC
-- CMC: Complement C(flag)
-- ASL: AC = AC << 1
-- ASR: AC = AC >> 1
-- PRINT: Display value from the memory-mapped location 255
-- CLC: C(flag) = 0
--
-- 12-bit Instruction Encoding:
-- ---------------------------
--
-- LDA: 000 0 <8-bit loc>
-- LDAI: 000 1 <8-bit loc>
-- AND: 001 0 <8-bit loc>
-- ANDI: 001 1 <8-bit loc>
-- ADD: 010 0 <8-bit loc>
-- ADDI: 010 1 <8-bit loc>
-- SUB: 011 0 <8-bit loc>
-- SUBI: 011 1 <8-bit loc>
-- JMP: 1000 <8-bit loc>
-- LI: 1001 <8-bit const>
-- STA: 101 0 <8-bit loc>
-- STAI: 101 1 <8-bit loc>
-- BRA_C: 1100 <8-bit loc>
-- BRA_N: 1101 <8-bit loc>
-- BRA_C: 1110 <8-bit loc>
-- BRA_C: 1111 <8-bit loc>
-- HLT: 111 0 0100 0 000
-- CLA: 111 0 0100 1 000
-- CMA: 111 0 0101 0 000
-- CMC: 111 0 0101 1 000
-- ASL: 111 0 0110 0 000
-- ASR: 111 0 0110 1 000
-- PRINT: 111 0 0111 0 000
-- CLC: 111 0 0111 1 000
-- HDL specific fimath
IF master_rst = '1' THEN
--'<S5>:1:81'
--'<S5>:1:82'
CPU_state_temp := to_unsigned(0, 8);
END IF;
--'<S5>:1:85'
shifter_sel_tmp <= to_unsigned(0, 2);
--'<S5>:1:86'
ALU_func_tmp <= to_unsigned(0, 3);
--'<S5>:1:87'
out_flags_tmp <= in_flags_unsigned;
--'<S5>:1:88'
AC_func_tmp <= to_unsigned(4, 3);
-- NOP
--'<S5>:1:89'
AC_data_tmp <= to_signed(0, 8);
--'<S5>:1:90'
IR_func_tmp <= to_unsigned(3, 2);
-- NOP
--'<S5>:1:91'
PC_func_tmp <= to_unsigned(3, 2);
-- NOP
--'<S5>:1:92'
IM_read <= '0';
--'<S5>:1:93'
DM_addr_tmp <= to_unsigned(0, 8);
--'<S5>:1:94'
DM_r_w <= '0';
--'<S5>:1:95'
addr_inc_tmp <= to_signed(0, 8);
--'<S5>:1:96'
print_data <= '0';
--'<S5>:1:97'
hlt_tmp <= to_unsigned(0, 8);
-- Instruction: <12..1>
-- major_opcode: <12..10>
-- indirect_addressing: <9>
-- minor_opcode: <9..4>
-- address bits: <8..1>
--'<S5>:1:117'
CASE CPU_state_temp IS
WHEN "00000000" =>
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
-- RESETTING OUTPUTS
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
--'<S5>:1:122'
PC_func_tmp <= to_unsigned(0, 2);
--'<S5>:1:123'
AC_func_tmp <= to_unsigned(0, 3);
--'<S5>:1:124'
IR_func_tmp <= to_unsigned(0, 2);
--'<S5>:1:125'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:126'
CPU_state_temp := to_unsigned(1, 8);
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
-- FETCH
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
WHEN "00000001" =>
-- Read from IM
--'<S5>:1:133'
IM_read <= '1';
-- Increment PC
--'<S5>:1:135'
PC_func_tmp <= to_unsigned(2, 2);
-- store into IR
--'<S5>:1:137'
IR_func_tmp <= to_unsigned(1, 2);
--'<S5>:1:139'
CPU_state_temp := to_unsigned(2, 8);
WHEN "00000010" =>
-- Read from IR
--'<S5>:1:143'
IR_func_tmp <= to_unsigned(2, 2);
-- Accommodating for the 'unit delay' from IR_out to IR_in
--'<S5>:1:146'
CPU_state_temp := to_unsigned(3, 8);
WHEN "00000011" =>
-- IR_in <12..10>
--'<S5>:1:150'
c_0 := IR_in_unsigned srl 9;
major_opcode_next <= c_0(7 DOWNTO 0);
-- IR_in <9..4>
--'<S5>:1:153'
c_1 := IR_in_unsigned srl 3;
c_uint := c_1 AND to_unsigned(63, 12);
minor_opcode_next <= c_uint(7 DOWNTO 0);
-- IR_in <8..1>
--'<S5>:1:156'
c_uint_0 := IR_in_unsigned AND to_unsigned(255, 12);
address_data_next <= c_uint_0(7 DOWNTO 0);
-- Go to the decode stage
--'<S5>:1:159'
CPU_state_temp := to_unsigned(4, 8);
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
-- DECODE AND EXECUTE
--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
WHEN "00000100" =>
--'<S5>:1:165'
previous_CPU_state_next <= CPU_state_temp;
CASE major_opcode IS
WHEN "00000000" =>
-- LDA
-- minor_opcode contains the address (assuming direct addressing)
--'<S5>:1:170'
DM_addr_tmp <= address_data;
-- Read the data memory
--'<S5>:1:172'
DM_r_w <= '0';
-- Simply pass the value read from memory
--'<S5>:1:174'
CPU_state_temp := to_unsigned(13, 8);
WHEN "00000001" =>
-- AND
--'<S5>:1:178'
DM_addr_tmp <= address_data;
-- Reading the data memory for address or data
--'<S5>:1:180'
DM_r_w <= '0';
--'<S5>:1:182'
CPU_state_temp := to_unsigned(15, 8);
WHEN "00000010" =>
-- ADD
--'<S5>:1:186'
DM_addr_tmp <= address_data;
-- Reading the data memory for address or data
--'<S5>:1:188'
DM_r_w <= '0';
--'<S5>:1:190'
CPU_state_temp := to_unsigned(17, 8);
WHEN "00000011" =>
-- SUB
--'<S5>:1:194'
DM_addr_tmp <= address_data;
-- Reading the data memory for address or data
--'<S5>:1:196'
DM_r_w <= '0';
--'<S5>:1:198'
CPU_state_temp := to_unsigned(19, 8);
WHEN "00000100" =>
--'<S5>:1:201'
minor_opcode_bit6 := minor_opcode(5);
CASE minor_opcode_bit6 IS
WHEN '0' =>
-- JMP
--'<S5>:1:205'
temp_address_data := signed(address_data(6 DOWNTO 0));
--'<S5>:1:206'
sub_cast := resize(temp_address_data & '0' & '0' & '0' & '0' & '0', 13);
sub_temp := sub_cast - 32;
addr_inc_tmp <= sub_temp(12 DOWNTO 5);
--'<S5>:1:207'
PC_func_tmp <= to_unsigned(1, 2);
WHEN '1' =>
-- LI
--'<S5>:1:211'
AC_data_tmp <= signed(address_data);
--'<S5>:1:212'
AC_func_tmp <= to_unsigned(1, 3);
WHEN OTHERS =>
NULL;
END CASE;
-- Go back to the fetch stage again
--'<S5>:1:215'
CPU_state_temp := to_unsigned(1, 8);
WHEN "00000101" =>
-- STA
-- minor_opcode contains the address (assuming direct addressing)
--'<S5>:1:220'
DM_addr_tmp <= address_data;
--'<S5>:1:221'
indirect_bit := minor_opcode(5);
IF indirect_bit /= '0' THEN
-- indirect addressing
-- Read the address from the data memory
--'<S5>:1:225'
DM_r_w <= '0';
--'<S5>:1:226'
CPU_state_temp := to_unsigned(21, 8);
ELSE
-- Write into the data memory
--'<S5>:1:229'
DM_r_w <= '1';
-- Go back to the fetch stage again
--'<S5>:1:231'
CPU_state_temp := to_unsigned(25, 8);
-- going to 'otherwise'
END IF;
WHEN "00000110" =>
--'<S5>:1:235'
minor_opcode_bit6_0 := minor_opcode(5);
CASE minor_opcode_bit6_0 IS
WHEN '0' =>
-- special branches:
-- BRA_C
--'<S5>:1:240'
c := in_flags_unsigned(3);
IF c /= '0' THEN
--'<S5>:1:242'
temp_address_data_0 := signed(address_data(6 DOWNTO 0));
--'<S5>:1:243'
sub_cast_1 := resize(temp_address_data_0 & '0' & '0' & '0' & '0' & '0', 13);
sub_temp_1 := sub_cast_1 - 32;
addr_inc_tmp <= sub_temp_1(12 DOWNTO 5);
--'<S5>:1:244'
PC_func_tmp <= to_unsigned(1, 2);
END IF;
WHEN '1' =>
-- BRA_N
--'<S5>:1:249'
n := in_flags_unsigned(2);
IF n /= '0' THEN
--'<S5>:1:251'
temp_address_data_1 := signed(address_data(6 DOWNTO 0));
--'<S5>:1:252'
sub_cast_0 := resize(temp_address_data_1 & '0' & '0' & '0' & '0' & '0', 13);
sub_temp_0 := sub_cast_0 - 32;
addr_inc_tmp <= sub_temp_0(12 DOWNTO 5);
--'<S5>:1:253'
PC_func_tmp <= to_unsigned(1, 2);
END IF;
WHEN OTHERS =>
NULL;
END CASE;
-- Go back to the fetch stage again
--'<S5>:1:257'
CPU_state_temp := to_unsigned(15, 8);
WHEN "00000111" =>
-- by default, go back to the fetch stage again
--'<S5>:1:261'
CPU_state_temp := to_unsigned(1, 8);
--'<S5>:1:262'
minor_opcode_bit4 := minor_opcode(3);
IF (minor_opcode_bit4 /= '0') = FALSE THEN
--'<S5>:1:263'
-- Further cases of special branches:
--'<S5>:1:265'
minor_opcode_bit6_1 := minor_opcode(5);
CASE minor_opcode_bit6_1 IS
WHEN '0' =>
-- BRA_V
--'<S5>:1:269'
v := in_flags_unsigned(1);
IF v /= '0' THEN
--'<S5>:1:271'
temp_address_data_2 := signed(address_data(6 DOWNTO 0));
--'<S5>:1:272'
sub_cast_2 := resize(temp_address_data_2 & '0' & '0' & '0' & '0' & '0', 13);
sub_temp_2 := sub_cast_2 - 32;
addr_inc_tmp <= sub_temp_2(12 DOWNTO 5);
--'<S5>:1:273'
PC_func_tmp <= to_unsigned(1, 2);
END IF;
WHEN '1' =>
-- BRA_Z
--'<S5>:1:278'
z := in_flags_unsigned(0);
IF z /= '0' THEN
--'<S5>:1:280'
temp_address_data_3 := signed(address_data(6 DOWNTO 0));
--'<S5>:1:281'
sub_cast_3 := resize(temp_address_data_3 & '0' & '0' & '0' & '0' & '0', 13);
sub_temp_3 := sub_cast_3 - 32;
addr_inc_tmp <= sub_temp_3(12 DOWNTO 5);
--'<S5>:1:282'
PC_func_tmp <= to_unsigned(1, 2);
END IF;
WHEN OTHERS =>
NULL;
END CASE;
END IF;
-- Instructions having no operands
CASE minor_opcode IS
WHEN "00001000" =>
-- HLT
-- Stop the simulation
--'<S5>:1:291'
hlt_tmp <= to_unsigned(1, 8);
--'<S5>:1:292'
CPU_state_temp := to_unsigned(22, 8);
WHEN "00001001" =>
-- CLA
--'<S5>:1:295'
AC_func_tmp <= to_unsigned(0, 3);
WHEN "00001010" =>
-- CMA
--'<S5>:1:299'
ALU_func_tmp <= to_unsigned(4, 3);
--'<S5>:1:300'
shifter_sel_tmp <= to_unsigned(3, 2);
--'<S5>:1:301'
CPU_state_temp := to_unsigned(6, 8);
WHEN "00001011" =>
-- CMC
--'<S5>:1:305'
ALU_func_tmp <= to_unsigned(5, 3);
--'<S5>:1:306'
shifter_sel_tmp <= to_unsigned(3, 2);
WHEN "00001100" =>
-- ASL
--'<S5>:1:310'
shifter_sel_tmp <= to_unsigned(1, 2);
--'<S5>:1:311'
CPU_state_temp := to_unsigned(6, 8);
WHEN "00001101" =>
-- ASR
--'<S5>:1:315'
shifter_sel_tmp <= to_unsigned(2, 2);
--'<S5>:1:316'
CPU_state_temp := to_unsigned(6, 8);
WHEN "00001110" =>
-- PRINT
--'<S5>:1:320'
DM_addr_tmp <= to_unsigned(255, 8);
-- Read the data memory
--'<S5>:1:322'
DM_r_w <= '0';
--'<S5>:1:324'
CPU_state_temp := to_unsigned(12, 8);
WHEN "00001111" =>
-- CLC
--'<S5>:1:328'
ALU_func_tmp <= to_unsigned(7, 3);
--'<S5>:1:329'
shifter_sel_tmp <= to_unsigned(3, 2);
WHEN OTHERS =>
-- by default, go back to the fetch stage again
--'<S5>:1:333'
CPU_state_temp := to_unsigned(1, 8);
-- Minor Opcode cases end here
END CASE;
-- Major Opcode cases end here
WHEN OTHERS =>
NULL;
END CASE;
-- introducing delay
WHEN "00000110" =>
-- accounting for the delay from shift_out to AC_in2
--'<S5>:1:343'
AC_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:344'
previous_CPU_state_next <= CPU_state_temp;
-- Go back to the fetch stage again
--'<S5>:1:346'
CPU_state_temp := to_unsigned(1, 8);
-- Operations with indirect addressing
WHEN "00000111" =>
-- LDA Indirect
-- data_in is the address read from the data memory
--'<S5>:1:352'
DM_addr_tmp <= indirect_address;
-- Read the data memory
--'<S5>:1:354'
DM_r_w <= '0';
--'<S5>:1:356'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:357'
CPU_state_temp := to_unsigned(13, 8);
WHEN "00001000" =>
-- AND Indirect
-- data_in is the address read from the data memory
--'<S5>:1:362'
DM_addr_tmp <= indirect_address;
-- Read the data memory
--'<S5>:1:364'
DM_r_w <= '0';
--'<S5>:1:366'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:367'
CPU_state_temp := to_unsigned(15, 8);
WHEN "00001001" =>
-- ADD Indirect
-- data_in is the address read from the data memory
--'<S5>:1:372'
DM_addr_tmp <= indirect_address;
-- Read the data memory
--'<S5>:1:374'
DM_r_w <= '0';
--'<S5>:1:376'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:377'
CPU_state_temp := to_unsigned(17, 8);
WHEN "00001010" =>
-- SUB Indirect
-- data_in is the address read from the data memory
--'<S5>:1:382'
DM_addr_tmp <= indirect_address;
-- Read the data memory
--'<S5>:1:384'
DM_r_w <= '0';
--'<S5>:1:386'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:387'
CPU_state_temp := to_unsigned(19, 8);
WHEN "00001011" =>
-- STA Indirect
-- data_in is the address read from the data memory
--'<S5>:1:392'
IF data_in_signed(7) = '1' THEN
DM_addr_tmp <= "00000000";
ELSE
DM_addr_tmp <= unsigned(data_in_signed);
END IF;
-- Write the data memory
--'<S5>:1:394'
DM_r_w <= '1';
--'<S5>:1:395'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:396'
CPU_state_temp := to_unsigned(1, 8);
WHEN "00001100" =>
-- PRINT
--'<S5>:1:400'
print_data <= '1';
--'<S5>:1:401'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:402'
CPU_state_temp := to_unsigned(1, 8);
WHEN "00001101" =>
-- LDA (contd.)
-- Simply pass the value read from memory
--'<S5>:1:407'
ALU_func_tmp <= to_unsigned(6, 3);
--'<S5>:1:408'
shifter_sel_tmp <= to_unsigned(3, 2);
IF previous_CPU_state = 4 THEN
--'<S5>:1:410'
--'<S5>:1:411'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:412'
CPU_state_temp := to_unsigned(14, 8);
ELSE
--'<S5>:1:414'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:415'
CPU_state_temp := to_unsigned(6, 8);
END IF;
WHEN "00001110" =>
--'<S5>:1:419'
indirect_bit_0 := minor_opcode(5);
-- accounting for the delay from shift_out to AC_in2
--'<S5>:1:421'
AC_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:423'
previous_CPU_state_next <= CPU_state_temp;
IF indirect_bit_0 /= '0' THEN
-- indirect addressing
--'<S5>:1:426'
IF data_in_signed(7) = '1' THEN
indirect_address_next <= "00000000";
ELSE
indirect_address_next <= unsigned(data_in_signed);
END IF;
--'<S5>:1:427'
CPU_state_temp := to_unsigned(7, 8);
ELSE
--'<S5>:1:429'
CPU_state_temp := to_unsigned(25, 8);
END IF;
WHEN "00001111" =>
-- AND (contd.)
--'<S5>:1:435'
ALU_func_tmp <= to_unsigned(1, 3);
--'<S5>:1:436'
shifter_sel_tmp <= to_unsigned(3, 2);
IF previous_CPU_state = 4 THEN
--'<S5>:1:438'
--'<S5>:1:439'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:440'
CPU_state_temp := to_unsigned(16, 8);
ELSE
--'<S5>:1:442'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:443'
CPU_state_temp := to_unsigned(6, 8);
END IF;
WHEN "00010000" =>
--'<S5>:1:447'
indirect_bit_1 := minor_opcode(5);
-- accounting for the delay from shift_out to AC_in2
--'<S5>:1:449'
AC_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:451'
previous_CPU_state_next <= CPU_state_temp;
IF indirect_bit_1 /= '0' THEN
-- indirect addressing
--'<S5>:1:454'
IF data_in_signed(7) = '1' THEN
indirect_address_next <= "00000000";
ELSE
indirect_address_next <= unsigned(data_in_signed);
END IF;
--'<S5>:1:455'
CPU_state_temp := to_unsigned(8, 8);
ELSE
--'<S5>:1:457'
CPU_state_temp := to_unsigned(25, 8);
END IF;
WHEN "00010001" =>
-- ADD (contd.)
--'<S5>:1:462'
ALU_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:463'
shifter_sel_tmp <= to_unsigned(3, 2);
IF previous_CPU_state = 4 THEN
--'<S5>:1:465'
--'<S5>:1:466'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:467'
CPU_state_temp := to_unsigned(18, 8);
ELSE
--'<S5>:1:469'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:470'
CPU_state_temp := to_unsigned(6, 8);
END IF;
WHEN "00010010" =>
--'<S5>:1:474'
indirect_bit_2 := minor_opcode(5);
-- accounting for the delay from shift_out to AC_in2
--'<S5>:1:476'
AC_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:478'
previous_CPU_state_next <= CPU_state_temp;
IF indirect_bit_2 /= '0' THEN
-- indirect addressing
--'<S5>:1:481'
IF data_in_signed(7) = '1' THEN
indirect_address_next <= "00000000";
ELSE
indirect_address_next <= unsigned(data_in_signed);
END IF;
--'<S5>:1:482'
CPU_state_temp := to_unsigned(9, 8);
ELSE
--'<S5>:1:484'
CPU_state_temp := to_unsigned(25, 8);
END IF;
WHEN "00010011" =>
-- SUB (contd.)
--'<S5>:1:489'
ALU_func_tmp <= to_unsigned(3, 3);
--'<S5>:1:490'
shifter_sel_tmp <= to_unsigned(3, 2);
IF previous_CPU_state = 4 THEN
--'<S5>:1:492'
--'<S5>:1:493'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:494'
CPU_state_temp := to_unsigned(20, 8);
ELSE
--'<S5>:1:496'
previous_CPU_state_next <= CPU_state_temp;
--'<S5>:1:497'
CPU_state_temp := to_unsigned(6, 8);
END IF;
WHEN "00010100" =>
--'<S5>:1:501'
indirect_bit_3 := minor_opcode(5);
-- accounting for the delay from shift_out to AC_in2
--'<S5>:1:503'
AC_func_tmp <= to_unsigned(2, 3);
--'<S5>:1:505'
previous_CPU_state_next <= CPU_state_temp;
IF indirect_bit_3 /= '0' THEN
-- indirect addressing
--'<S5>:1:508'
IF data_in_signed(7) = '1' THEN
indirect_address_next <= "00000000";
ELSE
indirect_address_next <= unsigned(data_in_signed);
END IF;
--'<S5>:1:509'
CPU_state_temp := to_unsigned(10, 8);
ELSE
--'<S5>:1:512'
CPU_state_temp := to_unsigned(25, 8);
END IF;
WHEN "00010101" =>
-- STA indirect
--'<S5>:1:517'
CPU_state_temp := to_unsigned(11, 8);
WHEN "00010110" =>
-- lock state
--'<S5>:1:521'
hlt_tmp <= to_unsigned(1, 8);
--'<S5>:1:522'
CPU_state_temp := to_unsigned(22, 8);
WHEN OTHERS =>
--'<S5>:1:525'
previous_CPU_state_next <= CPU_state_temp;
-- by default, go back to the fetch stage again
--'<S5>:1:527'
CPU_state_temp := to_unsigned(1, 8);
-- switch(CPU_state) end here
END CASE;
CPU_state_next <= CPU_state_temp;
END PROCESS Control_Unit_1_output;
shifter_sel <= std_logic_vector(shifter_sel_tmp);
out_flags <= std_logic_vector(out_flags_tmp);
ALU_func <= std_logic_vector(ALU_func_tmp);
DM_addr <= std_logic_vector(DM_addr_tmp);
AC_func <= std_logic_vector(AC_func_tmp);
AC_data <= std_logic_vector(AC_data_tmp);
IR_func <= std_logic_vector(IR_func_tmp);
PC_func <= std_logic_vector(PC_func_tmp);
addr_inc <= std_logic_vector(addr_inc_tmp);
hlt <= std_logic_vector(hlt_tmp);
END rtl;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity cic_up is
generic(
num_bits : natural := 16; -- How many bits in our incoming data?
num_stages : natural := 3; -- How many stages in the CIC? (N)
resamp : natural := 32; -- By what factor are we changing our data rate? (R)
diff_dly : natural := 1; -- The differential delay (M)
out_rate : natural := 8); -- Number of clocks per output sample
-- Must be a power of two
port(
clk_i : in std_logic;
rst_i : in std_logic;
-- Input ports
data_i : in std_logic_vector(num_bits-1 downto 0);
valid_i : in std_logic;
-- Output samples
data_o : out std_logic_vector;
valid_o : out std_logic);
end entity cic_up;
architecture behavior of cic_up is
-----------------------------------------------------------------------------
-- Functions
-----------------------------------------------------------------------------
function log(b,n: positive) return natural is
variable temp : natural := 1;
variable answer : natural := 0;
begin
while temp < n loop
answer := answer + 1;
temp := temp * b;
end loop;
return answer;
end function log;
-----------------------------------------------------------------------------
function signed_add(l,r: std_logic_vector) return std_logic_vector is
variable resized_r : signed(r'high+1 downto r'low);
begin
resized_r := resize(signed(r), r'length+1);
return std_logic_vector(signed(l) + resized_r);
end function signed_add;
-----------------------------------------------------------------------------
function signed_sub(l,r: std_logic_vector) return std_logic_vector is
variable resized_r : signed(r'high+1 downto r'low);
begin
resized_r := resize(signed(r), r'length+1);
return std_logic_vector(signed(l) - resized_r);
end function signed_sub;
-----------------------------------------------------------------------------
impure function input_bits return natural is
variable a, b, c : integer;
begin
a := (num_bits + 1);
b := (num_stages - 2)*(log(2,resamp));
c := (num_stages - 1)*(log(2,diff_dly));
return a + b + c;
end function input_bits;
-----------------------------------------------------------------------------
impure function output_bits return natural is
variable a, b, c : integer;
begin
a := (num_bits + 0);
b := (num_stages - 1)*(log(2,resamp));
c := (num_stages - 0)*(log(2,diff_dly));
return a + b + c;
end function output_bits;
-----------------------------------------------------------------------------
-- Types, subtypes, and constants
-----------------------------------------------------------------------------
-- Bit growth constants
constant direction : string := "up";
subtype int_i_range is natural range input_bits-1 downto 0;
subtype int_o_range is natural range output_bits-1 downto 0;
subtype comb_sum_range is natural range num_bits downto 0;
subtype count_range is natural range log(2,out_rate)-1 downto 0;
-- Array type for differential delay
subtype word is std_logic_vector(num_bits-1 downto 0);
type comb_reg_type is array (integer range <>) of word;
-----------------------------------------------------------------------------
-- Signals
-----------------------------------------------------------------------------
signal comb_reg : comb_reg_type(0 to diff_dly-1) := (others => (others => '0'));
signal comb_sum : std_logic_vector(comb_sum_range):= (others => '0');
signal int_in : std_logic_vector(int_i_range);
signal int_sum : signed (int_o_range) := (others => '0');
signal int_en : std_logic;
signal count : unsigned(count_range) := (others => '0');
signal c_dly : std_logic;
begin
-----------------------------------------------------------------------------
-- Map outputs
-----------------------------------------------------------------------------
data_o <= std_logic_vector(int_sum);
-----------------------------------------------------------------------------
-- Comb (derivative) section
-----------------------------------------------------------------------------
comb_proc : process(clk_i)
begin
if rising_edge(clk_i) then
-- Comb registers
if rst_i = '1' then
comb_reg <= (others => (others => '0'));
comb_sum <= (others => '0');
elsif valid_i = '1' then
comb_reg <= data_i & comb_reg(0 to comb_reg'high-1);
comb_sum <= signed_sub(data_i, comb_reg(comb_reg'high));
end if;
end if;
end process comb_proc;
-----------------------------------------------------------------------------
-- Integrator section
-----------------------------------------------------------------------------
int_proc : process(clk_i)
begin
if rising_edge(clk_i) then
-- Integrator registers
if rst_i = '1' then
int_sum <= (others => '0');
else
if num_stages = 1 then
-- The connection between the ints and the combs is determined
-- by the generic out_rate. This is indirectly controlled by
-- the top bit in count, which counts to out_rate.
if out_rate = 1 then
valid_o <= '1';
else
valid_o <= count(count'left) and not c_dly;
end if;
-- The size of the first integrator register could be a different
-- size from the last stage of the combs. This should make up
-- that difference.
if valid_i = '1' then
int_sum <= resize(int_sum + signed(comb_sum), int_sum'length);
end if;
-- Every other stage of the integrators is controlled by the enable
-- signal of the previous stage
elsif int_en = '1' then
int_sum <= int_sum + signed(int_in);
valid_o <= '1';
else
valid_o <= '0';
end if;
end if;
end if;
end process int_proc;
-----------------------------------------------------------------------------
-- Recursive instantiation and termination
-----------------------------------------------------------------------------
cic_gen : if num_stages > 1 generate
begin
cic_inst : entity work.cic_up
generic map(
num_bits => num_bits+1,
num_stages => num_stages-1,
diff_dly => diff_dly,
resamp => resamp,
out_rate => out_rate)
port map(
clk_i => clk_i,
rst_i => rst_i,
-- Input ports
data_i => comb_sum,
valid_i => valid_i,
-- Output samples
data_o => int_in,
valid_o => int_en);
end generate cic_gen;
valid_gen : if num_stages = 1 generate
begin
vary_valid_o : if out_rate /= 1 generate
begin
valid_o_proc : process(clk_i)
begin
if rising_edge(clk_i) then
if rst_i = '1' then
count <= (others => '0');
c_dly <= '0';
else
count <= count + 1;
c_dly <= count(count'left);
end if;
end if;
end process valid_o_proc;
end generate vary_valid_o;
end generate valid_gen;
end architecture behavior;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity cic_up is
generic(
num_bits : natural := 16; -- How many bits in our incoming data?
num_stages : natural := 3; -- How many stages in the CIC? (N)
resamp : natural := 32; -- By what factor are we changing our data rate? (R)
diff_dly : natural := 1; -- The differential delay (M)
out_rate : natural := 8); -- Number of clocks per output sample
-- Must be a power of two
port(
clk_i : in std_logic;
rst_i : in std_logic;
-- Input ports
data_i : in std_logic_vector(num_bits-1 downto 0);
valid_i : in std_logic;
-- Output samples
data_o : out std_logic_vector;
valid_o : out std_logic);
end entity cic_up;
architecture behavior of cic_up is
-----------------------------------------------------------------------------
-- Functions
-----------------------------------------------------------------------------
function log(b,n: positive) return natural is
variable temp : natural := 1;
variable answer : natural := 0;
begin
while temp < n loop
answer := answer + 1;
temp := temp * b;
end loop;
return answer;
end function log;
-----------------------------------------------------------------------------
function signed_add(l,r: std_logic_vector) return std_logic_vector is
variable resized_r : signed(r'high+1 downto r'low);
begin
resized_r := resize(signed(r), r'length+1);
return std_logic_vector(signed(l) + resized_r);
end function signed_add;
-----------------------------------------------------------------------------
function signed_sub(l,r: std_logic_vector) return std_logic_vector is
variable resized_r : signed(r'high+1 downto r'low);
begin
resized_r := resize(signed(r), r'length+1);
return std_logic_vector(signed(l) - resized_r);
end function signed_sub;
-----------------------------------------------------------------------------
impure function input_bits return natural is
variable a, b, c : integer;
begin
a := (num_bits + 1);
b := (num_stages - 2)*(log(2,resamp));
c := (num_stages - 1)*(log(2,diff_dly));
return a + b + c;
end function input_bits;
-----------------------------------------------------------------------------
impure function output_bits return natural is
variable a, b, c : integer;
begin
a := (num_bits + 0);
b := (num_stages - 1)*(log(2,resamp));
c := (num_stages - 0)*(log(2,diff_dly));
return a + b + c;
end function output_bits;
-----------------------------------------------------------------------------
-- Types, subtypes, and constants
-----------------------------------------------------------------------------
-- Bit growth constants
constant direction : string := "up";
subtype int_i_range is natural range input_bits-1 downto 0;
subtype int_o_range is natural range output_bits-1 downto 0;
subtype comb_sum_range is natural range num_bits downto 0;
subtype count_range is natural range log(2,out_rate)-1 downto 0;
-- Array type for differential delay
subtype word is std_logic_vector(num_bits-1 downto 0);
type comb_reg_type is array (integer range <>) of word;
-----------------------------------------------------------------------------
-- Signals
-----------------------------------------------------------------------------
signal comb_reg : comb_reg_type(0 to diff_dly-1) := (others => (others => '0'));
signal comb_sum : std_logic_vector(comb_sum_range):= (others => '0');
signal int_in : std_logic_vector(int_i_range);
signal int_sum : signed (int_o_range) := (others => '0');
signal int_en : std_logic;
signal count : unsigned(count_range) := (others => '0');
signal c_dly : std_logic;
begin
-----------------------------------------------------------------------------
-- Map outputs
-----------------------------------------------------------------------------
data_o <= std_logic_vector(int_sum);
-----------------------------------------------------------------------------
-- Comb (derivative) section
-----------------------------------------------------------------------------
comb_proc : process(clk_i)
begin
if rising_edge(clk_i) then
-- Comb registers
if rst_i = '1' then
comb_reg <= (others => (others => '0'));
comb_sum <= (others => '0');
elsif valid_i = '1' then
comb_reg <= data_i & comb_reg(0 to comb_reg'high-1);
comb_sum <= signed_sub(data_i, comb_reg(comb_reg'high));
end if;
end if;
end process comb_proc;
-----------------------------------------------------------------------------
-- Integrator section
-----------------------------------------------------------------------------
int_proc : process(clk_i)
begin
if rising_edge(clk_i) then
-- Integrator registers
if rst_i = '1' then
int_sum <= (others => '0');
else
if num_stages = 1 then
-- The connection between the ints and the combs is determined
-- by the generic out_rate. This is indirectly controlled by
-- the top bit in count, which counts to out_rate.
if out_rate = 1 then
valid_o <= '1';
else
valid_o <= count(count'left) and not c_dly;
end if;
-- The size of the first integrator register could be a different
-- size from the last stage of the combs. This should make up
-- that difference.
if valid_i = '1' then
int_sum <= resize(int_sum + signed(comb_sum), int_sum'length);
end if;
-- Every other stage of the integrators is controlled by the enable
-- signal of the previous stage
elsif int_en = '1' then
int_sum <= int_sum + signed(int_in);
valid_o <= '1';
else
valid_o <= '0';
end if;
end if;
end if;
end process int_proc;
-----------------------------------------------------------------------------
-- Recursive instantiation and termination
-----------------------------------------------------------------------------
cic_gen : if num_stages > 1 generate
begin
cic_inst : entity work.cic_up
generic map(
num_bits => num_bits+1,
num_stages => num_stages-1,
diff_dly => diff_dly,
resamp => resamp,
out_rate => out_rate)
port map(
clk_i => clk_i,
rst_i => rst_i,
-- Input ports
data_i => comb_sum,
valid_i => valid_i,
-- Output samples
data_o => int_in,
valid_o => int_en);
end generate cic_gen;
valid_gen : if num_stages = 1 generate
begin
vary_valid_o : if out_rate /= 1 generate
begin
valid_o_proc : process(clk_i)
begin
if rising_edge(clk_i) then
if rst_i = '1' then
count <= (others => '0');
c_dly <= '0';
else
count <= count + 1;
c_dly <= count(count'left);
end if;
end if;
end process valid_o_proc;
end generate vary_valid_o;
end generate valid_gen;
end architecture behavior;
|
-- (c) Copyright 1995-2015 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:dist_mem_gen:8.0
-- IP Revision: 8
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY dist_mem_gen_v8_0;
USE dist_mem_gen_v8_0.dist_mem_gen_v8_0;
ENTITY dist_mem_gen_0 IS
PORT (
a : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
spo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
END dist_mem_gen_0;
ARCHITECTURE dist_mem_gen_0_arch OF dist_mem_gen_0 IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : string;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF dist_mem_gen_0_arch: ARCHITECTURE IS "yes";
COMPONENT dist_mem_gen_v8_0 IS
GENERIC (
C_FAMILY : STRING;
C_ADDR_WIDTH : INTEGER;
C_DEFAULT_DATA : STRING;
C_DEPTH : INTEGER;
C_HAS_CLK : INTEGER;
C_HAS_D : INTEGER;
C_HAS_DPO : INTEGER;
C_HAS_DPRA : INTEGER;
C_HAS_I_CE : INTEGER;
C_HAS_QDPO : INTEGER;
C_HAS_QDPO_CE : INTEGER;
C_HAS_QDPO_CLK : INTEGER;
C_HAS_QDPO_RST : INTEGER;
C_HAS_QDPO_SRST : INTEGER;
C_HAS_QSPO : INTEGER;
C_HAS_QSPO_CE : INTEGER;
C_HAS_QSPO_RST : INTEGER;
C_HAS_QSPO_SRST : INTEGER;
C_HAS_SPO : INTEGER;
C_HAS_WE : INTEGER;
C_MEM_INIT_FILE : STRING;
C_ELABORATION_DIR : STRING;
C_MEM_TYPE : INTEGER;
C_PIPELINE_STAGES : INTEGER;
C_QCE_JOINED : INTEGER;
C_QUALIFY_WE : INTEGER;
C_READ_MIF : INTEGER;
C_REG_A_D_INPUTS : INTEGER;
C_REG_DPRA_INPUT : INTEGER;
C_SYNC_ENABLE : INTEGER;
C_WIDTH : INTEGER;
C_PARSER_TYPE : INTEGER
);
PORT (
a : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
d : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
dpra : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
clk : IN STD_LOGIC;
we : IN STD_LOGIC;
i_ce : IN STD_LOGIC;
qspo_ce : IN STD_LOGIC;
qdpo_ce : IN STD_LOGIC;
qdpo_clk : IN STD_LOGIC;
qspo_rst : IN STD_LOGIC;
qdpo_rst : IN STD_LOGIC;
qspo_srst : IN STD_LOGIC;
qdpo_srst : IN STD_LOGIC;
spo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
dpo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
qspo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
qdpo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
END COMPONENT dist_mem_gen_v8_0;
ATTRIBUTE X_CORE_INFO : STRING;
ATTRIBUTE X_CORE_INFO OF dist_mem_gen_0_arch: ARCHITECTURE IS "dist_mem_gen_v8_0,Vivado 2015.2";
ATTRIBUTE CHECK_LICENSE_TYPE : STRING;
ATTRIBUTE CHECK_LICENSE_TYPE OF dist_mem_gen_0_arch : ARCHITECTURE IS "dist_mem_gen_0,dist_mem_gen_v8_0,{}";
ATTRIBUTE CORE_GENERATION_INFO : STRING;
ATTRIBUTE CORE_GENERATION_INFO OF dist_mem_gen_0_arch: ARCHITECTURE IS "dist_mem_gen_0,dist_mem_gen_v8_0,{x_ipProduct=Vivado 2015.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=dist_mem_gen,x_ipVersion=8.0,x_ipCoreRevision=8,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_ADDR_WIDTH=15,C_DEFAULT_DATA=0,C_DEPTH=32768,C_HAS_CLK=0,C_HAS_D=0,C_HAS_DPO=0,C_HAS_DPRA=0,C_HAS_I_CE=0,C_HAS_QDPO=0,C_HAS_QDPO_CE=0,C_HAS_QDPO_CLK=0,C_HAS_QDPO_RST=0,C_HAS_QDPO_SRST=0,C_HAS_QSPO=0,C_HAS_QSPO_CE=0,C_HAS_QSPO_RST=0,C_HAS_QSPO_SRST=0,C_HAS_SPO=1,C_HAS_WE=0,C_MEM_INIT_FILE=dist_mem_gen_0.mif,C_ELABORATION_DIR=./,C_MEM_TYPE=0,C_PIPELINE_STAGES=0,C_QCE_JOINED=0,C_QUALIFY_WE=0,C_READ_MIF=1,C_REG_A_D_INPUTS=0,C_REG_DPRA_INPUT=0,C_SYNC_ENABLE=1,C_WIDTH=8,C_PARSER_TYPE=1}";
BEGIN
U0 : dist_mem_gen_v8_0
GENERIC MAP (
C_FAMILY => "zynq",
C_ADDR_WIDTH => 15,
C_DEFAULT_DATA => "0",
C_DEPTH => 32768,
C_HAS_CLK => 0,
C_HAS_D => 0,
C_HAS_DPO => 0,
C_HAS_DPRA => 0,
C_HAS_I_CE => 0,
C_HAS_QDPO => 0,
C_HAS_QDPO_CE => 0,
C_HAS_QDPO_CLK => 0,
C_HAS_QDPO_RST => 0,
C_HAS_QDPO_SRST => 0,
C_HAS_QSPO => 0,
C_HAS_QSPO_CE => 0,
C_HAS_QSPO_RST => 0,
C_HAS_QSPO_SRST => 0,
C_HAS_SPO => 1,
C_HAS_WE => 0,
C_MEM_INIT_FILE => "dist_mem_gen_0.mif",
C_ELABORATION_DIR => "./",
C_MEM_TYPE => 0,
C_PIPELINE_STAGES => 0,
C_QCE_JOINED => 0,
C_QUALIFY_WE => 0,
C_READ_MIF => 1,
C_REG_A_D_INPUTS => 0,
C_REG_DPRA_INPUT => 0,
C_SYNC_ENABLE => 1,
C_WIDTH => 8,
C_PARSER_TYPE => 1
)
PORT MAP (
a => a,
d => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
dpra => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 15)),
clk => '0',
we => '0',
i_ce => '1',
qspo_ce => '1',
qdpo_ce => '1',
qdpo_clk => '0',
qspo_rst => '0',
qdpo_rst => '0',
qspo_srst => '0',
qdpo_srst => '0',
spo => spo
);
END dist_mem_gen_0_arch;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
library board;
use board.zpu_config.all;
entity wb_master_np_to_slave_p is
generic (
ADDRESS_HIGH: integer := maxIObit;
ADDRESS_LOW: integer := maxIObit
);
port (
wb_clk_i: in std_logic;
wb_rst_i: in std_logic;
-- Master signals
m_wb_dat_o: out std_logic_vector(31 downto 0);
m_wb_dat_i: in std_logic_vector(31 downto 0);
m_wb_adr_i: in std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
m_wb_sel_i: in std_logic_vector(3 downto 0);
m_wb_cti_i: in std_logic_vector(2 downto 0);
m_wb_we_i: in std_logic;
m_wb_cyc_i: in std_logic;
m_wb_stb_i: in std_logic;
m_wb_ack_o: out std_logic;
-- Slave signals
s_wb_dat_i: in std_logic_vector(31 downto 0);
s_wb_dat_o: out std_logic_vector(31 downto 0);
s_wb_adr_o: out std_logic_vector(ADDRESS_HIGH downto ADDRESS_LOW);
s_wb_sel_o: out std_logic_vector(3 downto 0);
s_wb_cti_o: out std_logic_vector(2 downto 0);
s_wb_we_o: out std_logic;
s_wb_cyc_o: out std_logic;
s_wb_stb_o: out std_logic;
s_wb_ack_i: in std_logic;
s_wb_stall_i: in std_logic
);
end entity wb_master_np_to_slave_p;
architecture behave of wb_master_np_to_slave_p is
type state_type is ( idle, wait_for_ack );
signal state: state_type;
begin
process(wb_clk_i)
begin
if rising_edge(wb_clk_i) then
if wb_rst_i='1' then
state <= idle;
else
case state is
when idle =>
if m_wb_cyc_i='1' and m_wb_stb_i='1' and s_wb_stall_i='0' then
state <= wait_for_ack;
end if;
when wait_for_ack =>
if s_wb_ack_i='1' then
state <= idle;
end if;
when others =>
end case;
end if;
end if;
end process;
s_wb_stb_o <= m_wb_stb_i when state=idle else '0';
s_wb_dat_o <= m_wb_dat_i;
s_wb_adr_o <= m_wb_adr_i;
s_wb_sel_o <= m_wb_sel_i;
s_wb_cti_o <= m_wb_cti_i;
s_wb_we_o <= m_wb_we_i;
s_wb_cyc_o <= m_wb_cyc_i;
m_wb_dat_o <= s_wb_dat_i;
m_wb_ack_o <= s_wb_ack_i;
end behave;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.