system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #define Dx 256
extern "C" {
__global__ void advance_src(int nx, int ny, int tn, double *f) {
int tid0 = nx/3 + (ny/2)*nx;
f[tid0] += sin(0.1*tn);
}
__global__ void advance(int nx, int ny, double *c, double *f, double *g) {
int tid = blockIdx.x*blockDim.x + threadIdx.x;
int i = tid%nx;
int j = tid/nx;
if( i>0 && i<nx-... | .file "tmpxft_00002d39_00000000-6_core.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #define Dx 256
extern "C" {
__global__ void advance_src(int nx, int ny, int tn, double *f) {
int tid0 = nx/3 + (ny/2)*nx;
f[tid0] += sin(0.1*tn);
}
__global__ void advance(int nx, int ny, double *c, double *f, double *g) {
int tid = blockIdx.x*blockDim.x + threadIdx.x;
int i = tid%nx;
int j = tid/nx;
if( i>0 && i<nx-... | #include <hip/hip_runtime.h>
#define Dx 256
extern "C" {
__global__ void advance_src(int nx, int ny, int tn, double *f) {
int tid0 = nx/3 + (ny/2)*nx;
f[tid0] += sin(0.1*tn);
}
__global__ void advance(int nx, int ny, double *c, double *f, double *g) {
int tid = blockIdx.x*blockDim.x + threadIdx.x;
int i = tid%nx;
int j... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#define Dx 256
extern "C" {
__global__ void advance_src(int nx, int ny, int tn, double *f) {
int tid0 = nx/3 + (ny/2)*nx;
f[tid0] += sin(0.1*tn);
}
__global__ void advance(int nx, int ny, double *c, double *f, double *g) {
int tid = blockIdx.x*blockDim.x + threadIdx.x;
int i = tid%nx;
int j... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected advance_src
.globl advance_src
.p2align 8
.type advance_src,@function
advance_src:
s_load_b32 s2, s[0:1], 0x8
s_mov_b32 s3, 0x3fb99999
s_waitcnt lgkmcnt(0)
v_cvt_f64_i32_e32 v[0:1], s2
s_mov_b32 s2, 0x9999999a
s_delay_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#define Dx 256
extern "C" {
__global__ void advance_src(int nx, int ny, int tn, double *f) {
int tid0 = nx/3 + (ny/2)*nx;
f[tid0] += sin(0.1*tn);
}
__global__ void advance(int nx, int ny, double *c, double *f, double *g) {
int tid = blockIdx.x*blockDim.x + threadIdx.x;
int i = tid%nx;
int j... | .text
.file "core.hip"
.globl __device_stub__advance_src # -- Begin function __device_stub__advance_src
.p2align 4, 0x90
.type __device_stub__advance_src,@function
__device_stub__advance_src: # @__device_stub__advance_src
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movl %edi, 20(%rs... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00002d39_00000000-6_core.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "core.hip"
.globl __device_stub__advance_src # -- Begin function __device_stub__advance_src
.p2align 4, 0x90
.type __device_stub__advance_src,@function
__device_stub__advance_src: # @__device_stub__advance_src
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offset 128
movl %edi, 20(%rs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
cudaSetDevice(gpuid_0);
cudaM... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
cudaSetDevice(gpuid_0);
cudaM... | .file "tmpxft_00025b3c_00000000-6_memcpy_with_nvlink.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
cudaSetDevice(gpuid_0);
cudaM... | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include <hip/hip_runtime.h>
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include <hip/hip_runtime.h>
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // P2P Test by Greg Gutmann
// https://codingbyexample.com/2020/09/14/p2p-memcpy-with-nvlink/
#include <hip/hip_runtime.h>
#include "stdio.h"
#include "stdint.h"
int main()
{
// GPUs
int gpuid_0 = 0;
int gpuid_1 = 1;
// Memory Copy Size
uint32_t size = pow(2, 26); // 2^26 = 67MB
// Allocate Memory
uint32_t* dev_0;
... | .text
.file "memcpy_with_nvlink.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x408f400000000000 # double 1000
.LCPI0_1:
.quad 0x3fe5798ee2308c3a # double 0.67108864000000001
.text
.globl main
.p2align 4, 0x90
.typ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00025b3c_00000000-6_memcpy_with_nvlink.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "memcpy_with_nvlink.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x408f400000000000 # double 1000
.LCPI0_1:
.quad 0x3fe5798ee2308c3a # double 0.67108864000000001
.text
.globl main
.p2align 4, 0x90
.typ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<cuda.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, int* B, int* ... | code for sm_80
Function : _Z6VecAddPKiS0_Pii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<cuda.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, int* B, int* ... | .file "tmpxft_0018b16d_00000000-6_memtest_gpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<cuda.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, int* B, int* ... | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<hip/hip_runtime.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, in... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<hip/hip_runtime.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, in... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6VecAddPKiS0_Pii
.globl _Z6VecAddPKiS0_Pii
.p2align 8
.type _Z6VecAddPKiS0_Pii,@function
_Z6VecAddPKiS0_Pii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_dela... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
Test Programm nach:
https://www.thomas-krenn.com/de/wiki/CUDA_Programmierung
*/
#include<stdio.h>
#include<hip/hip_runtime.h>
#include<stdlib.h>
// Vars
// Host-Vars
int* h_A;
int* h_B;
int* h_C;
// Device-Vars
int* d_A;
int* d_B;
int* d_C;
// Prototypes
void RandomInit(int* data, int n);
int CheckResults(int* A, in... | .text
.file "memtest_gpu.hip"
.globl _Z21__device_stub__VecAddPKiS0_Pii # -- Begin function _Z21__device_stub__VecAddPKiS0_Pii
.p2align 4, 0x90
.type _Z21__device_stub__VecAddPKiS0_Pii,@function
_Z21__device_stub__VecAddPKiS0_Pii: # @_Z21__device_stub__VecAddPKiS0_Pii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_de... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6VecAddPKiS0_Pii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
/*002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6VecAddPKiS0_Pii
.globl _Z6VecAddPKiS0_Pii
.p2align 8
.type _Z6VecAddPKiS0_Pii,@function
_Z6VecAddPKiS0_Pii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_dela... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0018b16d_00000000-6_memtest_gpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "memtest_gpu.hip"
.globl _Z21__device_stub__VecAddPKiS0_Pii # -- Begin function _Z21__device_stub__VecAddPKiS0_Pii
.p2align 4, 0x90
.type _Z21__device_stub__VecAddPKiS0_Pii,@function
_Z21__device_stub__VecAddPKiS0_Pii: # @_Z21__device_stub__VecAddPKiS0_Pii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_de... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdlib.h>
#include <stdio.h>
#include <unistd.h>
#include <math.h>
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#define NUM_BLOCKS 1
#define BLOCK_SIZE 256
#define NUM_MEM 32768
//stage one
__global__ void prefixOne(int *in_array, int *out_array, int unsize, int size)
{
int tid = threadIdx... | .file "tmpxft_00028e98_00000000-6_prefix.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2076:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <stdio.h>
#include <unistd.h>
#include <math.h>
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#define NUM_BLOCKS 1
#define BLOCK_SIZE 256
#define NUM_MEM 32768
//stage one
__global__ void prefixOne(int *in_array, int *out_array, int unsize, int size)
{
int tid = threadIdx... | #include <stdlib.h>
#include <stdio.h>
#include <unistd.h>
#include <math.h>
#include "hip/hip_runtime.h"
#define NUM_BLOCKS 1
#define BLOCK_SIZE 256
#define NUM_MEM 32768
//stage one
__global__ void prefixOne(int *in_array, int *out_array, int unsize, int size)
{
int tid = threadIdx.x;
for(int j = 0; j < unsize; j++)... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdlib.h>
#include <stdio.h>
#include <unistd.h>
#include <math.h>
#include "hip/hip_runtime.h"
#define NUM_BLOCKS 1
#define BLOCK_SIZE 256
#define NUM_MEM 32768
//stage one
__global__ void prefixOne(int *in_array, int *out_array, int unsize, int size)
{
int tid = threadIdx.x;
for(int j = 0; j < unsize; j++)... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9prefixOnePiS_ii
.globl _Z9prefixOnePiS_ii
.p2align 8
.type _Z9prefixOnePiS_ii,@function
_Z9prefixOnePiS_ii:
s_load_b32 s4, s[0:1], 0x10
s_mov_b32 s5, 1
s_waitcnt lgkmcnt(0)
s_cmp_lt_i32 s4, 1
s_cbranch_scc1 .LBB0_9
s_load_b128 s[... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdlib.h>
#include <stdio.h>
#include <unistd.h>
#include <math.h>
#include "hip/hip_runtime.h"
#define NUM_BLOCKS 1
#define BLOCK_SIZE 256
#define NUM_MEM 32768
//stage one
__global__ void prefixOne(int *in_array, int *out_array, int unsize, int size)
{
int tid = threadIdx.x;
for(int j = 0; j < unsize; j++)... | .text
.file "prefix.hip"
.globl _Z24__device_stub__prefixOnePiS_ii # -- Begin function _Z24__device_stub__prefixOnePiS_ii
.p2align 4, 0x90
.type _Z24__device_stub__prefixOnePiS_ii,@function
_Z24__device_stub__prefixOnePiS_ii: # @_Z24__device_stub__prefixOnePiS_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00028e98_00000000-6_prefix.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2076:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "prefix.hip"
.globl _Z24__device_stub__prefixOnePiS_ii # -- Begin function _Z24__device_stub__prefixOnePiS_ii
.p2align 4, 0x90
.type _Z24__device_stub__prefixOnePiS_ii,@function
_Z24__device_stub__prefixOnePiS_ii: # @_Z24__device_stub__prefixOnePiS_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#define ARRAY_SIZE 16
__global__ void unique_idx_calc_threadIdx(int * input) {
int tid = threadIdx.x+blockIdx.x*blockDim.x;
printf("threadIdx.x: %d, blockIdx.x: %d, blockDim.x: %d, value: %d\n", tid, blockIdx.x, blockDim.x, input[tid]);
}
__global__ void unique_gid_calc(int * input) {
int tid = thread... | code for sm_80
Function : _Z15unique_gid_calcPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R12, SR_TID.X ; /* 0x00000000000c7919 */
/* 0x000e22... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#define ARRAY_SIZE 16
__global__ void unique_idx_calc_threadIdx(int * input) {
int tid = threadIdx.x+blockIdx.x*blockDim.x;
printf("threadIdx.x: %d, blockIdx.x: %d, blockDim.x: %d, value: %d\n", tid, blockIdx.x, blockDim.x, input[tid]);
}
__global__ void unique_gid_calc(int * input) {
int tid = thread... | .file "tmpxft_00058dcf_00000000-6_unique_index.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#define ARRAY_SIZE 16
__global__ void unique_idx_calc_threadIdx(int * input) {
int tid = threadIdx.x+blockIdx.x*blockDim.x;
printf("threadIdx.x: %d, blockIdx.x: %d, blockDim.x: %d, value: %d\n", tid, blockIdx.x, blockDim.x, input[tid]);
}
__global__ void unique_gid_calc(int * input) {
int tid = thread... | #include <hip/hip_runtime.h>
#include<stdio.h>
#define ARRAY_SIZE 16
__global__ void unique_idx_calc_threadIdx(int * input) {
int tid = threadIdx.x+blockIdx.x*blockDim.x;
printf("threadIdx.x: %d, blockIdx.x: %d, blockDim.x: %d, value: %d\n", tid, blockIdx.x, blockDim.x, input[tid]);
}
__global__ void unique_gid_calc(in... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#define ARRAY_SIZE 16
__global__ void unique_idx_calc_threadIdx(int * input) {
int tid = threadIdx.x+blockIdx.x*blockDim.x;
printf("threadIdx.x: %d, blockIdx.x: %d, blockDim.x: %d, value: %d\n", tid, blockIdx.x, blockDim.x, input[tid]);
}
__global__ void unique_gid_calc(in... | .text
.file "unique_index.hip"
.globl _Z40__device_stub__unique_idx_calc_threadIdxPi # -- Begin function _Z40__device_stub__unique_idx_calc_threadIdxPi
.p2align 4, 0x90
.type _Z40__device_stub__unique_idx_calc_threadIdxPi,@function
_Z40__device_stub__unique_idx_calc_threadIdxPi: # @_Z40__device_stub__unique_idx_calc_th... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00058dcf_00000000-6_unique_index.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... | .text
.file "unique_index.hip"
.globl _Z40__device_stub__unique_idx_calc_threadIdxPi # -- Begin function _Z40__device_stub__unique_idx_calc_threadIdxPi
.p2align 4, 0x90
.type _Z40__device_stub__unique_idx_calc_threadIdxPi,@function
_Z40__device_stub__unique_idx_calc_threadIdxPi: # @_Z40__device_stub__unique_idx_calc_th... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthreads();
tmp_2 = d_B[col];
__sync... | code for sm_80
Function : _Z17additionByColumnsPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthreads();
tmp_2 = d_B[col];
__sync... | .file "tmpxft_00142402_00000000-6_matrix_addition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthreads();
tmp_2 = d_B[col];
__sync... | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthread... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthread... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8additionPfS_S_i
.globl _Z8additionPfS_S_i
.p2align 8
.type _Z8additionPfS_S_i,@function
_Z8additionPfS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
v_bfe_u32 v2, v0, 10, 10
v_and_b32_e32 v3, 0x3ff, v0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void addition(float* d_A, float* d_B, float* d_C, int numElements){
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float tmp_1, tmp_2;
if(row < numElements && col < numElements) {
tmp_1 = d_A[col];
__syncthread... | .text
.file "matrix_addition.hip"
.globl _Z23__device_stub__additionPfS_S_i # -- Begin function _Z23__device_stub__additionPfS_S_i
.p2align 4, 0x90
.type _Z23__device_stub__additionPfS_S_i,@function
_Z23__device_stub__additionPfS_S_i: # @_Z23__device_stub__additionPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cf... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00142402_00000000-6_matrix_addition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "matrix_addition.hip"
.globl _Z23__device_stub__additionPfS_S_i # -- Begin function _Z23__device_stub__additionPfS_S_i
.p2align 4, 0x90
.type _Z23__device_stub__additionPfS_S_i,@function
_Z23__device_stub__additionPfS_S_i: # @_Z23__device_stub__additionPfS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
cudaEvent_t start, stop;
cudaEventCreate(&start);
cudaEventCreate(&stop);
cudaEventRecord(start);
/... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
cudaEvent_t start, stop;
cudaEventCreate(&start);
cudaEventCreate(&stop);
cudaEventRecord(start);
/... | .file "tmpxft_0012e9e3_00000000-6_host_copy_time.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call _... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
cudaEvent_t start, stop;
cudaEventCreate(&start);
cudaEventCreate(&stop);
cudaEventRecord(start);
/... | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
hipEvent_t start, stop;
hipEventCreate(&start);
hipEventCreate(&stop);... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
hipEvent_t start, stop;
hipEventCreate(&start);
hipEventCreate(&stop);... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
long layer_sizes[] = {56l * 56 * 96, 28l * 28 * 96, 27l * 27 * 256,
13l * 13 * 256, 13l * 12 * 384, 13l * 12 * 384,
13l * 13 * 256, 6l * 6 * 256};
int num_layers = 8;
int main() {
hipEvent_t start, stop;
hipEventCreate(&start);
hipEventCreate(&stop);... | .text
.file "host_copy_time.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@functi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0012e9e3_00000000-6_host_copy_time.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call _... | .text
.file "host_copy_time.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@functi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddRow(const T* matrix, const T* ... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddRow(const T* matrix, const T* ... | .file "tmpxft_0006acc5_00000000-6_Row.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2038:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddRow(const T* matrix, const T* ... | #include <hip/hip_runtime.h>
template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddR... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddR... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
template<typename T>
__device__ void getRow(const T* matrix, const int row, T* result,
const int rows, const int cols) {
int bx = blockIdx.x;
int tx = threadIdx.x;
int index = bx * blockDim.x + tx;
result[index] = matrix[row * cols + index];
}
template<typename T>
__device__ void matrixAddR... | .text
.file "Row.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0006acc5_00000000-6_Row.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2038:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi... | .text
.file "Row.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<cstdio>
#include<cstdlib>
#include<iostream>
#define DFL_LEN 32
#define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine
//cuda error checking
#define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);}
inline void cudaCheckError(cudaError_t e,const char *file,int lin... | code for sm_80
Function : _Z13update_kernelPdS_Pl
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<cstdio>
#include<cstdlib>
#include<iostream>
#define DFL_LEN 32
#define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine
//cuda error checking
#define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);}
inline void cudaCheckError(cudaError_t e,const char *file,int lin... | #include <hip/hip_runtime.h>
#include<cstdio>
#include<cstdlib>
#include<iostream>
#define DFL_LEN 32
#define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine
//cuda error checking
#define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);}
inline void cudaCheckError(hipError_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<cstdio>
#include<cstdlib>
#include<iostream>
#define DFL_LEN 32
#define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine
//cuda error checking
#define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);}
inline void cudaCheckError(hipError_... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl
.globl _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl
.p2align 8
.type _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl,@function
_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl:
s_clause 0x1
s_load_b64 s[8:9], s[... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // Dummy file to trigger CUDA compile in this project | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Dummy file to trigger CUDA compile in this project | .file "tmpxft_000c5c8e_00000000-6_File.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Dummy file to trigger CUDA compile in this project | #include <hip/hip_runtime.h>
// Dummy file to trigger CUDA compile in this project |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
// Dummy file to trigger CUDA compile in this project | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
// Dummy file to trigger CUDA compile in this project | .text
.file "File.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c5c8e_00000000-6_File.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "File.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by ... | code for sm_80
Function : fastnoise1Kernel
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */
/* 0x000e220000002200 */
/*0020*/ ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by ... | .file "tmpxft_00103720_00000000-6_fastnoise1Kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by ... | #include <hip/hip_runtime.h>
// fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICE... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
// fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICE... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected fastnoise1Kernel
.globl fastnoise1Kernel
.p2align 8
.type fastnoise1Kernel,@function
fastnoise1Kernel:
s_load_b32 s6, s[0:1], 0x4
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_mov_b32 s3, exec_lo
s_waitcnt lgkmcnt(0)
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
// fermi
/*
* Copyright 2018 Vrije Universiteit Amsterdam, The Netherlands
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICE... | .text
.file "fastnoise1Kernel.hip"
.globl __device_stub__fastnoise1Kernel # -- Begin function __device_stub__fastnoise1Kernel
.p2align 4, 0x90
.type __device_stub__fastnoise1Kernel,@function
__device_stub__fastnoise1Kernel: # @__device_stub__fastnoise1Kernel
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_o... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : fastnoise1Kernel
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */
/* 0x000e220000002200 */
/*0020*/ ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected fastnoise1Kernel
.globl fastnoise1Kernel
.p2align 8
.type fastnoise1Kernel,@function
fastnoise1Kernel:
s_load_b32 s6, s[0:1], 0x4
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_mov_b32 s3, exec_lo
s_waitcnt lgkmcnt(0)
s_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00103720_00000000-6_fastnoise1Kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... | .text
.file "fastnoise1Kernel.hip"
.globl __device_stub__fastnoise1Kernel # -- Begin function __device_stub__fastnoise1Kernel
.p2align 4, 0x90
.type __device_stub__fastnoise1Kernel,@function
__device_stub__fastnoise1Kernel: # @__device_stub__fastnoise1Kernel
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_o... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_weight;
float prior_scale_chan... | code for sm_80
Function : _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ ISETP.NE.AND P0, PT, RZ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_weight;
float prior_scale_chan... | .file "tmpxft_000dffc9_00000000-6_update_linear_and_quadratic_terms_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_weight;
float prior_scale_chan... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_w... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_w... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.globl _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.p2align 8
.type _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_,@function
_Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_:
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_linear_and_quadratic_terms_kernel( int32_t n, float old_num_frames, float prior_offset, float* cur_tot_weight, int32_t max_count, float* quadratic, float* linear) {
float cur_weight = *cur_tot_weight;
float new_num_frames = old_num_frames + cur_w... | .text
.file "update_linear_and_quadratic_terms_kernel.hip"
.globl _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_ # -- Begin function _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_
.p2align 4, 0x90
.type _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_,@... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ ISETP.NE.AND P0, PT, RZ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.globl _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_
.p2align 8
.type _Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_,@function
_Z40update_linear_and_quadratic_terms_kerneliffPfiS_S_:
s_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000dffc9_00000000-6_update_linear_and_quadratic_terms_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... | .text
.file "update_linear_and_quadratic_terms_kernel.hip"
.globl _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_ # -- Begin function _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_
.p2align 4, 0x90
.type _Z55__device_stub__update_linear_and_quadratic_terms_kerneliffPfiS_S_,@... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float * b, float * c, int n){
int ... | code for sm_80
Function : _Z12vecAddKernelPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float * b, float * c, int n){
int ... | .file "tmpxft_00132881_00000000-6_sumavector.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float * b, float * c, int n){
int ... | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12vecAddKernelPfS_S_i
.globl _Z12vecAddKernelPfS_S_i
.p2align 8
.type _Z12vecAddKernelPfS_S_i,@function
_Z12vecAddKernelPfS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xf... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#include<string>
__global__
void vecAddKernel(float * a, float * b, float * c, int n){//funcion ejecutada en la gpu, osea la funcion device
int i = blockIdx.x * blockDim.x + threadIdx.x;
if(i < n)
*(c+i) = *(a+i) + *(b+i);//c[i] = a[i] + b[i]
}
void vecAdd(float * a, float... | .text
.file "sumavector.hip"
.globl _Z27__device_stub__vecAddKernelPfS_S_i # -- Begin function _Z27__device_stub__vecAddKernelPfS_S_i
.p2align 4, 0x90
.type _Z27__device_stub__vecAddKernelPfS_S_i,@function
_Z27__device_stub__vecAddKernelPfS_S_i: # @_Z27__device_stub__vecAddKernelPfS_S_i
.cfi_startproc
# %bb.0:
subq $12... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12vecAddKernelPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12vecAddKernelPfS_S_i
.globl _Z12vecAddKernelPfS_S_i
.p2align 8
.type _Z12vecAddKernelPfS_S_i,@function
_Z12vecAddKernelPfS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xf... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00132881_00000000-6_sumavector.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "sumavector.hip"
.globl _Z27__device_stub__vecAddKernelPfS_S_i # -- Begin function _Z27__device_stub__vecAddKernelPfS_S_i
.p2align 4, 0x90
.type _Z27__device_stub__vecAddKernelPfS_S_i,@function
_Z27__device_stub__vecAddKernelPfS_S_i: # @_Z27__device_stub__vecAddKernelPfS_S_i
.cfi_startproc
# %bb.0:
subq $12... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cassert>
#include <iostream>
#include <cuda_runtime.h>
class CudaTimer {
private:
cudaEvent_t _start;
cudaEvent_t _stop;
public:
CudaTimer() noexcept {
cudaEventCreate(&_start);
cudaEventCreate(&_stop);
}
~CudaTimer() noexcept {
cudaEventDestroy(_start);
cudaEventDestroy(_stop);
}
void start() noexcept {
cuda... | .file "tmpxft_000b7e31_00000000-6_ex4.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3682:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cassert>
#include <iostream>
#include <cuda_runtime.h>
class CudaTimer {
private:
cudaEvent_t _start;
cudaEvent_t _stop;
public:
CudaTimer() noexcept {
cudaEventCreate(&_start);
cudaEventCreate(&_stop);
}
~CudaTimer() noexcept {
cudaEventDestroy(_start);
cudaEventDestroy(_stop);
}
void start() noexcept {
cuda... | #include <cassert>
#include <iostream>
#include <hip/hip_runtime.h>
class CudaTimer {
private:
hipEvent_t _start;
hipEvent_t _stop;
public:
CudaTimer() noexcept {
hipEventCreate(&_start);
hipEventCreate(&_stop);
}
~CudaTimer() noexcept {
hipEventDestroy(_start);
hipEventDestroy(_stop);
}
void start() noexcept {
hipEven... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <cassert>
#include <iostream>
#include <hip/hip_runtime.h>
class CudaTimer {
private:
hipEvent_t _start;
hipEvent_t _stop;
public:
CudaTimer() noexcept {
hipEventCreate(&_start);
hipEventCreate(&_stop);
}
~CudaTimer() noexcept {
hipEventDestroy(_start);
hipEventDestroy(_stop);
}
void start() noexcept {
hipEven... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13count_row_nnziiPdiPi
.globl _Z13count_row_nnziiPdiPi
.p2align 8
.type _Z13count_row_nnziiPdiPi,@function
_Z13count_row_nnziiPdiPi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <cassert>
#include <iostream>
#include <hip/hip_runtime.h>
class CudaTimer {
private:
hipEvent_t _start;
hipEvent_t _stop;
public:
CudaTimer() noexcept {
hipEventCreate(&_start);
hipEventCreate(&_stop);
}
~CudaTimer() noexcept {
hipEventDestroy(_start);
hipEventDestroy(_stop);
}
void start() noexcept {
hipEven... | .text
.file "ex4.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z28__device_stub__count_row_nnziiPdiPi # -- Begin function _Z28__device_stub__count_row_nnziiPdiPi
.p2... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000b7e31_00000000-6_ex4.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3682:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregi... | .text
.file "ex4.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z28__device_stub__count_row_nnziiPdiPi # -- Begin function _Z28__device_stub__count_row_nnziiPdiPi
.p2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int id = flag_inc_sum[gid] - 1;
... | code for sm_80
Function : _Z19unique_index_kernelPKcPKiPii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int id = flag_inc_sum[gid] - 1;
... | .file "tmpxft_0012975a_00000000-6_unique_index_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int id = flag_inc_sum[gid] - 1;
... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19unique_index_kernelPKcPKiPii
.globl _Z19unique_index_kernelPKcPKiPii
.p2align 8
.type _Z19unique_index_kernelPKcPKiPii,@function
_Z19unique_index_kernelPKcPKiPii:
s_clause 0x1
s_load_b32 s5, s[0:1], 0x2c
s_load_b32 s4, s[0:1], 0x18
s_add_u32 s2, s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void unique_index_kernel(const char* flag, const int* flag_inc_sum, int* unique_index, int num_elems) {
int gid_base = blockIdx.x * blockDim.x + threadIdx.x;
for (int gid = gid_base; gid < num_elems; gid += blockDim.x * gridDim.x) {
if (flag[gid] == 1) {
int... | .text
.file "unique_index_kernel.hip"
.globl _Z34__device_stub__unique_index_kernelPKcPKiPii # -- Begin function _Z34__device_stub__unique_index_kernelPKcPKiPii
.p2align 4, 0x90
.type _Z34__device_stub__unique_index_kernelPKcPKiPii,@function
_Z34__device_stub__unique_index_kernelPKcPKiPii: # @_Z34__device_stub__unique_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z19unique_index_kernelPKcPKiPii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19unique_index_kernelPKcPKiPii
.globl _Z19unique_index_kernelPKcPKiPii
.p2align 8
.type _Z19unique_index_kernelPKcPKiPii,@function
_Z19unique_index_kernelPKcPKiPii:
s_clause 0x1
s_load_b32 s5, s[0:1], 0x2c
s_load_b32 s4, s[0:1], 0x18
s_add_u32 s2, s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0012975a_00000000-6_unique_index_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... | .text
.file "unique_index_kernel.hip"
.globl _Z34__device_stub__unique_index_kernelPKcPKiPii # -- Begin function _Z34__device_stub__unique_index_kernelPKcPKiPii
.p2align 4, 0x90
.type _Z34__device_stub__unique_index_kernelPKcPKiPii,@function
_Z34__device_stub__unique_index_kernelPKcPKiPii: # @_Z34__device_stub__unique_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cuda.h>
#include <cuda_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
typedef struct H... | code for sm_80
Function : _Z17kernel_print_histPK9HashTablePj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <cuda_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
typedef struct H... | .file "tmpxft_00169cf9_00000000-6_cuda-slow.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2457:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <cuda_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
typedef struct H... | #include <hip/hip_runtime.h>
#include <hip/hip_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
ty... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <hip/hip_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
ty... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z22kernel_count_seq_kmersP9HashTableiPPc
.globl _Z22kernel_count_seq_kmersP9HashTableiPPc
.p2align 8
.type _Z22kernel_count_seq_kmersP9HashTableiPPc,@function
_Z22kernel_count_seq_kmersP9HashTableiPPc:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x0
s_load_b32... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <hip/hip_fp16.h>
#include <stdio.h>
#include <stdint.h>
#include <zlib.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include <fcntl.h>
#include <limits.h>
typedef struct __ReadSeqList {
char* sequence;
unsigned int length;
struct __ReadSeqList* next;
} ReadSeqList;
ty... | .text
.file "cuda-slow.hip"
.globl _Z14HashTable_initjj # -- Begin function _Z14HashTable_initjj
.p2align 4, 0x90
.type _Z14HashTable_initjj,@function
_Z14HashTable_initjj: # @_Z14HashTable_initjj
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pu... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z17kernel_print_histPK9HashTablePj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z22kernel_count_seq_kmersP9HashTableiPPc
.globl _Z22kernel_count_seq_kmersP9HashTableiPPc
.p2align 8
.type _Z22kernel_count_seq_kmersP9HashTableiPPc,@function
_Z22kernel_count_seq_kmersP9HashTableiPPc:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x0
s_load_b32... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00169cf9_00000000-6_cuda-slow.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2457:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "cuda-slow.hip"
.globl _Z14HashTable_initjj # -- Begin function _Z14HashTable_initjj
.p2align 4, 0x90
.type _Z14HashTable_initjj,@function
_Z14HashTable_initjj: # @_Z14HashTable_initjj
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pu... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<cuda.h>
#include<math.h>
#include<float.h>
#define CUDA_CALL(x) do { cudaError_t err=(x); \
if(err!=cudaSuccess) { \
printf("Error %s at %s: %d",cudaGetErrorString(err),__FILE__,__LINE__);\
return EXIT_FAILURE;}} while(0)
#define W 64 // Input DIM
#define D 3 // Input and Kernel Depth
#defin... | .file "tmpxft_001208e6_00000000-6_stridedConvolution.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2063:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.