system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : inputs_gradients
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */
/* 0x000fe20000000f00 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected activation
.globl activation
.p2align 8
.type activation,@function
activation:
s_mov_b32 s8, s13
s_clause 0x2
s_load_b64 s[12:13], s[0:1], 0x0
s_load_b64 s[10:11], s[0:1], 0x10
s_load_b32 s20, s[0:1], 0x20
v_mov_b32_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0010e88e_00000000-6_pad_2d.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "pad_2d.hip"
.globl __device_stub__activation # -- Begin function __device_stub__activation
.p2align 4, 0x90
.type __device_stub__activation,@function
__device_stub__activation: # @__device_stub__activation
.cfi_startproc
# %bb.0:
subq $136, %rsp
.cfi_def_cfa_offset 144
movq %rdi, 88(%rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int y, int x, int cuCols) {
// r... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int y, int x, int cuCols) {
// r... | .file "tmpxft_000c36af_00000000-6_chelo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int y, int x, int cuCols) {
// r... | #include <hip/hip_runtime.h>
//#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
//#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
//#include "opencv2/highgui/highgui.hpp"
//#include <cstdio>
//#include <time.h>
//#include <sstream>
//#include <iostream>
//
//using namespace cv;
//using namespace std;
//
//#define MAX_THREADS_BY_BLOCK 1024
//#define DIM_BLOCK_X 32
//#define DIM_BLOCK_Y 32
//
//__device__ int cuGPos(int... | .text
.file "chelo.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project ro... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c36af_00000000-6_chelo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "chelo.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project ro... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <curand.h>
#include <thrust/device_ptr.h>
#include <thrust/sort.h>
#include <thrust/binary_search.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/system_error.h>
// Fill d_buffer with num random numbers
extern "C" void fill_rand(float *d_buffer, int num)
{
curandGenerator... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hiprand/hiprand.h>
#include <thrust/device_ptr.h>
#include <thrust/sort.h>
#include <thrust/binary_search.h>
#include <thrust/iterator/counting_iterator.h>
#include <thrust/system_error.h>
// Fill d_buffer with num random numbers
extern "C" void fill_rand(float... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} | code for sm_80
Function : _Z23copy_buffer_util_kernelPK6float4PS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} | .file "tmpxft_0017fcc8_00000000-6_copy_buffer_util_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.globl _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.p2align 8
.type _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i,@function
_Z23copy_buffer_util_kernelPK15HIP_vector_typeI... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void copy_buffer_util_kernel( const float4 * __restrict input_buf, float4 * __restrict output_buf, int elem_count)
{
int elem_id = blockDim.x * blockIdx.x + threadIdx.x;
if (elem_id < elem_count)
output_buf[elem_id] = input_buf[elem_id];
} | .text
.file "copy_buffer_util_kernel.hip"
.globl _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i # -- Begin function _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.p2align 4, 0x90
.type _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i,@funct... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z23copy_buffer_util_kernelPK6float4PS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.globl _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.p2align 8
.type _Z23copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i,@function
_Z23copy_buffer_util_kernelPK15HIP_vector_typeI... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0017fcc8_00000000-6_copy_buffer_util_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... | .text
.file "copy_buffer_util_kernel.hip"
.globl _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i # -- Begin function _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i
.p2align 4, 0x90
.type _Z38__device_stub__copy_buffer_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i,@funct... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Vector version
__global__ void Iteration(double *Xreal, double *Ximag,
const double creal, const double cimag, const double N)
{
int i = blockIdx.x * blockDim.x + threadIdx.x;
// int i = threadIdx.x; // if using just one block
int k;
double temp;
if (i < N) {
for (k = 0; k < 100; k++){
temp = 2 * Xreal[i] * Ximag... | .file "tmpxft_000b914a_00000000-6_juliaCuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Vector version
__global__ void Iteration(double *Xreal, double *Ximag,
const double creal, const double cimag, const double N)
{
int i = blockIdx.x * blockDim.x + threadIdx.x;
// int i = threadIdx.x; // if using just one block
int k;
double temp;
if (i < N) {
for (k = 0; k < 100; k++){
temp = 2 * Xreal[i] * Ximag... | #include <hip/hip_runtime.h>
// Vector version
__global__ void Iteration(double *Xreal, double *Ximag,
const double creal, const double cimag, const double N)
{
int i = blockIdx.x * blockDim.x + threadIdx.x;
// int i = threadIdx.x; // if using just one block
int k;
double temp;
if (i < N) {
for (k = 0; k < 100; k++)... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
// Vector version
__global__ void Iteration(double *Xreal, double *Ximag,
const double creal, const double cimag, const double N)
{
int i = blockIdx.x * blockDim.x + threadIdx.x;
// int i = threadIdx.x; // if using just one block
int k;
double temp;
if (i < N) {
for (k = 0; k < 100; k++)... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9IterationPdS_ddd
.globl _Z9IterationPdS_ddd
.p2align 8
.type _Z9IterationPdS_ddd,@function
_Z9IterationPdS_ddd:
s_load_b32 s2, s[0:1], 0x34
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1) | instskip(... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
// Vector version
__global__ void Iteration(double *Xreal, double *Ximag,
const double creal, const double cimag, const double N)
{
int i = blockIdx.x * blockDim.x + threadIdx.x;
// int i = threadIdx.x; // if using just one block
int k;
double temp;
if (i < N) {
for (k = 0; k < 100; k++)... | .text
.file "juliaCuda.hip"
.globl _Z24__device_stub__IterationPdS_ddd # -- Begin function _Z24__device_stub__IterationPdS_ddd
.p2align 4, 0x90
.type _Z24__device_stub__IterationPdS_ddd,@function
_Z24__device_stub__IterationPdS_ddd: # @_Z24__device_stub__IterationPdS_ddd
.cfi_startproc
# %bb.0:
subq $136, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000b914a_00000000-6_juliaCuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "juliaCuda.hip"
.globl _Z24__device_stub__IterationPdS_ddd # -- Begin function _Z24__device_stub__IterationPdS_ddd
.p2align 4, 0x90
.type _Z24__device_stub__IterationPdS_ddd,@function
_Z24__device_stub__IterationPdS_ddd: # @_Z24__device_stub__IterationPdS_ddd
.cfi_startproc
# %bb.0:
subq $136, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <math.h>
#include <unistd.h>
#include <ctype.h>
#include <getopt.h>
#include <string.h>
#include <stdio.h>
#include <cmath>
#include <float.h>
#include <cuda.h>
#include <cuda_runtime.h>
#include <iostream>
#include <thrust/device_vector.h>
using namespace std;
//Size of the GPU memory
#def... | #include <stdlib.h>
#include <math.h>
#include <unistd.h>
#include <ctype.h>
#include <getopt.h>
#include <string.h>
#include <stdio.h>
#include <cmath>
#include <float.h>
#include <hip/hip_runtime.h>
#include <iostream>
#include <thrust/device_vector.h>
using namespace std;
//Size of the GPU memory
#define GPU_MEMSIZE... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} s1_t; //< sizeof(s1_t) == 4
t... | code for sm_80
Function : _Z1kP4s1_tP4s2_t
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e220000002100 */
/*0020*/ ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} s1_t; //< sizeof(s1_t) == 4
t... | .file "tmpxft_0013f60f_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} s1_t; //< sizeof(s1_t) == 4
t... | #include <hip/hip_runtime.h>
//pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
//pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z1kP4s1_tP4s2_t
.globl _Z1kP4s1_tP4s2_t
.p2align 8
.type _Z1kP4s1_tP4s2_t,@function
_Z1kP4s1_tP4s2_t:
s_load_b128 s[0:3], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_load_b32 v1, v0, s[0:1]
s_waitcnt vmc... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
//pass
//--gridDim=1 --blockDim=2 --no-inline
//This kernel is race-free.
//
//The memcpy is between different src and dst types so we have to handle the
//arrays in and out at the byte-level.
#define memcpy(dst, src, len) __builtin_memcpy(dst, src, len)
typedef struct {
short x;
char y;
} ... | .text
.file "kernel.hip"
.globl _Z16__device_stub__kP4s1_tP4s2_t # -- Begin function _Z16__device_stub__kP4s1_tP4s2_t
.p2align 4, 0x90
.type _Z16__device_stub__kP4s1_tP4s2_t,@function
_Z16__device_stub__kP4s1_tP4s2_t: # @_Z16__device_stub__kP4s1_tP4s2_t
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 9... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z1kP4s1_tP4s2_t
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e220000002100 */
/*0020*/ ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z1kP4s1_tP4s2_t
.globl _Z1kP4s1_tP4s2_t
.p2align 8
.type _Z1kP4s1_tP4s2_t,@function
_Z1kP4s1_tP4s2_t:
s_load_b128 s[0:3], s[0:1], 0x0
v_lshlrev_b32_e32 v0, 2, v0
s_waitcnt lgkmcnt(0)
global_load_b32 v1, v0, s[0:1]
s_waitcnt vmc... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013f60f_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl _Z16__device_stub__kP4s1_tP4s2_t # -- Begin function _Z16__device_stub__kP4s1_tP4s2_t
.p2align 4, 0x90
.type _Z16__device_stub__kP4s1_tP4s2_t,@function
_Z16__device_stub__kP4s1_tP4s2_t: # @_Z16__device_stub__kP4s1_tP4s2_t
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 9... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned int block_id = (gridDim.x * bl... | code for sm_80
Function : _Z13setRowReadColPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ I2F.U32.RP R4, c[0x0][0x4] ; /* 0x0000010000047b06 */
/* 0x000e220000209000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned int block_id = (gridDim.x * bl... | .file "tmpxft_000bc269_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned int block_id = (gridDim.x * bl... | #include <hip/hip_runtime.h>
#define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned i... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned i... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13setRowReadRowPi
.globl _Z13setRowReadRowPi
.p2align 8
.type _Z13setRowReadRowPi,@function
_Z13setRowReadRowPi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x8
s_load_b32 s3, s[0:1], 0x14
v_bfe_u32 v1, v0, 10, 10
v_and_b32_e32 v0, 0x3ff, v... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#define BDIMX 32
#define BDIMY 16
dim3 block(BDIMX,BDIMY);
dim3 grid(1,1);
// Write global thread indices to a 2D shared memory array
// Read the values from shared memory and store them to global memory
__global__ void setRowReadRow(int *out) {
__shared__ int tile[BDIMY][BDIMX];
unsigned i... | .text
.file "main.hip"
.globl _Z28__device_stub__setRowReadRowPi # -- Begin function _Z28__device_stub__setRowReadRowPi
.p2align 4, 0x90
.type _Z28__device_stub__setRowReadRowPi,@function
_Z28__device_stub__setRowReadRowPi: # @_Z28__device_stub__setRowReadRowPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13setRowReadColPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ I2F.U32.RP R4, c[0x0][0x4] ; /* 0x0000010000047b06 */
/* 0x000e220000209000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13setRowReadRowPi
.globl _Z13setRowReadRowPi
.p2align 8
.type _Z13setRowReadRowPi,@function
_Z13setRowReadRowPi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x8
s_load_b32 s3, s[0:1], 0x14
v_bfe_u32 v1, v0, 10, 10
v_and_b32_e32 v0, 0x3ff, v... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000bc269_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z28__device_stub__setRowReadRowPi # -- Begin function _Z28__device_stub__setRowReadRowPi
.p2align 4, 0x90
.type _Z28__device_stub__setRowReadRowPi,@function
_Z28__device_stub__setRowReadRowPi: # @_Z28__device_stub__setRowReadRowPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <math.h>
__global__ void epsilon_of_p_GPU(double *output_arr, double *px_arr, double *py_arr,
double *kxprime_arr, double *kyprime_arr,
double *E_k_n, double *U_k,
double mu, double q, double g, double theta,
int N_kx, int N_ky, int debug)
{
const int i = threadIdx.x + blockDim.x*blockIdx.x;... | .file "tmpxft_00085588_00000000-6_cuda_module.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <math.h>
__global__ void epsilon_of_p_GPU(double *output_arr, double *px_arr, double *py_arr,
double *kxprime_arr, double *kyprime_arr,
double *E_k_n, double *U_k,
double mu, double q, double g, double theta,
int N_kx, int N_ky, int debug)
{
const int i = threadIdx.x + blockDim.x*blockIdx.x;... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
__global__ void epsilon_of_p_GPU(double *output_arr, double *px_arr, double *py_arr,
double *kxprime_arr, double *kyprime_arr,
double *E_k_n, double *U_k,
double mu, double q, double g, double theta,
int N_kx, int N_ky, int debug)
{
const int i = threadI... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
__global__ void epsilon_of_p_GPU(double *output_arr, double *px_arr, double *py_arr,
double *kxprime_arr, double *kyprime_arr,
double *E_k_n, double *U_k,
double mu, double q, double g, double theta,
int N_kx, int N_ky, int debug)
{
const int i = threadI... | .text
.file "cuda_module.hip"
.globl _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii # -- Begin function _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii
.p2align 4, 0x90
.type _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii,@function
_Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii: #... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00085588_00000000-6_cuda_module.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "cuda_module.hip"
.globl _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii # -- Begin function _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii
.p2align 4, 0x90
.type _Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii,@function
_Z31__device_stub__epsilon_of_p_GPUPdS_S_S_S_S_S_ddddiii: #... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
Demo for the following:
cudaError_t
cudaGetErrorString
*/
#include <stdio.h>
#include <cuda_runtime.h>
__global__ void helloFromGPU(void){
printf("Hello from GPU! %d\n", threadIdx.x);
}
int main(void){
printf("Hello from CPU!\n");
helloFromGPU <<< 1,10 >>>();
// error handling
cudaError_t res; // enumerated error... | code for sm_80
Function : _Z12helloFromGPUv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */
/* 0x000e2200000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
Demo for the following:
cudaError_t
cudaGetErrorString
*/
#include <stdio.h>
#include <cuda_runtime.h>
__global__ void helloFromGPU(void){
printf("Hello from GPU! %d\n", threadIdx.x);
}
int main(void){
printf("Hello from CPU!\n");
helloFromGPU <<< 1,10 >>>();
// error handling
cudaError_t res; // enumerated error... | .file "tmpxft_0015d3e5_00000000-6_error-codes.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
Demo for the following:
cudaError_t
cudaGetErrorString
*/
#include <stdio.h>
#include <cuda_runtime.h>
__global__ void helloFromGPU(void){
printf("Hello from GPU! %d\n", threadIdx.x);
}
int main(void){
printf("Hello from CPU!\n");
helloFromGPU <<< 1,10 >>>();
// error handling
cudaError_t res; // enumerated error... | /*
Demo for the following:
cudaError_t
cudaGetErrorString
*/
#include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void helloFromGPU(void){
printf("Hello from GPU! %d\n", threadIdx.x);
}
int main(void){
printf("Hello from CPU!\n");
helloFromGPU <<< 1,10 >>>();
// error handling
hipError_t res; // enumerated err... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
Demo for the following:
cudaError_t
cudaGetErrorString
*/
#include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void helloFromGPU(void){
printf("Hello from GPU! %d\n", threadIdx.x);
}
int main(void){
printf("Hello from CPU!\n");
helloFromGPU <<< 1,10 >>>();
// error handling
hipError_t res; // enumerated err... | .text
.file "error-codes.hip"
.globl _Z27__device_stub__helloFromGPUv # -- Begin function _Z27__device_stub__helloFromGPUv
.p2align 4, 0x90
.type _Z27__device_stub__helloFromGPUv,@function
_Z27__device_stub__helloFromGPUv: # @_Z27__device_stub__helloFromGPUv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0015d3e5_00000000-6_error-codes.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "error-codes.hip"
.globl _Z27__device_stub__helloFromGPUv # -- Begin function _Z27__device_stub__helloFromGPUv
.p2align 4, 0x90
.type _Z27__device_stub__helloFromGPUv,@function
_Z27__device_stub__helloFromGPUv: # @_Z27__device_stub__helloFromGPUv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_off... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for (int i = 0; i < dim; i++) {
... | code for sm_80
Function : _Z9matrixMulPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for (int i = 0; i < dim; i++) {
... | .file "tmpxft_00093563_00000000-6_matrix_mul_naive.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2065:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for (int i = 0; i < dim; i++) {
... | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9matrixMulPfS_S_i
.globl _Z9matrixMulPfS_S_i
.p2align 8
.type _Z9matrixMulPfS_S_i,@function
_Z9matrixMulPfS_S_i:
s_clause 0x2
s_load_b32 s4, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x20
s_load_b32 s2, s[0:1], 0x18
v_bfe_u32 v3, v0, 10, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /**
* Inaki Urruta Sanchez
* Pedro Alexandre Simoes dos Reis
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <sys/time.h>
#define BLOCK_SIZE 16
/**
* Initialize matrix M with dimension dim with n in all matrix's entries
*/
void initWith(float* M, int dim, float n) {
for... | .text
.file "matrix_mul_naive.hip"
.globl _Z8initWithPfif # -- Begin function _Z8initWithPfif
.p2align 4, 0x90
.type _Z8initWithPfif,@function
_Z8initWithPfif: # @_Z8initWithPfif
.cfi_startproc
# %bb.0:
testl %esi, %esi
jle .LBB0_5
# %bb.1: # %.prehe... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9matrixMulPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9matrixMulPfS_S_i
.globl _Z9matrixMulPfS_S_i
.p2align 8
.type _Z9matrixMulPfS_S_i,@function
_Z9matrixMulPfS_S_i:
s_clause 0x2
s_load_b32 s4, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x20
s_load_b32 s2, s[0:1], 0x18
v_bfe_u32 v3, v0, 10, ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00093563_00000000-6_matrix_mul_naive.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2065:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... | .text
.file "matrix_mul_naive.hip"
.globl _Z8initWithPfif # -- Begin function _Z8initWithPfif
.p2align 4, 0x90
.type _Z8initWithPfif,@function
_Z8initWithPfif: # @_Z8initWithPfif
.cfi_startproc
# %bb.0:
testl %esi, %esi
jle .LBB0_5
# %bb.1: # %.prehe... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #ifndef __CUDA_KERNELHEADER__
#define __CUDA_KERNELHEADER__
/********************************************/
/* Added codes for OpenACC2CUDA translation */
/********************************************/
#ifdef __cplusplus
#define restrict __restrict__
#endif
#define MAX(a,b) (((a) > (b)) ? (a) : (b))
#define MIN(a,b) (... | .file "tmpxft_000094d1_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #ifndef __CUDA_KERNELHEADER__
#define __CUDA_KERNELHEADER__
/********************************************/
/* Added codes for OpenACC2CUDA translation */
/********************************************/
#ifdef __cplusplus
#define restrict __restrict__
#endif
#define MAX(a,b) (((a) > (b)) ? (a) : (b))
#define MIN(a,b) (... | #include <hip/hip_runtime.h>
#ifndef __CUDA_KERNELHEADER__
#define __CUDA_KERNELHEADER__
/********************************************/
/* Added codes for OpenACC2CUDA translation */
/********************************************/
#ifdef __cplusplus
#define restrict __restrict__
#endif
#define MAX(a,b) (((a) > (b)) ? ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#ifndef __CUDA_KERNELHEADER__
#define __CUDA_KERNELHEADER__
/********************************************/
/* Added codes for OpenACC2CUDA translation */
/********************************************/
#ifdef __cplusplus
#define restrict __restrict__
#endif
#define MAX(a,b) (((a) > (b)) ? ... | .text
.file "kernel.hip"
.globl __device_stub__accLog_kernel_kernel0 # -- Begin function __device_stub__accLog_kernel_kernel0
.p2align 4, 0x90
.type __device_stub__accLog_kernel_kernel0,@function
__device_stub__accLog_kernel_kernel0: # @__device_stub__accLog_kernel_kernel0
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000094d1_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl __device_stub__accLog_kernel_kernel0 # -- Begin function __device_stub__accLog_kernel_kernel0
.p2align 4, 0x90
.type __device_stub__accLog_kernel_kernel0,@function
__device_stub__accLog_kernel_kernel0: # @__device_stub__accLog_kernel_kernel0
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | extern "C"
__global__ void limitCoeff
(int nBatch, int rbs, int rScale, float maxCoeff,
float *DA, float *RA, float *CA)
{
int taskIdx = blockIdx.x * blockDim.x + threadIdx.x;
if (taskIdx < nBatch)
{
int i = taskIdx; // % (nBatch / 2);
// support only 2 coefficients
int nCoeff = 2;
// locate arrays pointer
int daOffset... | .file "tmpxft_001b794c_00000000-6_limitCoeff.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | extern "C"
__global__ void limitCoeff
(int nBatch, int rbs, int rScale, float maxCoeff,
float *DA, float *RA, float *CA)
{
int taskIdx = blockIdx.x * blockDim.x + threadIdx.x;
if (taskIdx < nBatch)
{
int i = taskIdx; // % (nBatch / 2);
// support only 2 coefficients
int nCoeff = 2;
// locate arrays pointer
int daOffset... | #include <hip/hip_runtime.h>
extern "C"
__global__ void limitCoeff
(int nBatch, int rbs, int rScale, float maxCoeff,
float *DA, float *RA, float *CA)
{
int taskIdx = blockIdx.x * blockDim.x + threadIdx.x;
if (taskIdx < nBatch)
{
int i = taskIdx; // % (nBatch / 2);
// support only 2 coefficients
int nCoeff = 2;
// locat... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void limitCoeff
(int nBatch, int rbs, int rScale, float maxCoeff,
float *DA, float *RA, float *CA)
{
int taskIdx = blockIdx.x * blockDim.x + threadIdx.x;
if (taskIdx < nBatch)
{
int i = taskIdx; // % (nBatch / 2);
// support only 2 coefficients
int nCoeff = 2;
// locat... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected limitCoeff
.globl limitCoeff
.p2align 8
.type limitCoeff,@function
limitCoeff:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SAL... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void limitCoeff
(int nBatch, int rbs, int rScale, float maxCoeff,
float *DA, float *RA, float *CA)
{
int taskIdx = blockIdx.x * blockDim.x + threadIdx.x;
if (taskIdx < nBatch)
{
int i = taskIdx; // % (nBatch / 2);
// support only 2 coefficients
int nCoeff = 2;
// locat... | .text
.file "limitCoeff.hip"
.globl __device_stub__limitCoeff # -- Begin function __device_stub__limitCoeff
.p2align 4, 0x90
.type __device_stub__limitCoeff,@function
__device_stub__limitCoeff: # @__device_stub__limitCoeff
.cfi_startproc
# %bb.0:
subq $152, %rsp
.cfi_def_cfa_offset 160
movl %edi, 20(... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001b794c_00000000-6_limitCoeff.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "limitCoeff.hip"
.globl __device_stub__limitCoeff # -- Begin function __device_stub__limitCoeff
.p2align 4, 0x90
.type __device_stub__limitCoeff,@function
__device_stub__limitCoeff: # @__device_stub__limitCoeff
.cfi_startproc
# %bb.0:
subq $152, %rsp
.cfi_def_cfa_offset 160
movl %edi, 20(... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //
// Average extreme spread of five-shot group assuming impact coordinates follow standard normal distribution
//
// Building:
// nvcc -std=c++11 es_cuda.cu -o es_cuda -lcurand
//
// Running:
// for run in {1..10}; do ./es_cuda 15 | tee -a es_cuda.csv; done
//
#include <string>
#include <vector>
#include <numeric>
#in... | code for sm_80
Function : _Z12computeValuePdPKdj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //
// Average extreme spread of five-shot group assuming impact coordinates follow standard normal distribution
//
// Building:
// nvcc -std=c++11 es_cuda.cu -o es_cuda -lcurand
//
// Running:
// for run in {1..10}; do ./es_cuda 15 | tee -a es_cuda.csv; done
//
#include <string>
#include <vector>
#include <numeric>
#in... | //
// Average extreme spread of five-shot group assuming impact coordinates follow standard normal distribution
//
// Building:
// nvcc -std=c++11 es_cuda.cu -o es_cuda -lcurand
//
// Running:
// for run in {1..10}; do ./es_cuda 15 | tee -a es_cuda.csv; done
//
#include <string>
#include <vector>
#include <numeric>
#in... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //
// Average extreme spread of five-shot group assuming impact coordinates follow standard normal distribution
//
// Building:
// nvcc -std=c++11 es_cuda.cu -o es_cuda -lcurand
//
// Running:
// for run in {1..10}; do ./es_cuda 15 | tee -a es_cuda.csv; done
//
#include <string>
#include <vector>
#include <numeric>
#in... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12computeValuePdPKdj
.globl _Z12computeValuePdPKdj
.p2align 8
.type _Z12computeValuePdPKdj,@function
_Z12computeValuePdPKdj:
s_clause 0x1
s_load_b32 s5, s[0:1], 0x24
s_load_b32 s10, s[0:1], 0x10
s_add_u32 s2, s0, 24
s_mov_b32 s4, s15
s_ad... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12computeValuePdPKdj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12computeValuePdPKdj
.globl _Z12computeValuePdPKdj
.p2align 8
.type _Z12computeValuePdPKdj,@function
_Z12computeValuePdPKdj:
s_clause 0x1
s_load_b32 s5, s[0:1], 0x24
s_load_b32 s10, s[0:1], 0x10
s_add_u32 s2, s0, 24
s_mov_b32 s4, s15
s_ad... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <assert.h>
#include <sys/time.h>
//#include <opencv2/opencv.hpp>
__global__ void mykernel(int *arr, int *stop){
int id = blockIdx.x * blockDim.x + threadIdx.x; //unique global id of thread
int numThreads = gridDim.x * blockDim.x; //total num threads in g... | code for sm_80
Function : _Z8mykernelPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff0a762... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <assert.h>
#include <sys/time.h>
//#include <opencv2/opencv.hpp>
__global__ void mykernel(int *arr, int *stop){
int id = blockIdx.x * blockDim.x + threadIdx.x; //unique global id of thread
int numThreads = gridDim.x * blockDim.x; //total num threads in g... | .file "tmpxft_0016be57_00000000-6_pin_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <assert.h>
#include <sys/time.h>
//#include <opencv2/opencv.hpp>
__global__ void mykernel(int *arr, int *stop){
int id = blockIdx.x * blockDim.x + threadIdx.x; //unique global id of thread
int numThreads = gridDim.x * blockDim.x; //total num threads in g... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <assert.h>
#include <sys/time.h>
//#include <opencv2/opencv.hpp>
__global__ void mykernel(int *arr, int *stop){
int id = blockIdx.x * blockDim.x + threadIdx.x; //unique global id of thread
int numThreads = gridDim.x * blockDi... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <assert.h>
#include <sys/time.h>
//#include <opencv2/opencv.hpp>
__global__ void mykernel(int *arr, int *stop){
int id = blockIdx.x * blockDim.x + threadIdx.x; //unique global id of thread
int numThreads = gridDim.x * blockDi... | .text
.file "pin_cuda.hip"
.globl _Z23__device_stub__mykernelPiS_ # -- Begin function _Z23__device_stub__mykernelPiS_
.p2align 4, 0x90
.type _Z23__device_stub__mykernelPiS_,@function
_Z23__device_stub__mykernelPiS_: # @_Z23__device_stub__mykernelPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0016be57_00000000-6_pin_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "pin_cuda.hip"
.globl _Z23__device_stub__mykernelPiS_ # -- Begin function _Z23__device_stub__mykernelPiS_
.p2align 4, 0x90
.type _Z23__device_stub__mykernelPiS_,@function
_Z23__device_stub__mykernelPiS_: # @_Z23__device_stub__mykernelPiS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blockDim.x + threadIdx.x;
int j ... | code for sm_80
Function : _Z13sumMatrix1D1DPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x0... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blockDim.x + threadIdx.x;
int j ... | .file "tmpxft_001bcada_00000000-6_sumMatrix.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blockDim.x + threadIdx.x;
int j ... | #include <hip/hip_runtime.h>
#include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blo... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blo... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13sumMatrix2D2DPfS_S_ii
.globl _Z13sumMatrix2D2DPfS_S_ii
.p2align 8
.type _Z13sumMatrix2D2DPfS_S_ii,@function
_Z13sumMatrix2D2DPfS_S_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x1c
v_bfe_u32 v1, v0, 10, 10
v_and_b32_e... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<cstdlib>
#include<stdio.h>
void initialize(float* mtx, int const nx, int const ny){
int tmp = nx*ny;
for(int i=0; i<tmp; i++){
mtx[i] = rand()/(float)RAND_MAX;
}
};
__global__ void sumMatrix2D2D(float* d_a, float* d_b, float* d_c, int const nx, int const ny){
int i = blockIdx.x*blo... | .text
.file "sumMatrix.hip"
.section .rodata.cst4,"aM",@progbits,4
.p2align 2, 0x0 # -- Begin function _Z10initializePfii
.LCPI0_0:
.long 0x30000000 # float 4.65661287E-10
.text
.globl _Z10initializePfii
.p2align 4, 0x90
.type _Z10initializePfii,@function
_Z10initializePfii... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13sumMatrix1D1DPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x0... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13sumMatrix2D2DPfS_S_ii
.globl _Z13sumMatrix2D2DPfS_S_ii
.p2align 8
.type _Z13sumMatrix2D2DPfS_S_ii,@function
_Z13sumMatrix2D2DPfS_S_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x1c
v_bfe_u32 v1, v0, 10, 10
v_and_b32_e... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001bcada_00000000-6_sumMatrix.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "sumMatrix.hip"
.section .rodata.cst4,"aM",@progbits,4
.p2align 2, 0x0 # -- Begin function _Z10initializePfii
.LCPI0_0:
.long 0x30000000 # float 4.65661287E-10
.text
.globl _Z10initializePfii
.p2align 4, 0x90
.type _Z10initializePfii,@function
_Z10initializePfii... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ;
const unsigned int batchOff... | code for sm_80
Function : _Z23cudaNoConversion_kernelPfS_S_fjjj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e2200... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ;
const unsigned int batchOff... | .file "tmpxft_001a26a4_00000000-6_cudaNoConversion_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ;
const unsigned int batchOff... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z23cudaNoConversion_kernelPfS_S_fjjj
.globl _Z23cudaNoConversion_kernelPfS_S_fjjj
.p2align 8
.type _Z23cudaNoConversion_kernelPfS_S_fjjj,@function
_Z23cudaNoConversion_kernelPfS_S_fjjj:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x1c
s_load_b32 s4, s[0:1], 0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void cudaNoConversion_kernel(float * data, float * tickOutputsTraces, float * tickOutputsTracesLearning, float scaling, unsigned int inputDimX, unsigned int inputDimY, unsigned int inputDimZ)
{
const unsigned int inputSize = inputDimX * inputDimY * inputDimZ... | .text
.file "cudaNoConversion_kernel.hip"
.globl _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj # -- Begin function _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj
.p2align 4, 0x90
.type _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj,@function
_Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj: # @_Z... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z23cudaNoConversion_kernelPfS_S_fjjj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e2200... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z23cudaNoConversion_kernelPfS_S_fjjj
.globl _Z23cudaNoConversion_kernelPfS_S_fjjj
.p2align 8
.type _Z23cudaNoConversion_kernelPfS_S_fjjj,@function
_Z23cudaNoConversion_kernelPfS_S_fjjj:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x1c
s_load_b32 s4, s[0:1], 0... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001a26a4_00000000-6_cudaNoConversion_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PL... | .text
.file "cudaNoConversion_kernel.hip"
.globl _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj # -- Begin function _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj
.p2align 4, 0x90
.type _Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj,@function
_Z38__device_stub__cudaNoConversion_kernelPfS_S_fjjj: # @_Z... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <thrust/host_vector.h>
#include <thrust/device_vector.h>
#include <iostream>
int main(void)
{
// H has storage for 4 integers
thrust::host_vector<int> H(4);
// initialize individual elements
H[0] = 14;
H[1] = 20;
H[2] = 38;
H[3] = 46;
// H.size() returns the size of vector H
std::cout << "H has size " << H.siz... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <thrust/host_vector.h>
#include <thrust/device_vector.h>
#include <iostream>
int main(void)
{
// H has storage for 4 integers
thrust::host_vector<int> H(4);
// initialize individual elements
H[0] = 14;
H[1] = 20;
H[2] = 38;
H[3] = 46;
// H.size() returns the size of vector H
std::cout << "H has size " << H.siz... | #include <hip/hip_runtime.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
#include <iostream>
int main(void)
{
// H has storage for 4 integers
thrust::host_vector<int> H(4);
// initialize individual elements
H[0] = 14;
H[1] = 20;
H[2] = 38;
H[3] = 46;
// H.size() returns the size of vector H
std::c... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <thrust/host_vector.h>
#include <thrust/device_vector.h>
#include <iostream>
int main(void)
{
// H has storage for 4 integers
thrust::host_vector<int> H(4);
// initialize individual elements
H[0] = 14;
H[1] = 20;
H[2] = 38;
H[3] = 46;
// H.size() returns the size of vector H
std::c... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... | .file "tmpxft_000c4f9c_00000000-6_ConvertDataType.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3094:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the... | .text
.file "ConvertDataType.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c4f9c_00000000-6_ConvertDataType.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3094:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "ConvertDataType.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void CUDAkernel_multiply( float* sourceA, float* sourceB, float* destination, int size )
{
int index = CUDASTDOFFSET;
float a = sourceA[index];
float b = sourceB[index];
if( index < size )
{
destination[index] = a * b;
}
} | code for sm_80
Function : _Z19CUDAkernel_multiplyPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.Z ; /* 0x0000000000007919 */
/* 0x000e280000002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void CUDAkernel_multiply( float* sourceA, float* sourceB, float* destination, int size )
{
int index = CUDASTDOFFSET;
float a = sourceA[index];
float b = sourceB[index];
if( index < size )
{
destination[index] = a * b;
}
} | .file "tmpxft_00080c3c_00000000-6_CUDAkernel_multiply.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void CUDAkernel_multiply( float* sourceA, float* sourceB, float* destination, int size )
{
int index = CUDASTDOFFSET;
float a = sourceA[index];
float b = sourceB[index];
if( index < size )
{
destination[index] = a * b;
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void CUDAkernel_multiply( float* sourceA, float* sourceB, float* destination, int size )
{
int index = CUDASTDOFFSET;
float a = sourceA[index];
float b = sourceB[index];
if( index < size )
{
destination[index] = a * b;
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void CUDAkernel_multiply( float* sourceA, float* sourceB, float* destination, int size )
{
int index = CUDASTDOFFSET;
float a = sourceA[index];
float b = sourceB[index];
if( index < size )
{
destination[index] = a * b;
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19CUDAkernel_multiplyPfS_S_i
.globl _Z19CUDAkernel_multiplyPfS_S_i
.p2align 8
.type _Z19CUDAkernel_multiplyPfS_S_i,@function
_Z19CUDAkernel_multiplyPfS_S_i:
s_clause 0x2
s_load_b64 s[2:3], s[0:1], 0x20
s_load_b32 s4, s[0:1], 0x2c
s_load_b32 s5, s[... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.