code stringlengths 35 6.69k | score float64 6.5 11.5 |
|---|---|
module Sub4_cin1_cout (
input [3:0] I0,
input [3:0] I1,
output [3:0] O,
output COUT
);
wire LUT6_2_inst0_O5;
wire LUT6_2_inst0_O6;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT6_2_inst1_O5;
wire LUT6_2_inst1_O6;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT6_2_inst2_O5;
wire LU... | 6.70928 |
module ULE4 (
input [3:0] I0,
input [3:0] I1,
output O
);
wire [3:0] Sub4_cin1_cout_inst0_O;
wire Sub4_cin1_cout_inst0_COUT;
Sub4_cin1_cout Sub4_cin1_cout_inst0 (
.I0(I1),
.I1(I0),
.O(Sub4_cin1_cout_inst0_O),
.COUT(Sub4_cin1_cout_inst0_COUT)
);
assign O = Sub4_cin1_cout_ins... | 7.203038 |
module coreir_ule8_wrapped (
input [7:0] I0,
input [7:0] I1,
output O
);
assign O = I0 <= I1;
endmodule
| 7.495872 |
module coreir_ule #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output out
);
assign out = in0 <= in1;
endmodule
| 7.796216 |
module coreir_ule8_wrapped (
input [7:0] I0,
input [7:0] I1,
output O
);
wire coreir_ule8_inst0_out;
coreir_ule #(
.width(8)
) coreir_ule8_inst0 (
.in0(I0),
.in1(I1),
.out(coreir_ule8_inst0_out)
);
assign O = coreir_ule8_inst0_out;
endmodule
| 7.495872 |
module FullAdder (
input I0,
input I1,
input CIN,
output O,
output COUT
);
wire SB_LUT4_inst0_O;
wire SB_CARRY_inst0_CO;
SB_LUT4 #(
.LUT_INIT(16'h9696)
) SB_LUT4_inst0 (
.I0(I0),
.I1(I1),
.I2(CIN),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
SB_CARRY SB_CARR... | 7.610141 |
module Add8_CIN_COUT (
input [7:0] I0,
input [7:0] I1,
input CIN,
output [7:0] O,
output COUT
);
wire FullAdder_inst0_O;
wire FullAdder_inst0_COUT;
wire FullAdder_inst1_O;
wire FullAdder_inst1_COUT;
wire FullAdder_inst2_O;
wire FullAdder_inst2_COUT;
wire FullAdder_inst3_O;
wire FullA... | 7.252533 |
module Sub8_COUT (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire [7:0] Invert8_inst0_O;
wire [7:0] Add8_CIN_COUT_inst0_O;
wire Add8_CIN_COUT_inst0_COUT;
Invert8 Invert8_inst0 (
.I(I1),
.O(Invert8_inst0_O)
);
Add8_CIN_COUT Add8_CIN_COUT_inst0 (
.I0(I0),... | 7.299866 |
module ULE8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_COUT_inst0_O;
wire Sub8_COUT_inst0_COUT;
Sub8_COUT Sub8_COUT_inst0 (
.I0(I1),
.I1(I0),
.O(Sub8_COUT_inst0_O),
.COUT(Sub8_COUT_inst0_COUT)
);
assign O = Sub8_COUT_inst0_COUT;
endmodule
| 7.251152 |
module Sub8_cin1_cout (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire LUT2_inst0_O;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT2_inst1_O;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT2_inst2_O;
wire MUXCY_inst2_O;
wire XORCY_inst2_O;
wire LUT2_inst3_O;
... | 6.819441 |
module ULE8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_cin1_cout_inst0_O;
wire Sub8_cin1_cout_inst0_COUT;
Sub8_cin1_cout Sub8_cin1_cout_inst0 (
.I0(I1),
.I1(I0),
.O(Sub8_cin1_cout_inst0_O),
.COUT(Sub8_cin1_cout_inst0_COUT)
);
assign O = Sub8_cin1_cout_ins... | 7.251152 |
module Sub8_cin1_cout (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire LUT6_2_inst0_O5;
wire LUT6_2_inst0_O6;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT6_2_inst1_O5;
wire LUT6_2_inst1_O6;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT6_2_inst2_O5;
wire LU... | 6.819441 |
module ULE8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_cin1_cout_inst0_O;
wire Sub8_cin1_cout_inst0_COUT;
Sub8_cin1_cout Sub8_cin1_cout_inst0 (
.I0(I1),
.I1(I0),
.O(Sub8_cin1_cout_inst0_O),
.COUT(Sub8_cin1_cout_inst0_COUT)
);
assign O = Sub8_cin1_cout_ins... | 7.251152 |
module coreir_ult2_wrapped (
input [1:0] I0,
input [1:0] I1,
output O
);
assign O = I0 < I1;
endmodule
| 7.892358 |
module coreir_ult #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output out
);
assign out = in0 < in1;
endmodule
| 7.861561 |
module coreir_ult2_wrapped (
input [1:0] I0,
input [1:0] I1,
output O
);
wire coreir_ult2_inst0_out;
coreir_ult #(
.width(2)
) coreir_ult2_inst0 (
.in0(I0),
.in1(I1),
.out(coreir_ult2_inst0_out)
);
assign O = coreir_ult2_inst0_out;
endmodule
| 7.892358 |
module FullAdder (
input I0,
input I1,
input CIN,
output O,
output COUT
);
wire SB_LUT4_inst0_O;
wire SB_CARRY_inst0_CO;
SB_LUT4 #(
.LUT_INIT(16'h9696)
) SB_LUT4_inst0 (
.I0(I0),
.I1(I1),
.I2(CIN),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
SB_CARRY SB_CARR... | 7.610141 |
module Add2_CIN_COUT (
input [1:0] I0,
input [1:0] I1,
input CIN,
output [1:0] O,
output COUT
);
wire FullAdder_inst0_O;
wire FullAdder_inst0_COUT;
wire FullAdder_inst1_O;
wire FullAdder_inst1_COUT;
FullAdder FullAdder_inst0 (
.I0(I0[0]),
.I1(I1[0]),
.CIN(CIN),
.O(F... | 7.152261 |
module Sub2_COUT (
input [1:0] I0,
input [1:0] I1,
output [1:0] O,
output COUT
);
wire [1:0] Invert2_inst0_O;
wire [1:0] Add2_CIN_COUT_inst0_O;
wire Add2_CIN_COUT_inst0_COUT;
Invert2 Invert2_inst0 (
.I(I1),
.O(Invert2_inst0_O)
);
Add2_CIN_COUT Add2_CIN_COUT_inst0 (
.I0(I0),... | 7.093823 |
module ULT2 (
input [1:0] I0,
input [1:0] I1,
output O
);
wire [1:0] Sub2_COUT_inst0_O;
wire Sub2_COUT_inst0_COUT;
wire SB_LUT4_inst0_O;
Sub2_COUT Sub2_COUT_inst0 (
.I0(I0),
.I1(I1),
.O(Sub2_COUT_inst0_O),
.COUT(Sub2_COUT_inst0_COUT)
);
SB_LUT4 #(
.LUT_INIT(16'h5555... | 6.680425 |
module ULT2 (
input [1:0] I0,
input [1:0] I1,
output O
);
wire [1:0] Sub2_cin1_cout_inst0_O;
wire Sub2_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub2_cin1_cout Sub2_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub2_cin1_cout_inst0_O),
.COUT(Sub2_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 6.680425 |
module ULT2 (
input [1:0] I0,
input [1:0] I1,
output O
);
wire [1:0] Sub2_cin1_cout_inst0_O;
wire Sub2_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub2_cin1_cout Sub2_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub2_cin1_cout_inst0_O),
.COUT(Sub2_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 6.680425 |
module coreir_ult4_wrapped (
input [3:0] I0,
input [3:0] I1,
output O
);
assign O = I0 < I1;
endmodule
| 7.91802 |
module coreir_ult #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output out
);
assign out = in0 < in1;
endmodule
| 7.861561 |
module coreir_ult4_wrapped (
input [3:0] I0,
input [3:0] I1,
output O
);
wire coreir_ult4_inst0_out;
coreir_ult #(
.width(4)
) coreir_ult4_inst0 (
.in0(I0),
.in1(I1),
.out(coreir_ult4_inst0_out)
);
assign O = coreir_ult4_inst0_out;
endmodule
| 7.91802 |
module FullAdder (
input I0,
input I1,
input CIN,
output O,
output COUT
);
wire SB_LUT4_inst0_O;
wire SB_CARRY_inst0_CO;
SB_LUT4 #(
.LUT_INIT(16'h9696)
) SB_LUT4_inst0 (
.I0(I0),
.I1(I1),
.I2(CIN),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
SB_CARRY SB_CARR... | 7.610141 |
module Add4_CIN_COUT (
input [3:0] I0,
input [3:0] I1,
input CIN,
output [3:0] O,
output COUT
);
wire FullAdder_inst0_O;
wire FullAdder_inst0_COUT;
wire FullAdder_inst1_O;
wire FullAdder_inst1_COUT;
wire FullAdder_inst2_O;
wire FullAdder_inst2_COUT;
wire FullAdder_inst3_O;
wire FullA... | 7.712749 |
module Sub4_COUT (
input [3:0] I0,
input [3:0] I1,
output [3:0] O,
output COUT
);
wire [3:0] Invert4_inst0_O;
wire [3:0] Add4_CIN_COUT_inst0_O;
wire Add4_CIN_COUT_inst0_COUT;
Invert4 Invert4_inst0 (
.I(I1),
.O(Invert4_inst0_O)
);
Add4_CIN_COUT Add4_CIN_COUT_inst0 (
.I0(I0),... | 7.489469 |
module ULT4 (
input [3:0] I0,
input [3:0] I1,
output O
);
wire [3:0] Sub4_COUT_inst0_O;
wire Sub4_COUT_inst0_COUT;
wire SB_LUT4_inst0_O;
Sub4_COUT Sub4_COUT_inst0 (
.I0(I0),
.I1(I1),
.O(Sub4_COUT_inst0_O),
.COUT(Sub4_COUT_inst0_COUT)
);
SB_LUT4 #(
.LUT_INIT(16'h5555... | 7.237906 |
module Sub4_cin1_cout (
input [3:0] I0,
input [3:0] I1,
output [3:0] O,
output COUT
);
wire LUT2_inst0_O;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT2_inst1_O;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT2_inst2_O;
wire MUXCY_inst2_O;
wire XORCY_inst2_O;
wire LUT2_inst3_O;
... | 6.70928 |
module ULT4 (
input [3:0] I0,
input [3:0] I1,
output O
);
wire [3:0] Sub4_cin1_cout_inst0_O;
wire Sub4_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub4_cin1_cout Sub4_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub4_cin1_cout_inst0_O),
.COUT(Sub4_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 7.237906 |
module Sub4_cin1_cout (
input [3:0] I0,
input [3:0] I1,
output [3:0] O,
output COUT
);
wire LUT6_2_inst0_O5;
wire LUT6_2_inst0_O6;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT6_2_inst1_O5;
wire LUT6_2_inst1_O6;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT6_2_inst2_O5;
wire LU... | 6.70928 |
module ULT4 (
input [3:0] I0,
input [3:0] I1,
output O
);
wire [3:0] Sub4_cin1_cout_inst0_O;
wire Sub4_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub4_cin1_cout Sub4_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub4_cin1_cout_inst0_O),
.COUT(Sub4_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 7.237906 |
module coreir_ult8_wrapped (
input [7:0] I0,
input [7:0] I1,
output O
);
assign O = I0 < I1;
endmodule
| 7.729283 |
module coreir_ult #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output out
);
assign out = in0 < in1;
endmodule
| 7.861561 |
module coreir_ult8_wrapped (
input [7:0] I0,
input [7:0] I1,
output O
);
wire coreir_ult8_inst0_out;
coreir_ult #(
.width(8)
) coreir_ult8_inst0 (
.in0(I0),
.in1(I1),
.out(coreir_ult8_inst0_out)
);
assign O = coreir_ult8_inst0_out;
endmodule
| 7.729283 |
module FullAdder (
input I0,
input I1,
input CIN,
output O,
output COUT
);
wire SB_LUT4_inst0_O;
wire SB_CARRY_inst0_CO;
SB_LUT4 #(
.LUT_INIT(16'h9696)
) SB_LUT4_inst0 (
.I0(I0),
.I1(I1),
.I2(CIN),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
SB_CARRY SB_CARR... | 7.610141 |
module Add8_CIN_COUT (
input [7:0] I0,
input [7:0] I1,
input CIN,
output [7:0] O,
output COUT
);
wire FullAdder_inst0_O;
wire FullAdder_inst0_COUT;
wire FullAdder_inst1_O;
wire FullAdder_inst1_COUT;
wire FullAdder_inst2_O;
wire FullAdder_inst2_COUT;
wire FullAdder_inst3_O;
wire FullA... | 7.252533 |
module Sub8_COUT (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire [7:0] Invert8_inst0_O;
wire [7:0] Add8_CIN_COUT_inst0_O;
wire Add8_CIN_COUT_inst0_COUT;
Invert8 Invert8_inst0 (
.I(I1),
.O(Invert8_inst0_O)
);
Add8_CIN_COUT Add8_CIN_COUT_inst0 (
.I0(I0),... | 7.299866 |
module ULT8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_COUT_inst0_O;
wire Sub8_COUT_inst0_COUT;
wire SB_LUT4_inst0_O;
Sub8_COUT Sub8_COUT_inst0 (
.I0(I0),
.I1(I1),
.O(Sub8_COUT_inst0_O),
.COUT(Sub8_COUT_inst0_COUT)
);
SB_LUT4 #(
.LUT_INIT(16'h5555... | 7.12473 |
module Sub8_cin1_cout (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire LUT2_inst0_O;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT2_inst1_O;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT2_inst2_O;
wire MUXCY_inst2_O;
wire XORCY_inst2_O;
wire LUT2_inst3_O;
... | 6.819441 |
module ULT8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_cin1_cout_inst0_O;
wire Sub8_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub8_cin1_cout Sub8_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub8_cin1_cout_inst0_O),
.COUT(Sub8_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 7.12473 |
module Sub8_cin1_cout (
input [7:0] I0,
input [7:0] I1,
output [7:0] O,
output COUT
);
wire LUT6_2_inst0_O5;
wire LUT6_2_inst0_O6;
wire MUXCY_inst0_O;
wire XORCY_inst0_O;
wire LUT6_2_inst1_O5;
wire LUT6_2_inst1_O6;
wire MUXCY_inst1_O;
wire XORCY_inst1_O;
wire LUT6_2_inst2_O5;
wire LU... | 6.819441 |
module ULT8 (
input [7:0] I0,
input [7:0] I1,
output O
);
wire [7:0] Sub8_cin1_cout_inst0_O;
wire Sub8_cin1_cout_inst0_COUT;
wire LUT1_inst0_O;
Sub8_cin1_cout Sub8_cin1_cout_inst0 (
.I0(I0),
.I1(I1),
.O(Sub8_cin1_cout_inst0_O),
.COUT(Sub8_cin1_cout_inst0_COUT)
);
LUT1 #(
... | 7.12473 |
module xor2_wrapped (
input [1:0] I0,
input [1:0] I1,
output [1:0] O
);
assign O = I0 ^ I1;
endmodule
| 8.249144 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module xor2_wrapped (
input [1:0] I0,
input [1:0] I1,
output [1:0] O
);
wire [1:0] xor2_inst0_out;
coreir_xor #(
.width(2)
) xor2_inst0 (
.in0(I0),
.in1(I1),
.out(xor2_inst0_out)
);
assign O = xor2_inst0_out;
endmodule
| 8.249144 |
module XOr2 (
input [1:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6666)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(1'b0),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.787332 |
module XOr2x2 (
input [1:0] I0,
input [1:0] I1,
output [1:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
assign O = {XOr2_inst1_O, XOr2_inst0_O};
endmodu... | 7.823193 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x2 (
input [1:0] I0,
input [1:0] I1,
output [1:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
assign O = {XOr2_inst1_O, XOr2_inst0_O};
endmodu... | 7.823193 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x2 (
input [1:0] I0,
input [1:0] I1,
output [1:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
assign O = {XOr2_inst1_O, XOr2_inst0_O};
endmodu... | 7.823193 |
module xor4_wrapped (
input [3:0] I0,
input [3:0] I1,
output [3:0] O
);
assign O = I0 ^ I1;
endmodule
| 8.157986 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module xor4_wrapped (
input [3:0] I0,
input [3:0] I1,
output [3:0] O
);
wire [3:0] xor4_inst0_out;
coreir_xor #(
.width(4)
) xor4_inst0 (
.in0(I0),
.in1(I1),
.out(xor4_inst0_out)
);
assign O = xor4_inst0_out;
endmodule
| 8.157986 |
module XOr2 (
input [1:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6666)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(1'b0),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.787332 |
module XOr2x4 (
input [3:0] I0,
input [3:0] I1,
output [3:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
XOr2 X... | 7.152654 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x4 (
input [3:0] I0,
input [3:0] I1,
output [3:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
XOr2 X... | 7.152654 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x4 (
input [3:0] I0,
input [3:0] I1,
output [3:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
);
XOr2 XOr2_inst1 (
.I({I1[1], I0[1]}),
.O(XOr2_inst1_O)
);
XOr2 X... | 7.152654 |
module xor8_wrapped (
input [7:0] I0,
input [7:0] I1,
output [7:0] O
);
assign O = I0 ^ I1;
endmodule
| 8.029878 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module xor8_wrapped (
input [7:0] I0,
input [7:0] I1,
output [7:0] O
);
wire [7:0] xor8_inst0_out;
coreir_xor #(
.width(8)
) xor8_inst0 (
.in0(I0),
.in1(I1),
.out(xor8_inst0_out)
);
assign O = xor8_inst0_out;
endmodule
| 8.029878 |
module XOr2 (
input [1:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6666)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(1'b0),
.I3(1'b0),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.787332 |
module XOr2x8 (
input [7:0] I0,
input [7:0] I1,
output [7:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
wire XOr2_inst4_O;
wire XOr2_inst5_O;
wire XOr2_inst6_O;
wire XOr2_inst7_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
)... | 7.013279 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x8 (
input [7:0] I0,
input [7:0] I1,
output [7:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
wire XOr2_inst4_O;
wire XOr2_inst5_O;
wire XOr2_inst6_O;
wire XOr2_inst7_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
)... | 7.013279 |
module XOr2 (
input [1:0] I,
output O
);
wire LUT2_inst0_O;
LUT2 #(
.INIT(4'h6)
) LUT2_inst0 (
.I0(I[0]),
.I1(I[1]),
.O (LUT2_inst0_O)
);
assign O = LUT2_inst0_O;
endmodule
| 7.787332 |
module XOr2x8 (
input [7:0] I0,
input [7:0] I1,
output [7:0] O
);
wire XOr2_inst0_O;
wire XOr2_inst1_O;
wire XOr2_inst2_O;
wire XOr2_inst3_O;
wire XOr2_inst4_O;
wire XOr2_inst5_O;
wire XOr2_inst6_O;
wire XOr2_inst7_O;
XOr2 XOr2_inst0 (
.I({I1[0], I0[0]}),
.O(XOr2_inst0_O)
)... | 7.013279 |
module fold_xor42 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
output [1:0] O
);
assign O = ((I0 ^ I1) ^ I2) ^ I3;
endmodule
| 7.242417 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module fold_xor42 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
output [1:0] O
);
wire [1:0] xor2_inst0_out;
wire [1:0] xor2_inst1_out;
wire [1:0] xor2_inst2_out;
coreir_xor #(
.width(2)
) xor2_inst0 (
.in0(I0),
.in1(I1),
.out(xor2_inst0_out)... | 7.242417 |
module XOr4 (
input [3:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6996)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x2 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
output [1:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
.I({I3[1], I2[1], I1[1], I0[1]}),
.O... | 7.07311 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x2 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
output [1:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
.I({I3[1], I2[1], I1[1], I0[1]}),
.O... | 7.07311 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x2 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
output [1:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
.I({I3[1], I2[1], I1[1], I0[1]}),
.O... | 7.07311 |
module fold_xor44 (
input [3:0] I0,
input [3:0] I1,
input [3:0] I2,
input [3:0] I3,
output [3:0] O
);
assign O = ((I0 ^ I1) ^ I2) ^ I3;
endmodule
| 8.062337 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module fold_xor44 (
input [3:0] I0,
input [3:0] I1,
input [3:0] I2,
input [3:0] I3,
output [3:0] O
);
wire [3:0] xor4_inst0_out;
wire [3:0] xor4_inst1_out;
wire [3:0] xor4_inst2_out;
coreir_xor #(
.width(4)
) xor4_inst0 (
.in0(I0),
.in1(I1),
.out(xor4_inst0_out)... | 8.062337 |
module XOr4 (
input [3:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6996)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x4 (
input [3:0] I0,
input [3:0] I1,
input [3:0] I2,
input [3:0] I3,
output [3:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
... | 6.805927 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x4 (
input [3:0] I0,
input [3:0] I1,
input [3:0] I2,
input [3:0] I3,
output [3:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
... | 6.805927 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x4 (
input [3:0] I0,
input [3:0] I1,
input [3:0] I2,
input [3:0] I3,
output [3:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
XOr4 XOr4_inst0 (
.I({I3[0], I2[0], I1[0], I0[0]}),
.O(XOr4_inst0_O)
);
XOr4 XOr4_inst1 (
... | 6.805927 |
module fold_xor48 (
input [7:0] I0,
input [7:0] I1,
input [7:0] I2,
input [7:0] I3,
output [7:0] O
);
assign O = ((I0 ^ I1) ^ I2) ^ I3;
endmodule
| 7.893009 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
module fold_xor48 (
input [7:0] I0,
input [7:0] I1,
input [7:0] I2,
input [7:0] I3,
output [7:0] O
);
wire [7:0] xor8_inst0_out;
wire [7:0] xor8_inst1_out;
wire [7:0] xor8_inst2_out;
coreir_xor #(
.width(8)
) xor8_inst0 (
.in0(I0),
.in1(I1),
.out(xor8_inst0_out)... | 7.893009 |
module XOr4 (
input [3:0] I,
output O
);
wire SB_LUT4_inst0_O;
SB_LUT4 #(
.LUT_INIT(16'h6996)
) SB_LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (SB_LUT4_inst0_O)
);
assign O = SB_LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x8 (
input [7:0] I0,
input [7:0] I1,
input [7:0] I2,
input [7:0] I3,
output [7:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
wire XOr4_inst4_O;
wire XOr4_inst5_O;
wire XOr4_inst6_O;
wire XOr4_inst7_O;
XOr4 XOr4_inst0 (
.I({... | 6.74601 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x8 (
input [7:0] I0,
input [7:0] I1,
input [7:0] I2,
input [7:0] I3,
output [7:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
wire XOr4_inst4_O;
wire XOr4_inst5_O;
wire XOr4_inst6_O;
wire XOr4_inst7_O;
XOr4 XOr4_inst0 (
.I({... | 6.74601 |
module XOr4 (
input [3:0] I,
output O
);
wire LUT4_inst0_O;
LUT4 #(
.INIT(16'h6996)
) LUT4_inst0 (
.I0(I[0]),
.I1(I[1]),
.I2(I[2]),
.I3(I[3]),
.O (LUT4_inst0_O)
);
assign O = LUT4_inst0_O;
endmodule
| 7.245382 |
module XOr4x8 (
input [7:0] I0,
input [7:0] I1,
input [7:0] I2,
input [7:0] I3,
output [7:0] O
);
wire XOr4_inst0_O;
wire XOr4_inst1_O;
wire XOr4_inst2_O;
wire XOr4_inst3_O;
wire XOr4_inst4_O;
wire XOr4_inst5_O;
wire XOr4_inst6_O;
wire XOr4_inst7_O;
XOr4 XOr4_inst0 (
.I({... | 6.74601 |
module fold_xor82 (
input [1:0] I0,
input [1:0] I1,
input [1:0] I2,
input [1:0] I3,
input [1:0] I4,
input [1:0] I5,
input [1:0] I6,
input [1:0] I7,
output [1:0] O
);
assign O = ((((((I0 ^ I1) ^ I2) ^ I3) ^ I4) ^ I5) ^ I6) ^ I7;
endmodule
| 6.798465 |
module coreir_xor #(
parameter width = 1
) (
input [width-1:0] in0,
input [width-1:0] in1,
output [width-1:0] out
);
assign out = in0 ^ in1;
endmodule
| 8.302408 |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.