content stringlengths 1 1.04M ⌀ |
|---|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
---------------------------------------------------------------------
-- TITLE: DDR SDRAM Interface
-- AUTHORS: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 7/26/07
-- FILENAME: ddr_ctrl.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- Double Data Rate Sychronous Dynamic Random Access Memory Interface
--
-- For: 64 MB = MT46V32M16, 512Mb, 32Mb x 16 (default)
-- ROW = address(25 downto 13)
-- BANK = address(12 downto 11)
-- COL = address(10 downto 2)
--
-- Changes are needed for 32 MB = MT46V16M16, 256Mb, 16Mb x 16
-- ROW = address(24 downto 12) -- 25 ignored
-- BANK = address(11 downto 10)
-- COL = address(9 downto 2) --also change ddr_init.c
--
-- Changes are needed for 128 MB = MT46V64M16, 1Gb, 64Mb x 16
-- ROW = address(26 downto 14)
-- BANK = address(13 downto 12)
-- COL = address(11 downto 2) --also change ddr_init.c
--
-- Requires CAS latency=2; burst size=2.
-- Requires clk changes on rising_edge(clk_2x).
-- Requires active, address, byte_we, data_w stable throughout transfer.
-- DLL mode requires 77MHz. Non-DLL mode runs at 25 MHz.
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____write+++WRITE+++____________________________
-- SD_DQ ~~~~~~~~~~~~~~uuuullllUUUULLLL~~~~~~~~~~~~~~~~~~
--
-- cycle_cnt 777777770000111122223333444455556666777777777777
-- clk_2x --__--__--__--__--__--__--__--__--__--__--__--__
-- clk ____----____----____----____----____----____----
-- SD_CLK ----____----____----____----____----____----____
-- cmd ____read++++________________________read++++____
-- SD_DQ ~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~~~
-- SD_DQnDLL ~~~~~~~~~~~~~~~~~~~~~~~~~~uuuullll~~~~~~~~~~~~~~
-- pause ____------------------------________------------
--
-- Must run DdrInit() to initialize DDR chip.
-- Read Micron DDR SDRAM MT46V32M16 data sheet for more details.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.mlite_pack.all;
entity ddr_ctrl is
port(
clk : in std_logic;
clk_2x : in std_logic;
reset_in : in std_logic;
address : in std_logic_vector(25 downto 2);
byte_we : in std_logic_vector(3 downto 0);
data_w : in std_logic_vector(31 downto 0);
data_r : out std_logic_vector(31 downto 0);
active : in std_logic;
no_start : in std_logic;
no_stop : in std_logic;
pause : out std_logic;
SD_CK_P : out std_logic; --clock_positive
SD_CK_N : out std_logic; --clock_negative
SD_CKE : out std_logic; --clock_enable
SD_BA : out std_logic_vector(1 downto 0); --bank_address
SD_A : out std_logic_vector(12 downto 0); --address(row or col)
SD_CS : out std_logic; --chip_select
SD_RAS : out std_logic; --row_address_strobe
SD_CAS : out std_logic; --column_address_strobe
SD_WE : out std_logic; --write_enable
SD_DQ : inout std_logic_vector(15 downto 0); --data
SD_UDM : out std_logic; --upper_byte_enable
SD_UDQS : inout std_logic; --upper_data_strobe
SD_LDM : out std_logic; --low_byte_enable
SD_LDQS : inout std_logic); --low_data_strobe
end; --entity ddr
architecture logic of ddr_ctrl is
--Commands for bits RAS & CAS & WE
subtype command_type is std_logic_vector(2 downto 0);
constant COMMAND_LMR : command_type := "000";
constant COMMAND_AUTO_REFRESH : command_type := "001";
constant COMMAND_PRECHARGE : command_type := "010";
constant COMMAND_ACTIVE : command_type := "011";
constant COMMAND_WRITE : command_type := "100";
constant COMMAND_READ : command_type := "101";
constant COMMAND_TERMINATE : command_type := "110";
constant COMMAND_NOP : command_type := "111";
subtype ddr_state_type is std_logic_vector(3 downto 0);
constant STATE_POWER_ON : ddr_state_type := "0000";
constant STATE_IDLE : ddr_state_type := "0001";
constant STATE_ROW_ACTIVATE : ddr_state_type := "0010";
constant STATE_ROW_ACTIVE : ddr_state_type := "0011";
constant STATE_READ : ddr_state_type := "0100";
constant STATE_READ2 : ddr_state_type := "0101";
constant STATE_READ3 : ddr_state_type := "0110";
constant STATE_PRECHARGE : ddr_state_type := "0111";
constant STATE_PRECHARGE2 : ddr_state_type := "1000";
signal state_prev : ddr_state_type;
signal refresh_cnt : std_logic_vector(7 downto 0);
signal data_write2 : std_logic_vector(47 downto 0); --write pipeline
signal byte_we_reg2 : std_logic_vector(5 downto 0); --write pipeline
signal write_active : std_logic;
signal write_prev : std_logic;
signal cycle_count : std_logic_vector(2 downto 0); --half clocks since op
signal cycle_count2 : std_logic_vector(2 downto 0); --delayed by quarter clock
signal cke_reg : std_logic;
signal clk_p : std_logic;
signal bank_open : std_logic_vector(3 downto 0);
signal data_read : std_logic_vector(31 downto 0);
begin
ddr_proc: process(clk, clk_p, clk_2x, reset_in,
address, byte_we, data_w, active, no_start, no_stop,
SD_DQ, SD_UDQS, SD_LDQS,
state_prev, refresh_cnt,
byte_we_reg2, data_write2,
cycle_count, cycle_count2, write_prev,
write_active, cke_reg, bank_open,
data_read)
type address_array_type is array(3 downto 0) of std_logic_vector(12 downto 0);
variable address_row : address_array_type;
variable command : std_logic_vector(2 downto 0); --RAS & CAS & WE
variable bank_index : integer;
variable state_current : ddr_state_type;
begin
command := COMMAND_NOP;
bank_index := conv_integer(address(12 downto 11));
state_current := state_prev;
--DDR state machine to determine state_current and command
case state_prev is
when STATE_POWER_ON =>
if active = '1' then
if byte_we /= "0000" then
command := address(6 downto 4); --LMR="000"
else
state_current := STATE_IDLE; --read transistions to STATE_IDLE
end if;
end if;
when STATE_IDLE =>
if refresh_cnt(7) = '1' then
state_current := STATE_PRECHARGE;
command := COMMAND_AUTO_REFRESH;
elsif active = '1' and no_start = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
end if;
when STATE_ROW_ACTIVATE =>
state_current := STATE_ROW_ACTIVE;
when STATE_ROW_ACTIVE =>
if refresh_cnt(7) = '1' then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
elsif active = '1' and no_start = '0' then
if bank_open(bank_index) = '0' then
state_current := STATE_ROW_ACTIVATE;
command := COMMAND_ACTIVE;
elsif address(25 downto 13) /= address_row(bank_index) then
if write_prev = '0' then
state_current := STATE_PRECHARGE;
command := COMMAND_PRECHARGE;
end if;
else
if byte_we /= "0000" then
command := COMMAND_WRITE;
elsif write_prev = '0' then
state_current := STATE_READ;
command := COMMAND_READ;
end if;
end if;
end if;
when STATE_READ =>
state_current := STATE_READ2;
when STATE_READ2 =>
state_current := STATE_READ3;
when STATE_READ3 =>
if no_stop = '0' then
state_current := STATE_ROW_ACTIVE;
end if;
when STATE_PRECHARGE =>
state_current := STATE_PRECHARGE2;
when STATE_PRECHARGE2 =>
state_current := STATE_IDLE;
when others =>
state_current := STATE_IDLE;
end case; --state_prev
--rising_edge(clk) domain registers
if reset_in = '1' then
state_prev <= STATE_POWER_ON;
cke_reg <= '0';
refresh_cnt <= ZERO(7 downto 0);
write_prev <= '0';
write_active <= '0';
bank_open <= "0000";
elsif rising_edge(clk) then
if active = '1' then
cke_reg <= '1';
end if;
if command = COMMAND_WRITE then
write_prev <= '1';
elsif cycle_count2(2 downto 1) = "11" then
write_prev <= '0';
end if;
if command = COMMAND_WRITE then
write_active <= '1';
elsif cycle_count2 = "100" then
write_active <= '0';
end if;
if command = COMMAND_ACTIVE then
bank_open(bank_index) <= '1';
address_row(bank_index) := address(25 downto 13);
end if;
if command = COMMAND_PRECHARGE then
bank_open <= "0000";
end if;
if command = COMMAND_AUTO_REFRESH then
refresh_cnt <= ZERO(7 downto 0);
else
refresh_cnt <= refresh_cnt + 1;
end if;
state_prev <= state_current;
end if; --rising_edge(clk)
--rising_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count <= "000";
elsif rising_edge(clk_2x) then
--Cycle_count
if (command = COMMAND_READ or command = COMMAND_WRITE) and clk = '1' then
cycle_count <= "000";
elsif cycle_count /= "111" then
cycle_count <= cycle_count + 1;
end if;
clk_p <= clk; --earlier version of not clk
--Read data (DLL disabled)
if cycle_count = "100" then
data_read(31 downto 16) <= SD_DQ; --data
elsif cycle_count = "101" then
data_read(15 downto 0) <= SD_DQ;
end if;
end if;
--falling_edge(clk_2x) domain registers
if reset_in = '1' then
cycle_count2 <= "000";
data_write2 <= ZERO(15 downto 0) & ZERO;
byte_we_reg2 <= "000000";
elsif falling_edge(clk_2x) then
cycle_count2 <= cycle_count;
--Write pipeline
if clk = '0' then
data_write2 <= data_write2(31 downto 16) & data_w;
byte_we_reg2 <= byte_we_reg2(3 downto 2) & byte_we;
else
data_write2(47 downto 16) <= data_write2(31 downto 0);
byte_we_reg2(5 downto 2) <= byte_we_reg2(3 downto 0);
end if;
--Read data (DLL enabled)
--if cycle_count = "100" then
-- data_read(31 downto 16) <= SD_DQ; --data
--elsif cycle_count = "101" then
-- data_read(15 downto 0) <= SD_DQ;
--end if;
end if;
data_r <= data_read;
--Write data
if write_active = '1' then
SD_UDQS <= clk_p; --upper_data_strobe
SD_LDQS <= clk_p; --low_data_strobe
SD_DQ <= data_write2(47 downto 32); --data
SD_UDM <= not byte_we_reg2(5); --upper_byte_enable
SD_LDM <= not byte_we_reg2(4); --low_byte_enable
else
SD_UDQS <= 'Z'; --upper_data_strobe
SD_LDQS <= 'Z'; --low_data_strobe
SD_DQ <= "ZZZZZZZZZZZZZZZZ"; --data
SD_UDM <= 'Z';
SD_LDM <= 'Z';
end if;
--DDR control signals
SD_CK_P <= clk_p; --clock_positive
SD_CK_N <= not clk_p; --clock_negative
SD_CKE <= cke_reg; --clock_enable
SD_BA <= address(12 downto 11); --bank_address
if command = COMMAND_ACTIVE or state_current = STATE_POWER_ON then
SD_A <= address(25 downto 13); --address row
elsif command = COMMAND_READ or command = COMMAND_WRITE then
SD_A <= "000" & address(10 downto 2) & "0"; --address col
else
SD_A <= "0010000000000"; --PERCHARGE all banks
end if;
SD_CS <= not cke_reg; --chip_select
SD_RAS <= command(2); --row_address_strobe
SD_CAS <= command(1); --column_address_strobe
SD_WE <= command(0); --write_enable
if active = '1' and state_current /= STATE_POWER_ON and
command /= COMMAND_WRITE and state_prev /= STATE_READ3 then
pause <= '1';
else
pause <= '0';
end if;
end process; --ddr_proc
end; --architecture logic
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_06_mact.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
entity mac_test is
end entity mac_test;
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_06_mact.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
entity mac_test is
end entity mac_test;
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_06_mact.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
entity mac_test is
end entity mac_test;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc239.vhd,v 1.2 2001-10-26 16:29:47 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p04n01i00239ent IS
END c03s01b02x00p04n01i00239ent;
ARCHITECTURE c03s01b02x00p04n01i00239arch OF c03s01b02x00p04n01i00239ent IS
type t3 is range (((((10-1)-1)-1)-1)-1) to (((((10+1)+1)+1)+1)+1);
BEGIN
TESTING: PROCESS
variable k : integer := 6;
BEGIN
k := 5;
assert NOT(k=5)
report "***PASSED TEST: c03s01b02x00p04n01i00239"
severity NOTE;
assert (k=5)
report "***FAILED TEST: c03s01b02x00p04n01i00239 - Each each bound of a range constraint that is used in an integer type definition is a locally static expression [of some integer type, but the two bounds need not have the same integer type.]"
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p04n01i00239arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc239.vhd,v 1.2 2001-10-26 16:29:47 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p04n01i00239ent IS
END c03s01b02x00p04n01i00239ent;
ARCHITECTURE c03s01b02x00p04n01i00239arch OF c03s01b02x00p04n01i00239ent IS
type t3 is range (((((10-1)-1)-1)-1)-1) to (((((10+1)+1)+1)+1)+1);
BEGIN
TESTING: PROCESS
variable k : integer := 6;
BEGIN
k := 5;
assert NOT(k=5)
report "***PASSED TEST: c03s01b02x00p04n01i00239"
severity NOTE;
assert (k=5)
report "***FAILED TEST: c03s01b02x00p04n01i00239 - Each each bound of a range constraint that is used in an integer type definition is a locally static expression [of some integer type, but the two bounds need not have the same integer type.]"
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p04n01i00239arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc239.vhd,v 1.2 2001-10-26 16:29:47 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p04n01i00239ent IS
END c03s01b02x00p04n01i00239ent;
ARCHITECTURE c03s01b02x00p04n01i00239arch OF c03s01b02x00p04n01i00239ent IS
type t3 is range (((((10-1)-1)-1)-1)-1) to (((((10+1)+1)+1)+1)+1);
BEGIN
TESTING: PROCESS
variable k : integer := 6;
BEGIN
k := 5;
assert NOT(k=5)
report "***PASSED TEST: c03s01b02x00p04n01i00239"
severity NOTE;
assert (k=5)
report "***FAILED TEST: c03s01b02x00p04n01i00239 - Each each bound of a range constraint that is used in an integer type definition is a locally static expression [of some integer type, but the two bounds need not have the same integer type.]"
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p04n01i00239arch;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity led_display_controller is
port (
clk_in: in std_logic;
bcd0: in std_logic_vector(3 downto 0);
bcd1: in std_logic_vector(3 downto 0);
bcd2: in std_logic_vector(3 downto 0);
bcd3: in std_logic_vector(3 downto 0);
anode_output: out std_logic_vector(3 downto 0);
led_output : out std_logic_vector(7 downto 0)
);
end;
architecture led_display_controller_arq of led_display_controller is
signal counter_enabler: std_logic:= '1';
signal counter_output: std_logic_vector(1 downto 0);
signal multiplex_output: std_logic_vector(3 downto 0);
component generic_counter is
generic (
BITS:natural := 4;
MAX_COUNT:natural := 15
);
port (
clk: in std_logic;
rst: in std_logic;
ena: in std_logic;
counter_out: out std_logic_vector(BITS-1 downto 0);
carry_out: out std_logic
);
end component;
component generic_enabler is
generic(
PERIOD:natural := 1000000 --1MHz
);
port(
clk: in std_logic;
rst: in std_logic;
enabler_out: out std_logic
);
end component;
component bcd_multiplexer IS
port(
bcd0_input : in std_logic_vector(3 downto 0);
bcd1_input : in std_logic_vector(3 downto 0);
bcd2_input : in std_logic_vector(3 downto 0);
bcd3_input : in std_logic_vector(3 downto 0);
mux_selector : in std_logic_vector (1 downto 0);
mux_output : out std_logic_vector (3 downto 0)
);
end component;
component anode_selector is
port(
selector_in : in std_logic_vector (1 downto 0);
selector_out : out std_logic_vector (3 downto 0)
);
end component;
component led_enabler is
port(
enabler_input : in std_logic_vector(3 downto 0);
enabler_output : out std_logic_vector(7 downto 0)
);
end component;
begin
genericCounterMap: generic_counter
generic map (2,4)
port map(
clk => clk_in,
rst => '0',
ena => counter_enabler,
counter_out => counter_output
);
generic_enabler_map: generic_enabler
generic map (500000)
port map(
clk => clk_in,
rst => '0',
enabler_out => counter_enabler
);
bcd_multiplexerMap: bcd_multiplexer
port map(
bcd0_input => bcd0,
bcd1_input => bcd1,
bcd2_input => bcd2,
bcd3_input => bcd3,
mux_selector => counter_output,
mux_output => multiplex_output
);
anode_selMap: anode_selector
port map(
selector_in => counter_output,
selector_out => anode_output
);
led_enablerMap: led_enabler
port map(
enabler_input => multiplex_output,
enabler_output => led_output
);
end;
|
entity operator4 is
end entity;
architecture test of operator4 is
type byte_vec is array (integer range <>) of bit_vector(7 downto 0);
begin
process is
variable v : byte_vec(1 to 3);
begin
v := ( X"01", X"02", X"03" );
assert v = ( X"01", X"02", X"03" );
assert v /= ( X"01", X"02", X"05" );
assert v /= ( X"01", X"02", X"03", X"04" );
assert v /= ( X"01", X"02" );
wait;
end process;
end architecture;
|
entity operator4 is
end entity;
architecture test of operator4 is
type byte_vec is array (integer range <>) of bit_vector(7 downto 0);
begin
process is
variable v : byte_vec(1 to 3);
begin
v := ( X"01", X"02", X"03" );
assert v = ( X"01", X"02", X"03" );
assert v /= ( X"01", X"02", X"05" );
assert v /= ( X"01", X"02", X"03", X"04" );
assert v /= ( X"01", X"02" );
wait;
end process;
end architecture;
|
entity operator4 is
end entity;
architecture test of operator4 is
type byte_vec is array (integer range <>) of bit_vector(7 downto 0);
begin
process is
variable v : byte_vec(1 to 3);
begin
v := ( X"01", X"02", X"03" );
assert v = ( X"01", X"02", X"03" );
assert v /= ( X"01", X"02", X"05" );
assert v /= ( X"01", X"02", X"03", X"04" );
assert v /= ( X"01", X"02" );
wait;
end process;
end architecture;
|
entity operator4 is
end entity;
architecture test of operator4 is
type byte_vec is array (integer range <>) of bit_vector(7 downto 0);
begin
process is
variable v : byte_vec(1 to 3);
begin
v := ( X"01", X"02", X"03" );
assert v = ( X"01", X"02", X"03" );
assert v /= ( X"01", X"02", X"05" );
assert v /= ( X"01", X"02", X"03", X"04" );
assert v /= ( X"01", X"02" );
wait;
end process;
end architecture;
|
entity operator4 is
end entity;
architecture test of operator4 is
type byte_vec is array (integer range <>) of bit_vector(7 downto 0);
begin
process is
variable v : byte_vec(1 to 3);
begin
v := ( X"01", X"02", X"03" );
assert v = ( X"01", X"02", X"03" );
assert v /= ( X"01", X"02", X"05" );
assert v /= ( X"01", X"02", X"03", X"04" );
assert v /= ( X"01", X"02" );
wait;
end process;
end architecture;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 21:01:26 11/21/2016
-- Design Name:
-- Module Name: 8bitShiftRegister - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity 8bitShiftRegister is
Port ( I : in STD_LOGIC_VECTOR (7 downto 0); --input
load_en : in STD_LOGIC;
shift_en : in STD_LOGIC;
clr: in STD_LOGIC;
clk: in STD_LOGIC;
O : out STD_LOGIC); --output
end 8bitShiftRegister;
architecture Behavioral of 8bitShiftRegister is
--declared signal
signal S: std_logic_vector(7 downto 0):="00000000";
begin
main: process(input,load_en,shift_en,clr,clk,output)
begin
-- this is to make the events synchronous
if clk'event and clk='1' then
if clr='1' then
S:= "00000000";
O <= S(7);
else
if load_en = '1' then
S:=I;
elsif shift_en = '1' then
O <= S(7);
S:=S sll 1; -- logical shift right 1 bit
end if ;
end if;
end if;
end process;
end Behavioral;
|
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
ENTITY GreenDroidINT64EQCore IS
PORT (
i00 : IN std_logic_vector(31 DOWNTO 0);
i01 : IN std_logic_vector(31 DOWNTO 0);
r00 : OUT std_logic_vector(31 DOWNTO 0);
r01 : OUT std_logic_vector(31 DOWNTO 0);
FP : IN std_logic_vector(31 DOWNTO 0);
FPout : OUT std_logic_vector(31 DOWNTO 0);
M_ADDR : OUT std_logic_vector(31 DOWNTO 0);
M_DATA : INOUT std_logic_vector(31 DOWNTO 0);
M_RD : INOUT std_logic;
M_WR : INOUT std_logic;
M_RDY : IN std_logic;
reset : IN std_logic;
CLK : IN std_logic
);
END ENTITY;
ARCHITECTURE Behavioural OF GreenDroidINT64EQCore IS
TYPE States IS (ST_INIT,WS_INIT,ST_RESET,ST00,WS00,ST01,WS01,ST02,WS02,ST03,WS03,ST04,WS04,ST_END);
SIGNAL Mstate : States;
BEGIN
-- CONTROL PROCESS --------
PROCESS(clk,reset)
BEGIN
IF reset='1' THEN
Mstate <= ST_RESET;
ELSIF(rising_edge(clk)) THEN
CASE Mstate IS
WHEN ST_RESET => Mstate <= ST_INIT;
WHEN ST_INIT => IF M_RDY='1' THEN Mstate <= ST00; ELSE Mstate <= WS_INIT; END IF;
WHEN WS_INIT => IF M_RDY='1' THEN Mstate <= ST00; END IF;
WHEN ST00 => IF M_RDY='1' THEN Mstate <= ST01; ELSE Mstate <= WS00; END IF;
WHEN WS00 => IF M_RDY='1' THEN Mstate <= ST01; END IF;
WHEN ST01 => IF M_RDY='1' THEN Mstate <= ST02; ELSE Mstate <= WS01; END IF;
WHEN WS01 => IF M_RDY='1' THEN Mstate <= ST02; END IF;
WHEN ST02 => IF M_RDY='1' THEN Mstate <= ST03; ELSE Mstate <= WS02; END IF;
WHEN WS02 => IF M_RDY='1' THEN Mstate <= ST03; END IF;
WHEN ST03 => IF M_RDY='1' THEN Mstate <= ST04; ELSE Mstate <= WS03; END IF;
WHEN WS03 => IF M_RDY='1' THEN Mstate <= ST04; END IF;
WHEN ST04 | WS04| ST_END => WHEN OTHERS =>
END CASE;
END IF;
END PROCESS;
-- EXECUTE PROCESS --------
PROCESS(clk,reset)
VARIABLE T,s0,s1,s2,s3,s4,s5,s6,s7,fpi :std_logic_vector(31 DOWNTO 0);
BEGIN
IF(reset='1') THEN
-- reset any internal states --
s0 := (OTHERS=>'0');
s1 := (OTHERS=>'0');
s2 := (OTHERS=>'0');
s3 := (OTHERS=>'0');
s4 := (OTHERS=>'0');
s5 := (OTHERS=>'0');
s6 := (OTHERS=>'0');
s7 := (OTHERS=>'0');
fpi:=(OTHERS=>'0');
M_ADDR <= (OTHERS=>'Z');
M_DATA <= (OTHERS=>'Z');
M_RD <= 'Z';
M_WR <= 'Z';
ELSIF(rising_edge(clk)) THEN
M_DATA <="ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ";
CASE Mstate IS
WHEN ST_INIT =>
-- connect 2 input params here --
s0 := i00;
s1 := i01;
fpi := FP;
--lit ;
s7 := s6;
s6 := s5;
s5 := s4;
s4 := s3;
s3 := s2;
s2 := s1;
s1 := s0;
s0:= std_logic_vector(to_unsigned(12, 32)); --fp- ;
fpi:=fpi+s0 ;
s0 := s1;
s1 := s2;
s2 := s3;
s3 := s4;
s4 := s5;
s5 := s6;
s6 := s7;
WHEN ST00 =>
WHEN ST01 =>
--rsd2 ;
T:=s0 ;
s0:=s1 ;
s1:=T ;
WHEN ST02 =>
--M> @loc 2
M_ADDR <= std_logic_vector(to_unsigned(2,32))+fpi;
M_RD <='1';
M_WR <='Z';
WHEN ST03 =>
s7 := s6;
s6 := s5;
s5 := s4;
s4 := s3;
s3 := s2;
s2 := s1;
s1 := s0;
s0 := M_DATA;
M_RD <='Z';
M_WR <='Z';
-- bcp ### ignored ### ;
-- recover 2 results here --
r00 <= s0;
r01 <= s1;
FPout <= fpi;
WHEN OTHERS =>
END CASE;
END IF;
END PROCESS;
END ARCHITECTURE;
|
-------------------------------------------------------------------------------
-- Title : FIFO
-- Author : Franz Steinbacher
-------------------------------------------------------------------------------
-- Description : FIFO - memory
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity FIFO is
generic (
data_width_g : natural := 24;
depth_g : natural := 128;
adr_width_g : natural := 8); -- log2(depth_g)
port (
clk_i : in std_ulogic;
rst_i : in std_ulogic;
wr_i : in std_ulogic; -- write enable
rd_i : in std_ulogic; -- read enable
wr_data_i : in std_ulogic_vector(data_width_g-1 downto 0);
rd_data_o : out std_ulogic_vector(data_width_g-1 downto 0);
clear_i : in std_ulogic;
full_o : out std_ulogic;
empty_o : out std_ulogic;
-- used space
space_o : out unsigned(adr_width_g-1 downto 0)
);
end entity FIFO;
architecture Rtl of FIFO is
type mem_t is array (0 to depth_g-1) of std_ulogic_vector(data_width_g-1 downto 0);
signal memory : mem_t;
subtype ptr_t is natural range 0 to depth_g-1;
--signal rd_ptr, wr_ptr : ptr_t;
signal rd_ptr, wr_ptr : unsigned(adr_width_g-2 downto 0);
signal space : unsigned(adr_width_g-1 downto 0);
signal full, empty : std_ulogic;
signal rd_data : std_ulogic_vector(data_width_g-1 downto 0);
begin -- architecture Rtl
-- memory
wr_mem : process (clk_i) is
begin
if rising_edge(clk_i) then
if wr_i = '1' then
memory(to_integer(wr_ptr)) <= wr_data_i;
end if;
end if;
end process wr_mem;
rd_mem : process (clk_i) is
begin
if rising_edge(clk_i) then
rd_data <= memory(to_integer(rd_ptr));
end if;
end process rd_mem;
-- pointer logic
ptr_logic : process (clk_i, rst_i) is
variable used_space : unsigned(adr_width_g-1 downto 0) := to_unsigned(0, adr_width_g);
begin -- process ptr_logic
if rst_i = '0' then -- asynchronous reset (active low)
rd_ptr <= (others => '0');
wr_ptr <= (others => '0');
space <= to_unsigned(0, adr_width_g);
full <= '0';
empty <= '0';
elsif rising_edge(clk_i) then -- rising clock edge
if wr_i = '1' and full = '0' then
if wr_ptr = depth_g-1 then
wr_ptr <= (others => '0');
else
wr_ptr <= wr_ptr + 1;
end if;
end if;
if rd_i = '1' and empty = '0' then
if rd_ptr = depth_g-1 then
rd_ptr <= (others => '0');
else
rd_ptr <= rd_ptr + 1;
end if;
end if;
if empty = '1' then
space <= (others => '0');
elsif empty = '0' then
space <= to_unsigned(0, space'length) + (wr_ptr - rd_ptr);
end if;
if wr_ptr = rd_ptr then
empty <= '1';
else
empty <= '0';
end if;
if wr_ptr = (rd_ptr - 1) then
full <= '1';
else
full <= '0';
end if;
if clear_i = '1' then
wr_ptr <= (others => '0');
rd_ptr <= (others => '0');
empty <= '1';
full <= '0';
end if;
end if;
end process ptr_logic;
-- output used space
space_o <= space;
empty_o <= empty;
full_o <= full;
-- if fifo is empty - read silence
rd_data_o <= rd_data when empty = '0'
else (others => '0') when empty = '1'
else (others => 'X');
end architecture Rtl;
|
-------------------------------------------------------------------------------
-- axi_datamover_cmd_status.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_cmd_status.vhd
--
-- Description:
-- This file implements the DataMover Command and Status interfaces.
--
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1_10;
Use axi_datamover_v5_1_10.axi_datamover_fifo;
-------------------------------------------------------------------------------
entity axi_datamover_cmd_status is
generic (
C_ADDR_WIDTH : Integer range 32 to 64 := 32;
-- Indictes the width of the DataMover Address bus
C_INCLUDE_STSFIFO : Integer range 0 to 1 := 1;
-- Indicates if a Stus FIFO is to be included or omitted
-- 0 = Omit
-- 1 = Include
C_STSCMD_FIFO_DEPTH : Integer range 1 to 16 := 4;
-- Sets the depth of the Command and Status FIFOs
C_STSCMD_IS_ASYNC : Integer range 0 to 1 := 0;
-- Indicates if the Command and Status Stream Channels are clocked with
-- a different clock than the Main dataMover Clock
-- 0 = Same Clock
-- 1 = Different clocks
C_CMD_WIDTH : Integer := 68;
-- Sets the width of the input command
C_STS_WIDTH : Integer := 8;
-- Sets the width of the output status
C_ENABLE_CACHE_USER : Integer range 0 to 1 := 0;
C_FAMILY : string := "virtex7"
-- Sets the target FPGA family
);
port (
-- Clock inputs ----------------------------------------------------
primary_aclk : in std_logic; --
-- Primary synchronization clock for the Master side --
-- interface and internal logic. It is also used --
-- for the User interface synchronization when --
-- C_STSCMD_IS_ASYNC = 0. --
--
secondary_awclk : in std_logic; --
-- Clock used for the Command and Status User Interface --
-- when the User Command and Status interface is Async --
-- to the MMap interface. Async mode is set by the assigned --
-- value to C_STSCMD_IS_ASYNC = 1. --
--------------------------------------------------------------------
-- Reset inputs ----------------------------------------------------
user_reset : in std_logic; --
-- Reset used for the User Stream interface logic --
--
internal_reset : in std_logic; --
-- Reset used for the internal master interface logic --
--------------------------------------------------------------------
-- User Command Stream Ports (AXI Stream) -------------------------------
cmd_wvalid : in std_logic; --
cmd_wready : out std_logic; --
cmd_wdata : in std_logic_vector(C_CMD_WIDTH-1 downto 0); --
cache_data : in std_logic_vector(7 downto 0); --
-------------------------------------------------------------------------
-- User Status Stream Ports (AXI Stream) ------------------------------------
sts_wvalid : out std_logic; --
sts_wready : in std_logic; --
sts_wdata : out std_logic_vector(C_STS_WIDTH-1 downto 0); --
sts_wstrb : out std_logic_vector((C_STS_WIDTH/8)-1 downto 0); --
sts_wlast : out std_logic; --
-----------------------------------------------------------------------------
-- Internal Command Out Interface -----------------------------------------------
cmd2mstr_command : Out std_logic_vector(C_CMD_WIDTH-1 downto 0); --
-- The next command value available from the Command FIFO/Register --
cache2mstr_command : Out std_logic_vector(7 downto 0); --
-- The cache value available from the FIFO/Register --
--
mst2cmd_cmd_valid : Out std_logic; --
-- Handshake bit indicating the Command FIFO/Register has at least 1 valid --
-- command entry --
--
cmd2mstr_cmd_ready : in std_logic; --
-- Handshake bit indicating the Command Calculator is ready to accept --
-- another command --
---------------------------------------------------------------------------------
-- Internal Status In Interface -----------------------------------------------------
mstr2stat_status : in std_logic_vector(C_STS_WIDTH-1 downto 0); --
-- The input for writing the status value to the Status FIFO/Register --
--
stat2mstr_status_ready : Out std_logic; --
-- Handshake bit indicating that the Status FIFO/Register is ready for transfer --
--
mst2stst_status_valid : In std_logic --
-- Handshake bit for writing the Status value into the Status FIFO/Register --
--------------------------------------------------------------------------------------
);
end entity axi_datamover_cmd_status;
architecture implementation of axi_datamover_cmd_status is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Function
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_fifo_prim_type
--
-- Function Description:
-- Returns the fifo primitiver type to use for the given input
-- conditions.
--
-- 0 = Not used or allowed here
-- 1 = BRAM Primitives (Block Memory)
-- 2 = Distributed memory
--
-------------------------------------------------------------------
function get_fifo_prim_type (is_async : integer;
depth : integer) return integer is
Variable var_temp_prim_type : Integer := 1;
begin
if (is_async = 1) then -- Async FIFOs always use Blk Mem (BRAM)
var_temp_prim_type := 1;
elsif (depth <= 64) then -- (use srls or distrubuted)
var_temp_prim_type := 2;
else -- depth is too big for SRLs so use Blk Memory (BRAM)
var_temp_prim_type := 1;
end if;
Return (var_temp_prim_type);
end function get_fifo_prim_type;
-- Constants
Constant REGISTER_TYPE : integer := 0;
Constant BRAM_TYPE : integer := 1;
--Constant SRL_TYPE : integer := 2;
--Constant FIFO_PRIM_TYPE : integer := SRL_TYPE;
Constant FIFO_PRIM_TYPE : integer := get_fifo_prim_type(C_STSCMD_IS_ASYNC,
C_STSCMD_FIFO_DEPTH);
-- Signals
signal sig_cmd_fifo_wr_clk : std_logic := '0';
signal sig_cmd_fifo_wr_rst : std_logic := '0';
signal sig_cmd_fifo_rd_clk : std_logic := '0';
signal sig_cmd_fifo_rd_rst : std_logic := '0';
signal sig_sts_fifo_wr_clk : std_logic := '0';
signal sig_sts_fifo_wr_rst : std_logic := '0';
signal sig_sts_fifo_rd_clk : std_logic := '0';
signal sig_sts_fifo_rd_rst : std_logic := '0';
signal sig_reset_mstr : std_logic := '0';
signal sig_reset_user : std_logic := '0';
begin --(architecture implementation)
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_SYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- synchronous User interface case
--
------------------------------------------------------------
GEN_SYNC_RESET : if (C_STSCMD_IS_ASYNC = 0) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= internal_reset ;
sig_cmd_fifo_wr_clk <= primary_aclk ;
sig_cmd_fifo_wr_rst <= sig_reset_user;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr;
sig_sts_fifo_rd_clk <= primary_aclk ;
sig_sts_fifo_rd_rst <= sig_reset_user;
end generate GEN_SYNC_RESET;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_ASYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- Asynchronous User interface case
--
------------------------------------------------------------
GEN_ASYNC_RESET : if (C_STSCMD_IS_ASYNC = 1) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= user_reset ;
sig_cmd_fifo_wr_clk <= secondary_awclk;
sig_cmd_fifo_wr_rst <= sig_reset_user ;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr ;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr ;
sig_sts_fifo_rd_clk <= secondary_awclk;
sig_sts_fifo_rd_rst <= sig_reset_user ;
end generate GEN_ASYNC_RESET;
------------------------------------------------------------
-- Instance: I_CMD_FIFO
--
-- Description:
-- Instance for the Command FIFO
-- The User Interface is the Write Side
-- The Internal Interface is the Read side
--
------------------------------------------------------------
I_CMD_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_CMD_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => cmd_wready ,
fifo_wr_tdata => cmd_wdata ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cmd2mstr_command ,
fifo_rd_empty => open
);
CACHE_ENABLE : if C_ENABLE_CACHE_USER = 1 generate
begin
I_CACHE_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => 8 ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => open ,--cmd_wready ,
fifo_wr_tdata => cache_data ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => open ,--mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cache2mstr_command ,
fifo_rd_empty => open
);
end generate;
CACHE_DISABLE : if C_ENABLE_CACHE_USER = 0 generate
begin
cache2mstr_command <= (others => '0');
end generate CACHE_DISABLE;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_INCLUDE_STATUS_FIFO
--
-- If Generate Description:
-- Instantiates a Status FIFO
--
--
------------------------------------------------------------
GEN_INCLUDE_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 1) generate
begin
-- Set constant outputs for Status Interface
sts_wstrb <= (others => '1');
sts_wlast <= '1';
------------------------------------------------------------
-- Instance: I_STS_FIFO
--
-- Description:
-- Instance for the Status FIFO
-- The Internal Interface is the Write Side
-- The User Interface is the Read side
--
------------------------------------------------------------
I_STS_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_STS_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_sts_fifo_wr_rst ,
fifo_wr_clk => sig_sts_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => mst2stst_status_valid ,
fifo_wr_tready => stat2mstr_status_ready,
fifo_wr_tdata => mstr2stat_status ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_sts_fifo_rd_rst ,
fifo_async_rd_clk => sig_sts_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => sts_wvalid ,
fifo_rd_tready => sts_wready ,
fifo_rd_tdata => sts_wdata ,
fifo_rd_empty => open
);
end generate GEN_INCLUDE_STATUS_FIFO;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_OMIT_STATUS_FIFO
--
-- If Generate Description:
-- Omits the Status FIFO
--
--
------------------------------------------------------------
GEN_OMIT_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 0) generate
begin
-- Status FIFO User interface housekeeping
sts_wvalid <= '0';
-- sts_wready -- ignored
sts_wdata <= (others => '0');
sts_wstrb <= (others => '0');
sts_wlast <= '0';
-- Status FIFO Internal interface housekeeping
stat2mstr_status_ready <= '1';
-- mstr2stat_status -- ignored
-- mst2stst_status_valid -- ignored
end generate GEN_OMIT_STATUS_FIFO;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_cmd_status.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_cmd_status.vhd
--
-- Description:
-- This file implements the DataMover Command and Status interfaces.
--
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1_10;
Use axi_datamover_v5_1_10.axi_datamover_fifo;
-------------------------------------------------------------------------------
entity axi_datamover_cmd_status is
generic (
C_ADDR_WIDTH : Integer range 32 to 64 := 32;
-- Indictes the width of the DataMover Address bus
C_INCLUDE_STSFIFO : Integer range 0 to 1 := 1;
-- Indicates if a Stus FIFO is to be included or omitted
-- 0 = Omit
-- 1 = Include
C_STSCMD_FIFO_DEPTH : Integer range 1 to 16 := 4;
-- Sets the depth of the Command and Status FIFOs
C_STSCMD_IS_ASYNC : Integer range 0 to 1 := 0;
-- Indicates if the Command and Status Stream Channels are clocked with
-- a different clock than the Main dataMover Clock
-- 0 = Same Clock
-- 1 = Different clocks
C_CMD_WIDTH : Integer := 68;
-- Sets the width of the input command
C_STS_WIDTH : Integer := 8;
-- Sets the width of the output status
C_ENABLE_CACHE_USER : Integer range 0 to 1 := 0;
C_FAMILY : string := "virtex7"
-- Sets the target FPGA family
);
port (
-- Clock inputs ----------------------------------------------------
primary_aclk : in std_logic; --
-- Primary synchronization clock for the Master side --
-- interface and internal logic. It is also used --
-- for the User interface synchronization when --
-- C_STSCMD_IS_ASYNC = 0. --
--
secondary_awclk : in std_logic; --
-- Clock used for the Command and Status User Interface --
-- when the User Command and Status interface is Async --
-- to the MMap interface. Async mode is set by the assigned --
-- value to C_STSCMD_IS_ASYNC = 1. --
--------------------------------------------------------------------
-- Reset inputs ----------------------------------------------------
user_reset : in std_logic; --
-- Reset used for the User Stream interface logic --
--
internal_reset : in std_logic; --
-- Reset used for the internal master interface logic --
--------------------------------------------------------------------
-- User Command Stream Ports (AXI Stream) -------------------------------
cmd_wvalid : in std_logic; --
cmd_wready : out std_logic; --
cmd_wdata : in std_logic_vector(C_CMD_WIDTH-1 downto 0); --
cache_data : in std_logic_vector(7 downto 0); --
-------------------------------------------------------------------------
-- User Status Stream Ports (AXI Stream) ------------------------------------
sts_wvalid : out std_logic; --
sts_wready : in std_logic; --
sts_wdata : out std_logic_vector(C_STS_WIDTH-1 downto 0); --
sts_wstrb : out std_logic_vector((C_STS_WIDTH/8)-1 downto 0); --
sts_wlast : out std_logic; --
-----------------------------------------------------------------------------
-- Internal Command Out Interface -----------------------------------------------
cmd2mstr_command : Out std_logic_vector(C_CMD_WIDTH-1 downto 0); --
-- The next command value available from the Command FIFO/Register --
cache2mstr_command : Out std_logic_vector(7 downto 0); --
-- The cache value available from the FIFO/Register --
--
mst2cmd_cmd_valid : Out std_logic; --
-- Handshake bit indicating the Command FIFO/Register has at least 1 valid --
-- command entry --
--
cmd2mstr_cmd_ready : in std_logic; --
-- Handshake bit indicating the Command Calculator is ready to accept --
-- another command --
---------------------------------------------------------------------------------
-- Internal Status In Interface -----------------------------------------------------
mstr2stat_status : in std_logic_vector(C_STS_WIDTH-1 downto 0); --
-- The input for writing the status value to the Status FIFO/Register --
--
stat2mstr_status_ready : Out std_logic; --
-- Handshake bit indicating that the Status FIFO/Register is ready for transfer --
--
mst2stst_status_valid : In std_logic --
-- Handshake bit for writing the Status value into the Status FIFO/Register --
--------------------------------------------------------------------------------------
);
end entity axi_datamover_cmd_status;
architecture implementation of axi_datamover_cmd_status is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Function
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_fifo_prim_type
--
-- Function Description:
-- Returns the fifo primitiver type to use for the given input
-- conditions.
--
-- 0 = Not used or allowed here
-- 1 = BRAM Primitives (Block Memory)
-- 2 = Distributed memory
--
-------------------------------------------------------------------
function get_fifo_prim_type (is_async : integer;
depth : integer) return integer is
Variable var_temp_prim_type : Integer := 1;
begin
if (is_async = 1) then -- Async FIFOs always use Blk Mem (BRAM)
var_temp_prim_type := 1;
elsif (depth <= 64) then -- (use srls or distrubuted)
var_temp_prim_type := 2;
else -- depth is too big for SRLs so use Blk Memory (BRAM)
var_temp_prim_type := 1;
end if;
Return (var_temp_prim_type);
end function get_fifo_prim_type;
-- Constants
Constant REGISTER_TYPE : integer := 0;
Constant BRAM_TYPE : integer := 1;
--Constant SRL_TYPE : integer := 2;
--Constant FIFO_PRIM_TYPE : integer := SRL_TYPE;
Constant FIFO_PRIM_TYPE : integer := get_fifo_prim_type(C_STSCMD_IS_ASYNC,
C_STSCMD_FIFO_DEPTH);
-- Signals
signal sig_cmd_fifo_wr_clk : std_logic := '0';
signal sig_cmd_fifo_wr_rst : std_logic := '0';
signal sig_cmd_fifo_rd_clk : std_logic := '0';
signal sig_cmd_fifo_rd_rst : std_logic := '0';
signal sig_sts_fifo_wr_clk : std_logic := '0';
signal sig_sts_fifo_wr_rst : std_logic := '0';
signal sig_sts_fifo_rd_clk : std_logic := '0';
signal sig_sts_fifo_rd_rst : std_logic := '0';
signal sig_reset_mstr : std_logic := '0';
signal sig_reset_user : std_logic := '0';
begin --(architecture implementation)
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_SYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- synchronous User interface case
--
------------------------------------------------------------
GEN_SYNC_RESET : if (C_STSCMD_IS_ASYNC = 0) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= internal_reset ;
sig_cmd_fifo_wr_clk <= primary_aclk ;
sig_cmd_fifo_wr_rst <= sig_reset_user;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr;
sig_sts_fifo_rd_clk <= primary_aclk ;
sig_sts_fifo_rd_rst <= sig_reset_user;
end generate GEN_SYNC_RESET;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_ASYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- Asynchronous User interface case
--
------------------------------------------------------------
GEN_ASYNC_RESET : if (C_STSCMD_IS_ASYNC = 1) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= user_reset ;
sig_cmd_fifo_wr_clk <= secondary_awclk;
sig_cmd_fifo_wr_rst <= sig_reset_user ;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr ;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr ;
sig_sts_fifo_rd_clk <= secondary_awclk;
sig_sts_fifo_rd_rst <= sig_reset_user ;
end generate GEN_ASYNC_RESET;
------------------------------------------------------------
-- Instance: I_CMD_FIFO
--
-- Description:
-- Instance for the Command FIFO
-- The User Interface is the Write Side
-- The Internal Interface is the Read side
--
------------------------------------------------------------
I_CMD_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_CMD_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => cmd_wready ,
fifo_wr_tdata => cmd_wdata ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cmd2mstr_command ,
fifo_rd_empty => open
);
CACHE_ENABLE : if C_ENABLE_CACHE_USER = 1 generate
begin
I_CACHE_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => 8 ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => open ,--cmd_wready ,
fifo_wr_tdata => cache_data ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => open ,--mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cache2mstr_command ,
fifo_rd_empty => open
);
end generate;
CACHE_DISABLE : if C_ENABLE_CACHE_USER = 0 generate
begin
cache2mstr_command <= (others => '0');
end generate CACHE_DISABLE;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_INCLUDE_STATUS_FIFO
--
-- If Generate Description:
-- Instantiates a Status FIFO
--
--
------------------------------------------------------------
GEN_INCLUDE_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 1) generate
begin
-- Set constant outputs for Status Interface
sts_wstrb <= (others => '1');
sts_wlast <= '1';
------------------------------------------------------------
-- Instance: I_STS_FIFO
--
-- Description:
-- Instance for the Status FIFO
-- The Internal Interface is the Write Side
-- The User Interface is the Read side
--
------------------------------------------------------------
I_STS_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_STS_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_sts_fifo_wr_rst ,
fifo_wr_clk => sig_sts_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => mst2stst_status_valid ,
fifo_wr_tready => stat2mstr_status_ready,
fifo_wr_tdata => mstr2stat_status ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_sts_fifo_rd_rst ,
fifo_async_rd_clk => sig_sts_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => sts_wvalid ,
fifo_rd_tready => sts_wready ,
fifo_rd_tdata => sts_wdata ,
fifo_rd_empty => open
);
end generate GEN_INCLUDE_STATUS_FIFO;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_OMIT_STATUS_FIFO
--
-- If Generate Description:
-- Omits the Status FIFO
--
--
------------------------------------------------------------
GEN_OMIT_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 0) generate
begin
-- Status FIFO User interface housekeeping
sts_wvalid <= '0';
-- sts_wready -- ignored
sts_wdata <= (others => '0');
sts_wstrb <= (others => '0');
sts_wlast <= '0';
-- Status FIFO Internal interface housekeeping
stat2mstr_status_ready <= '1';
-- mstr2stat_status -- ignored
-- mst2stst_status_valid -- ignored
end generate GEN_OMIT_STATUS_FIFO;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_cmd_status.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_cmd_status.vhd
--
-- Description:
-- This file implements the DataMover Command and Status interfaces.
--
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1_10;
Use axi_datamover_v5_1_10.axi_datamover_fifo;
-------------------------------------------------------------------------------
entity axi_datamover_cmd_status is
generic (
C_ADDR_WIDTH : Integer range 32 to 64 := 32;
-- Indictes the width of the DataMover Address bus
C_INCLUDE_STSFIFO : Integer range 0 to 1 := 1;
-- Indicates if a Stus FIFO is to be included or omitted
-- 0 = Omit
-- 1 = Include
C_STSCMD_FIFO_DEPTH : Integer range 1 to 16 := 4;
-- Sets the depth of the Command and Status FIFOs
C_STSCMD_IS_ASYNC : Integer range 0 to 1 := 0;
-- Indicates if the Command and Status Stream Channels are clocked with
-- a different clock than the Main dataMover Clock
-- 0 = Same Clock
-- 1 = Different clocks
C_CMD_WIDTH : Integer := 68;
-- Sets the width of the input command
C_STS_WIDTH : Integer := 8;
-- Sets the width of the output status
C_ENABLE_CACHE_USER : Integer range 0 to 1 := 0;
C_FAMILY : string := "virtex7"
-- Sets the target FPGA family
);
port (
-- Clock inputs ----------------------------------------------------
primary_aclk : in std_logic; --
-- Primary synchronization clock for the Master side --
-- interface and internal logic. It is also used --
-- for the User interface synchronization when --
-- C_STSCMD_IS_ASYNC = 0. --
--
secondary_awclk : in std_logic; --
-- Clock used for the Command and Status User Interface --
-- when the User Command and Status interface is Async --
-- to the MMap interface. Async mode is set by the assigned --
-- value to C_STSCMD_IS_ASYNC = 1. --
--------------------------------------------------------------------
-- Reset inputs ----------------------------------------------------
user_reset : in std_logic; --
-- Reset used for the User Stream interface logic --
--
internal_reset : in std_logic; --
-- Reset used for the internal master interface logic --
--------------------------------------------------------------------
-- User Command Stream Ports (AXI Stream) -------------------------------
cmd_wvalid : in std_logic; --
cmd_wready : out std_logic; --
cmd_wdata : in std_logic_vector(C_CMD_WIDTH-1 downto 0); --
cache_data : in std_logic_vector(7 downto 0); --
-------------------------------------------------------------------------
-- User Status Stream Ports (AXI Stream) ------------------------------------
sts_wvalid : out std_logic; --
sts_wready : in std_logic; --
sts_wdata : out std_logic_vector(C_STS_WIDTH-1 downto 0); --
sts_wstrb : out std_logic_vector((C_STS_WIDTH/8)-1 downto 0); --
sts_wlast : out std_logic; --
-----------------------------------------------------------------------------
-- Internal Command Out Interface -----------------------------------------------
cmd2mstr_command : Out std_logic_vector(C_CMD_WIDTH-1 downto 0); --
-- The next command value available from the Command FIFO/Register --
cache2mstr_command : Out std_logic_vector(7 downto 0); --
-- The cache value available from the FIFO/Register --
--
mst2cmd_cmd_valid : Out std_logic; --
-- Handshake bit indicating the Command FIFO/Register has at least 1 valid --
-- command entry --
--
cmd2mstr_cmd_ready : in std_logic; --
-- Handshake bit indicating the Command Calculator is ready to accept --
-- another command --
---------------------------------------------------------------------------------
-- Internal Status In Interface -----------------------------------------------------
mstr2stat_status : in std_logic_vector(C_STS_WIDTH-1 downto 0); --
-- The input for writing the status value to the Status FIFO/Register --
--
stat2mstr_status_ready : Out std_logic; --
-- Handshake bit indicating that the Status FIFO/Register is ready for transfer --
--
mst2stst_status_valid : In std_logic --
-- Handshake bit for writing the Status value into the Status FIFO/Register --
--------------------------------------------------------------------------------------
);
end entity axi_datamover_cmd_status;
architecture implementation of axi_datamover_cmd_status is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Function
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_fifo_prim_type
--
-- Function Description:
-- Returns the fifo primitiver type to use for the given input
-- conditions.
--
-- 0 = Not used or allowed here
-- 1 = BRAM Primitives (Block Memory)
-- 2 = Distributed memory
--
-------------------------------------------------------------------
function get_fifo_prim_type (is_async : integer;
depth : integer) return integer is
Variable var_temp_prim_type : Integer := 1;
begin
if (is_async = 1) then -- Async FIFOs always use Blk Mem (BRAM)
var_temp_prim_type := 1;
elsif (depth <= 64) then -- (use srls or distrubuted)
var_temp_prim_type := 2;
else -- depth is too big for SRLs so use Blk Memory (BRAM)
var_temp_prim_type := 1;
end if;
Return (var_temp_prim_type);
end function get_fifo_prim_type;
-- Constants
Constant REGISTER_TYPE : integer := 0;
Constant BRAM_TYPE : integer := 1;
--Constant SRL_TYPE : integer := 2;
--Constant FIFO_PRIM_TYPE : integer := SRL_TYPE;
Constant FIFO_PRIM_TYPE : integer := get_fifo_prim_type(C_STSCMD_IS_ASYNC,
C_STSCMD_FIFO_DEPTH);
-- Signals
signal sig_cmd_fifo_wr_clk : std_logic := '0';
signal sig_cmd_fifo_wr_rst : std_logic := '0';
signal sig_cmd_fifo_rd_clk : std_logic := '0';
signal sig_cmd_fifo_rd_rst : std_logic := '0';
signal sig_sts_fifo_wr_clk : std_logic := '0';
signal sig_sts_fifo_wr_rst : std_logic := '0';
signal sig_sts_fifo_rd_clk : std_logic := '0';
signal sig_sts_fifo_rd_rst : std_logic := '0';
signal sig_reset_mstr : std_logic := '0';
signal sig_reset_user : std_logic := '0';
begin --(architecture implementation)
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_SYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- synchronous User interface case
--
------------------------------------------------------------
GEN_SYNC_RESET : if (C_STSCMD_IS_ASYNC = 0) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= internal_reset ;
sig_cmd_fifo_wr_clk <= primary_aclk ;
sig_cmd_fifo_wr_rst <= sig_reset_user;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr;
sig_sts_fifo_rd_clk <= primary_aclk ;
sig_sts_fifo_rd_rst <= sig_reset_user;
end generate GEN_SYNC_RESET;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_ASYNC_RESET
--
-- If Generate Description:
-- This IfGen assigns the clock and reset signals for the
-- Asynchronous User interface case
--
------------------------------------------------------------
GEN_ASYNC_RESET : if (C_STSCMD_IS_ASYNC = 1) generate
begin
sig_reset_mstr <= internal_reset ;
sig_reset_user <= user_reset ;
sig_cmd_fifo_wr_clk <= secondary_awclk;
sig_cmd_fifo_wr_rst <= sig_reset_user ;
sig_cmd_fifo_rd_clk <= primary_aclk ;
sig_cmd_fifo_rd_rst <= sig_reset_mstr ;
sig_sts_fifo_wr_clk <= primary_aclk ;
sig_sts_fifo_wr_rst <= sig_reset_mstr ;
sig_sts_fifo_rd_clk <= secondary_awclk;
sig_sts_fifo_rd_rst <= sig_reset_user ;
end generate GEN_ASYNC_RESET;
------------------------------------------------------------
-- Instance: I_CMD_FIFO
--
-- Description:
-- Instance for the Command FIFO
-- The User Interface is the Write Side
-- The Internal Interface is the Read side
--
------------------------------------------------------------
I_CMD_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_CMD_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => cmd_wready ,
fifo_wr_tdata => cmd_wdata ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cmd2mstr_command ,
fifo_rd_empty => open
);
CACHE_ENABLE : if C_ENABLE_CACHE_USER = 1 generate
begin
I_CACHE_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => 8 ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_cmd_fifo_wr_rst ,
fifo_wr_clk => sig_cmd_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => cmd_wvalid ,
fifo_wr_tready => open ,--cmd_wready ,
fifo_wr_tdata => cache_data ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_cmd_fifo_rd_rst ,
fifo_async_rd_clk => sig_cmd_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => open ,--mst2cmd_cmd_valid ,
fifo_rd_tready => cmd2mstr_cmd_ready ,
fifo_rd_tdata => cache2mstr_command ,
fifo_rd_empty => open
);
end generate;
CACHE_DISABLE : if C_ENABLE_CACHE_USER = 0 generate
begin
cache2mstr_command <= (others => '0');
end generate CACHE_DISABLE;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_INCLUDE_STATUS_FIFO
--
-- If Generate Description:
-- Instantiates a Status FIFO
--
--
------------------------------------------------------------
GEN_INCLUDE_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 1) generate
begin
-- Set constant outputs for Status Interface
sts_wstrb <= (others => '1');
sts_wlast <= '1';
------------------------------------------------------------
-- Instance: I_STS_FIFO
--
-- Description:
-- Instance for the Status FIFO
-- The Internal Interface is the Write Side
-- The User Interface is the Read side
--
------------------------------------------------------------
I_STS_FIFO : entity axi_datamover_v5_1_10.axi_datamover_fifo
generic map (
C_DWIDTH => C_STS_WIDTH ,
C_DEPTH => C_STSCMD_FIFO_DEPTH ,
C_IS_ASYNC => C_STSCMD_IS_ASYNC ,
C_PRIM_TYPE => FIFO_PRIM_TYPE ,
C_FAMILY => C_FAMILY
)
port map (
-- Write Clock and reset
fifo_wr_reset => sig_sts_fifo_wr_rst ,
fifo_wr_clk => sig_sts_fifo_wr_clk ,
-- Write Side
fifo_wr_tvalid => mst2stst_status_valid ,
fifo_wr_tready => stat2mstr_status_ready,
fifo_wr_tdata => mstr2stat_status ,
fifo_wr_full => open ,
-- Read Clock and reset
fifo_async_rd_reset => sig_sts_fifo_rd_rst ,
fifo_async_rd_clk => sig_sts_fifo_rd_clk ,
-- Read Side
fifo_rd_tvalid => sts_wvalid ,
fifo_rd_tready => sts_wready ,
fifo_rd_tdata => sts_wdata ,
fifo_rd_empty => open
);
end generate GEN_INCLUDE_STATUS_FIFO;
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_OMIT_STATUS_FIFO
--
-- If Generate Description:
-- Omits the Status FIFO
--
--
------------------------------------------------------------
GEN_OMIT_STATUS_FIFO : if (C_INCLUDE_STSFIFO = 0) generate
begin
-- Status FIFO User interface housekeeping
sts_wvalid <= '0';
-- sts_wready -- ignored
sts_wdata <= (others => '0');
sts_wstrb <= (others => '0');
sts_wlast <= '0';
-- Status FIFO Internal interface housekeeping
stat2mstr_status_ready <= '1';
-- mstr2stat_status -- ignored
-- mst2stst_status_valid -- ignored
end generate GEN_OMIT_STATUS_FIFO;
end implementation;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
g8r/7sde1iyR0STftzcYOcdH/3R+q3JXUCZQpPRz/VObMWWqrxZsHW7lLAXgWiq4LPjiaWHF+vPi
AECUpOzjEg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WO7DgZGyzsVW5LpO/Eo3jPkPwTvvisAARwFpj2ThVqKHqWqYz+cfigwxmDVkJRua0WFfWGJfALzZ
wH9inJ1f2CNVtaotQX0lZ5c362qhx1ui46ZI+45doxR7KHnJYjtJt0bjBJRxWiG1ibF5Ibq1Vypq
pWOz4nlaE+qETERLz8k=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
l/QRLOPuCKHCQg9QTQMR7jaNBVIni483AUdnDJbuUz9G/TnesoE+ckhte/F0j4T0BnQXltD2Tnpx
iVDzBTduCY+rrKSf4BDtqZQWJixR7872ZqBGdzwwbc3lZRFia4ykuBaMAKWhpB3egOY8nll78wm0
IlvLFfiXsSWw6JaF5MsY2IumW7cs9XxYvVrO4NCsL96xF17E8iSUPKLB2HRiNN0435RV6oaVGuFP
6dDpS/axWCBwmIlrR1/AJYmARBBTb/HJMKmuWtKGLARg5e4GekIKL5niXM5CaBOaK1N2RkA9p8cv
1ZaBmtz4Yz5BlqinZppN0hM7m21yUJeY3vk0LA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
SIPc+Pr9P1+9JsBFlLDSyhr56wAGsokSTHVRjBnYtNQRv2Cm5GaMw9a4/GZLBPH4gUodqp7zeOyV
CWSlDOlDpo/32Shb9Z69I9aAKcLsfexMWcoMotgY/7e+Q0QLV7cYrd/z/ObLMAAUU5jChSdYnzlS
+7VMeKlMLT2qVS51Zgk=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Pasliv+gc6ueSrwDi8CYMLQuGH7X/hw+ACS+RP+c7r6sIaXZM3oFjtvI/1vDkQwJt1DRpzLcGPpf
nX1SRapBAYpWFD/ImY3wBJ8C2f4pksIHaMrjA1wpWFNCX9VFKYl/zBBBB3CLfQ/oAH+HyUHSfuky
Q11Q+PE56TbXHxVkPRT3n1MMU6Dz1GmFhKhauQh4dtuk68rUVbIj1iVkOAV/24pJz11QsRqZTsaY
omz9cQKbLN2TrFSoAkUJgbRAynTACbr8zvFgBQybG7Ha8oZ9TmwUMCoCzJ51TocJML5Wa3hez2Gv
PJVH7QQFGyJyKD2iA/1Cm51lM15588DZ6VeZ5w==
`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fitjjbF+Uadig+MOn0ROwIXMOGmAsKF+ai2aPPzK1LuoHEybEUjV3Ow+S4tCN3XQ0vXQwlJ9qrkh
XjAxKmcndINrHSnUQUnxaTr0eUO3vd2WqvZ7Ju0XJDR4+PjdZ4oM1DsnXl/hmdtnOjsCyplOs60m
9W9MbYlqrIN0NheOVo+Zaea/RQAZCCYgUcu9j2btQONsOmorBJXqpSvBA2MTjrhGQONrMBGpIptc
e9X97HPIpJ+DVROxngOntMcwYa41rY0znA1gjAtxPvzggRWl9qqUkQqmAlth9BjTr5K+UBTT1aTi
YdQaO4qgUwRsHEtK35jViPEl7DIlbfQ25Evt2A==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4032)
`protect data_block
R2ZHRSjgyJSrUQiGVZ7FIslOfPDsQ/klazgBjBu1Ed+V+hx9EcYww3h/a6tCkETdyZuKbWsah8Hx
EmSvfPEYGrfhQ0SWHnADRQ/VFuQpz4oeNmW0UuYJ9v3xOJOAtlqJW4vOhJHDfLNieZpx4Kat/UeA
2yJ7iptY1KiUrLOK7iaKtWEDvlTIU9OBRWcPBa00ZAz8vI+l3rEylMqkGUhoQLkj62ag0tYbogsg
KfqxKnHFvi12t2VnipeReBWi8Xo2TG4BXyAe3MW7HfnuUTqUZoAlNF14YaBrjwJgLKMyDbtJFY8H
kx8eTysGCnYgOqFul1HN/BgNKKq+OYXTTTBVHxZXxqlc0ti8qQN8R2TCR+GB8FD9UzXARIN/5Z4R
wcdCUbgSNwDsXw/+cDiRJnCOvTcBPHoNiIESt9dqfmHaFpjs6eX2Gm0HM/NJmhs+jr5tzJUBe5gG
PazH85m3m5VW8oNcNEYuCJcGImeLdjAy+fPmg75lN0j+CEW7pwcf9Kf2NI3Vc7ZVDgJIzGOribyv
hb/eMRPLn8v1WsDMXBqMY1QlgbBi00tSyc6u5bjRd2fd5ZVB023/BMqe3mEq+5R6DT2WK20QNx9c
rPfGnIwPEV5/u54A7d9XW/W0sqJHFwo4ARdz2ERBfSvnj2F5apMYkgPVR3rXTyv78SnVVEQXx57P
HJN9lga0liPgZAn4DVxigWT/HSNSgm5KiCK7YOx2lXRhjtZHiXYt2WHU84zoW6AF9H36svWDYR92
6YGHRyEdZJdY9gr7FRFCzlfn08kkzqo1fY/HfdGIx+rkacYVvdDVumQ1cMxohITcBrlU7+S4TMx0
Oa9zaC8qmvBoGk0i6r7xebXncVKccH0fV0KYffQ3wPt+5OpIGNiD630nUAlD0R296gy3cMmkUGcA
jxuiM5sU+K6kG0Fk0mpzc+tq0lg21DSOo42JEEhv8H51zPrqamaZk2HBw4UEmSSWkiOQizwGxG4n
T40VbW1QAoiX/Voni5RvZ2txhQz3CL/KuzonR7vkBRGFSOKlD2cSGxOR3JMtm6cyhaS8l4DY3khr
Y9N87zyMGLFIyRxZ49DI9OgeSsoFgwT8JI9SeqJfO51YU9uQFy1hddmlOoCmNxFWyvYuZB31bpfi
cb5Jidi6nfHP7RSCq2Da/Z+eksmLT2nRaKUc6xguqiClck4IwtLXf0a7L6fuIh98XFvFmlaz572v
VkBXrKtRo+fvf1a/FY0ml5eX1ArxytG3kKl3HP0Uz6H4KnosrGeE0gSopnV+37IJtLHWCJiAPSq4
iAG23nAQBLEZsZw8H2SrcxLpj/1KzZB3roKh8kzjTPuWjm6UwZS5h5uWh9y+4BPTN1+nSJO8a2c/
zU9kgwVbYBC7lYNK3BCuNaM6hYRoJocwCszgVGWkNu46FEb0WNT6FBunKyoahCvIzo1BcNjK1fgV
/elyLQihVNlMEPRi5fL60dIRbCPqo1lc/ZTyVtPv9ePRFtTHdsgyw67X5IX5oUl0/6OMnUQsRSn7
/R16zG3Ejki1Zs3s91AV/v2QTvP2K0xXHnOALfMydx6iA3igSW2RjJBv3AOEe00TsupGTPR0iXuO
vaMKuqKDj9fTKY4p/ZMEO/0GTDPavdiSpv99eWwuLfAlnTRbW1TN68c/qJhDvYiKKJyTpO1nub/n
J5d0TUtkp3v9PTt+IDT2N/xdmsh4Bjl+m6ervfODh7DHIz7TnRvRx8VABTdCrTRBbYBcuFVy/GBT
ELOxUL5goUvm+rSj0yRtcUtXxR20LkxTAPfKfeMPIaD4fNIoV3M3gl9SYK1/zL9RCpSn78li98MW
ps6O7UnMrxnigJE9mDTT8IQOG6J5t2hdFM3PEern/1xJmtuQiD2yqrclRPyiXdOURPIE0JtmN1U3
Sxh8yOFdqvShYHuRAjP2EsWCch3lBWOrtGSEbIAU3b92jEY031SEaXcx40hBLaQIjjxu99KrBuct
zYnzvZAQxKU5CZlCWDjPzjc/l9d8rBR+wadtlls1CyC2eB3yu04qSmZ79WTZ0f0jYnNxAS4knBO6
tU9Nljz+KA9x3tjVpfAoBFv3GrCnHRnr63CIwVWsC1z8UasT9oioFKC2MlJJLyAG3RZZaDYHhIY4
RHwvwLmaF3wMyXDeLqIxN4DRBoK+zlVLZAEs45uBjodpJdBbjd8hD+JZ6JVRtX4YToc+i330Jt0E
vwEOMtdoX0sq4FXokcldjimnRn6THEX3CzDrkPYyxX3Drq8pZlVb/kQOxMRgwF4sm/2cyeLCdWaO
+OR8krd1vCeY5iTXqHTyYFv+WxtrlCld9n25rX/lAVd94SaS+xw+G4JQeAfYLapyCwN9XKzFgJR4
MrbfzQskwKaf+u/APmc0atAux1cE4qY3UXSYZGnfokeVL0ztzK7afiJh0T7XZ8EOFFggbo/kGgq+
S55n2TuOE/FvPnc+4G6QQnImDvymTi1PaEfkyIUfEHO6d0rwswKFK2zeJ+v2BX9jAxnhZ6Q4ge1f
hAmIluoc0Qg2iVOPY/UOmRtW2GhUBIyzBLH6+PVWxXQOjVdVBqnNJtJBLNvqpLNyKfF2ji09lFEe
QepUOZoCh89q9Fsg6wYP6j/+Zaq8Wz1208H3Hv876CvrdIvLtQqKAFU+YxCZNwimsOsE+ekldn3M
lFAVBqfxBF8lSaGSWctz5ZrWpKvM9JBW5/NxjOXRqVGEivq0NU++AKrA0orkF9poWGnAguQFVQCG
C2dk6gsnqJJEu79oQ4T/QjKgFjt+OTR0mnZwazsucpdHAGpOOLe3ZC0BatlxZ0KJTG8KGjFtTdqq
Ar5HAIcXovGN4HnuFg6O+rySnTULI7m65NMyLd34h+2sPtgeJDp//hKx2UQT6xIa4uE04pDtlIZ2
SejojwbwPnWk669PzPOsnJNCK/7uNwy4YBS2jj9eoFp8n7U7RA+NJla0rzXDgImw28UMCh7YZNef
X4f5KbFup4TxDv5kclzk68U1W7EyXPCUxYxqusS7pZce6lOeCIW94T1NbVYwiTfKqSNAu8U9KnKy
nhNKYUri3ZYp9IhFwxUkysltTodflE9K4WqQMIFwV58UdZ6SFpa80RBGWvxBGAQHyFcEVaAQPDUP
AEqTIJ47yfM22U/dxF85hcgGVkXhxYFwVuTXgeNVgIOy4BC/adp/zYwb2VCGt7X3PyUBmh+SJ8Mi
j19qyic7I0NMM/HbpG+YBk+ChrtXnNwDXBq+rYvZZu3q6hlipnamWiLd3Z/oFjYUx/AUjpXdblsH
IcW2WWIpI053tgG4WoIaSZUIZSxODfMJT0lu2QMfQzRsZOapJQP+pjxz2My8q2qZiQ+2ghIdFbYT
OYM63jxN2mfREHgkOQp4Z/yXl5RjZSFVlL6GjfTjR3FnwE22ktq/MCjctLf0b6mjmc2LtmdWES2P
0YkPEFRk/Nbg95LMK3NIPky000BHHczpuhN7dg7tosIqkG/6POau/sPDAtZx33WJk3wP0T7kaxAt
Jx/6+6G49VGypiuPNrpm5eQdIvIN1cvYwLLmAmZFl43ENo9Mp50Vv4+wUr5W91ApYmeFlZ+Yriym
8bYOzL1uwdEZhXaaUX1T2J7vZLlIf0gh+MYDXZ54pNWoI5+1ljVIR4ERSG4FT4SA/Pj+8yHzmnAo
V1qvcTenyVZHhEhm3DiWSmXP6q4crNKpmz0ylwExiyf9h8N/RlJv+HV2aeKfZS9T+JD5swYD9tDD
C3YycHyyA8CrPvUk3xPj+A+cn56Yk4pAp9U/aMYZBOWYSuQjRAWp9FBMKD+BsCnLjqYuNV9AzLdr
H8f66V+sd91BF6pqZ/gk2A6rF3liP+ygFRpIaEBVgmkXKryQ8fU9CvaNGnSeKti2S7hsUq++XTS4
QVm/+kQvmpwhroXQRp8Vq2naVE0mAFIF/BXtbk7XCfqLRh4Ja4VmgipIdfsfjTsTU1ffyBDmFjM/
ZH70Bi+MeQnIuiR+8Vwu3LcgSOU4oaCiwdKCyNv/2rVMUWgO6E7Ana07t8XFEAz3Obs3PChsIio7
EPF4Ykhb0hLRZFJry7gEqzhkJNJnFAmGHqgdvF1VkJ7dmR/u2Rol0R8cnoV2v6/aKRRUbdFiEBlT
VB91lNqxlL8M4vApibFe921o31rUQ6KMSgUiEECfr3K1tepXKbEsojq5Wgzu4s9rXYjhWsRQjPMG
+Ci+1ebtDqH+YQVYMdUkPI3vvrs6oYvU/5kUmlsEbWWXGkF8+SZk5UX75wu6E5mZJ9ts+O1H+xZc
mev7CyLpmHN52e24vrH3G+kt1ihFF+KlHXR4P32WNV7iQSVZj8/ILeShB9R82Y4yFB2kKorbQbJ9
fOQ2JLcIKEf4qidWi3QygXI4uXKbDV+oRmPX7XxmEjd+R7gpaFx3E+MuSQ9no/uarqahpq4K7I+z
HKEPCGW8a8Po6dKn+x5rAxV9EqHEwtoejCKL/kGqTNMl2OHTRzh/tskbAq6XVh/S/IfHTCO9Tq4q
FMNtZng83NtUVazW1wVNHmtuvOMg5t1yqRJ6UlDPlMQzj+UvVQgpR29fMHBcOvzZj9rIcV5CT0ML
V4ymWbzCYQtekVs16x0bH5BHP8CQkaBC3G0PZKe2iGV2ja5VyoHlilg5/yCvWWiLE3KfrAA67Q4s
l6825Nm+v4+jWcjvSODSdMa/E65Jz00oHb/G1Rl9hqCIRywb4R5vB2VksYtewu+LXRDIreooEujr
ea+VVgyWZ5aDgUkEsn773th9pFFN59BizMldQh5tj4x436n37VdPFNUgmE6yVe71Orr2o4llLS5Q
MgLw0lHCGFUQrFVtkBo/wb+V0cwJaIg34b37CiqHIxiZu/BAZnJFuxboqir0zyVt+q/upnYN54+u
wF5kylnWx2GwXHGo2dtOl20cRmRxRZVZpR4nFyLg/MYQgcrCCWtFqmu2HNyOnEtmnRk5TPV740Id
H9+jJ+xRVSRKMokypx7Udm9Xq4YfDXLnlJDV2K5gsUoRVxN4QjqGHQYRnIUJcXfvRQPaNRUA4mj4
C4UsAPcaLDUQl4c2X7i+ZPA/0OFO+bg2ls0Kc8rpag8CmsS4xHMoWZPo74QozIibzINmDICCEVCE
DDOmWlNt/YJ2cdHeKG5eJJLYEsorsvjQiERT8SHYdYilrQOi7gqK4HH3JT/S63EtkJCYuepnvXTF
QZS5reSk8AgahVg6aT19V0qhLD2HbMO+gvUKGcZr864m0zf3yVKGiZz5B3q2q/PntUL6YhCeqkBL
wuP0zJYRi+8tiGzkylIFkXV8eI4TQlSghgr34TJr9Of+3Yl5q6Ux2v3wa4X6rZlofw9WungM2INO
es2Ab9k3sYSDvGa+rmXCoEPxiwFFdZBQVZ2QfSd57Gyv3VDhTxajGCy3
`protect end_protected
|
process(CLK,RST)
begin
if (RST = '0' ) then
curState <= Init;
elsif CLK'event and CLK = '1' then
if EN = '1' then
end if;
end if;
end process;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
SdDLHlXOqapoPjtjP8tao5LvUKQq5yiBDtWWGyauNOTotoeKI0ZJND2IQULO4GcyoWsMqzQQ7Qvq
B+vXySm0vg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
XV2/IyjeTpq0t21B81YY9roofC08p6YMAH2AEkJcMWH+mqMry4GuSJiiy9jSWrrDXQglo0cYiqNN
IrtCTpXVsIRMIS2CcjziuLr/ooLHFF/vF2U9eeFays59+MbTkAjwSj3F3sLHT5iiHA2G2T00mRRL
k1IPJlsfaxetb2aGR5A=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
h7vCfKiDUiTjK0ZrVtjSFeHORak3mbJ4UErgq9zgcUQ6+rNqOI/xKjnd+IWArJsO4wN4KAccwTq4
GRB/vaKO5xYuGmltsyQ6Ys2kTKQ2jwlKU0wbUX35t6cfQDiEHOqp+cOUsqySVKNvgMzDY3PiwNCY
pTyVif0qXC65TFmm1Z3++l/CmwpjRC/grNpuwPMUv7Kxe0Fn0e840Mf0vaT8Dcz941PZ5tptvgxb
aLhZqRO99lkDLvHB5XE/kMmCw7uZKw33G5vPDG4Ln74elWlm4I3PAwQ+zYOQm3cKSR1z7WQi4Ji8
DOFl6ZXLWeuE0rc9jyZcGj2H5Tr0/9feP9nhhA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
ej8XLIC9pBk2fvlMKwBsznpGzDyY05MYFiTEOyq0G8NI8KGtlMj2qxKmrXHrf/O3llw/EJzdApn7
jtzyr4JHMRomdXh80AEyioPlbm6oBylM2VFuR8f6wdSnsUQHFUPb29RMS8M6rDRfuNghD7TPQYBi
iawMDhACb+3w1FHP4AI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
g6imM41RcgUTTZRR5GQvPVR038wTwx5vmzwCEBCsRysBRW5QyGMCEhJredfBLJ/ji4d+w/CZ9rzM
euJ+MQE8vTVAxprS2nwBuVDqTHu0JtVbUByUHckVYkNu+lywNi5K5sl6TSiGlvqtYBt3ZVWl50vl
yI+s/ww10BWXeB5P6OyJLkUUyP+KOkUtlHRWO8GVCmXgOs9569KfX6A8ET5I55UkRPtb/3dHzpmd
O1hkeVd9GZlKXIxHip/YfGNxH56dkL66zjPP3/Ojzge3xgT6RiddOh2fIcXslpMP92o0GyecvNsF
UkB0bfMwvgWi9n1LYeIM54Y/lUd8c3PkCc9JvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12128)
`protect data_block
N0ZYnimbJPLEsjgRNrkCNU7CSgZUzQU4mRq1xZxmi/diEJH8BPQoMXVa+kA0Y7S9OFancqEBzmbO
DVJnZeVeYfXFb6DxsuHcZ+R4N9B886zh1POAb3LpuEVvSKrdtH+17flq7CCezJi7Q88C5cCulONq
UT82YOiirDthHyOo0IHssHQIYW/AOWO7n51LLsXFM1IpTEqXOtErd4BjaKiJL5FBDL4BXqSRohyz
anCxDggALs8sz+PhUru95yQ22DMsQ5PVsekEcvsSIpzUDxterOCRfA86d3Z00j+KGodqS+57bBcT
xG7175V1Wg4dVe03XBpl4p7UwtMC8YD+0TpEMICW97SXhVc+n7ky99IYu5TfXIQenhRIl27b8pid
2t3aRHWgMb+jvgs7geo2Do+7rhNGG/BYH+pAXPkmuAJvstOzOszw/gdbfJKh8YuAQ/ScD8J561QQ
r5O5vroBBOJGYFKPN+TY3CSwGFmAMsU0qigDAljL43MjIhCcGlnKSA42YnZbfFJ7lO+CPdTdkkc/
MqtlPVesD+FAlB/RBp8ZlNGQWFyNjdlVU9yTmff8KfwDHrY+LWIV9OLxlBBcnRDLu1TydwXwOy+u
hM0uBCDJY+OT98KpDB7qEzISiRjbuMsZjBoQhka8ihdeoBf9Ow9iiIv+SPU3K4arq6F3uFWIyRAz
dt4UqDbb/O80MDcrfUPkprZX5EOzSczaX/mWGLRh250qSg5MiNGvHpIjdwqH4waEZHzW1uYznkUu
E0JPvhYx1we7kAFUP5ywmn9+NI4vQibpPv70h6V5sX8oo6DjWtf8g02tYrqJtZlMjQSWdkk8o6r8
DgucZ4B/rVWaL1ajHugXRhktRY/UeHMf44yaZIdw6vx7YmaiceVMDKtv40xGxQNomgJ1+BZVSzob
UdYw83x4Ju0Kr9AkiWT45P/3BkNYEkAPlglggHqJAN6QYunE7wSFpGCmHfsLsZ+RccXmmTqIxoqF
xw6MJN44Tow/pCTNNQMnxlyy9/RRI9jm9old38ecwCW5/kWoRLOAJXE4Y72d3EzjKHPkDvHNjhlc
1d8OxFtGQZXTyDC94jv2tfxnb2xbh+8UDEsCtCoe2tHEmsCgXoHA1Cizh/vJspYsAbyr92XXQ39X
Uue1DVY+OguUdJEol080JBguzzphQRcbb/mBneDPCIwRKCEah5PNgdAVe8jJ8wOCcgHju3yTbW/f
pN0Tj1Ew16MMs70WtSRN242zwl0y7Dbe0HrqvrwyEDcXPyN9lJQw/RBu1Bwl5LaVSMgl9p/TylqF
sImlkeJ1B+xFiQ/wMJyzHm1fmYYB+A1eqMztfw0GZQU+l6pwIBvAxW0I8mSXylOePGW+5gKlDDck
3h4zrV2uAOhk1dqDQVEJSG4D4gCfsW3YyGT2+QTM1Cz8J6QKsXVynHWKqx0XoK+sayUD16i5LkxS
AaKslNNNI0Kb4iesdYpatXPoy9sl1OQz2t3BCwdriDFpQSYmBA+Sa/Xi57SSsOD5/aJhp5ShaWSM
8oOTQuqn3QKfCY9gtOM8dNReHoMasZvFRcSOYKlp2vVZo3bXAasK0K+TWzyP9D4NNOQ6aZDE9Tcw
bJ/ckUr4Twadba32CYGJojOTakyCgn2ffAU0qKBdzHZ4jFrtUFLLEngzV3m3Yx7XUSje1gIpnrRC
KjqY//KKpsxaN2sDeg8OTlFpMplM4q7j7DfhxGb+TiOVrvTNfWMsjPq6ZricfhVD3pPUzeddXSSW
vW1G7uhsmuKDJbuDVeBAeImknm76tNomedF+N4YzXQfJhGoB7LUqFEuk2uvEUCkuyvJg/CiUS7sg
qlYd3icHSZDQHGQMzoD2FSEgX6lDiO3Q9I4p0r+SYvQEyRcefPhufusucrzYFygL1w5S9NPGsBUc
tvMm97WOticYj/BvtFedxB3pmA4xcxCEilpLKsg771F/wFOhEBlNYCnHXnU7LmKtCrZoba0LAGWH
r/i8oj1y+9D1dbeH+JQdgM+qsoy6YDhLao6ujB0OJD5SfOnw+zEtN58ANIULe5+sGmfltPnYWFO5
thaMo3gfW9ewl8OGc2fojbg6i/FItf8ER5d8+c3qHcht3XHFyj6+Ku+MF13F1Awk+/eDiokWBYDz
TCqAEfN7vj9GBNFebcoiFnhCQhk0gyZvuSTBPcCgBPWDiqVgVxgRg1ZPli85ELhZG3tgUbBWdSr6
HuV7ULQ+aXZ6mHoYCfTGljhV13bh9SR5+IAdW+1isW5Wqn07nYXEerZDWOc25HESf6Yi0nB920ep
XEwnbKx6pDKSv6X1hN1meB35lRk8sEK0f5+TBOYEbhhyhpBBbCWlJOfw5PZt2st84IqmJeQSOi6z
tAqdxppXOe6AXulZ9bfEaHmnKJJCfBk3YQdXBbyDMOQcdKvO5BZUmsKUo9UKOT58xVxVEfH7b9Qz
DTMNaTGsOykIDfBcMrzwWj4/ZhPmVnNlDKHvLOLI3g1ZcTLbVfk3+B3AOfjhVp/Vd7hsjz7Pj0uK
ENWAL44SevLoTGvkQvwnSAArlDOHd2cw84LsKBOzCgX/wh2maSrhj5ZQU8hMtrMlYaTMWo+uGl2D
SWwin2G90d9gcubEr2KbewRbuV3enZG3mQTwysW9E0EBalh2dXjdsU2+pCA5YS6o5qYEqfqIQAHC
fV28uTvE2eXD1L0joptlCw4RisGKJBv5OrMywdRdHxUAoozHLdNdnCfSDMBvgABl04eFthASEuYF
Uv8sS5oLGn2FFnTp4NeiW8bWanTXA5qKDPDEp4n0T5bg3vxr6gKL1mGX4FhyGTkHK/ebvNO7PQm2
Ig28Aj6mABus4p04jgFC5STcUB3h7PyXLeNbaNQnpliqAgfwiOxxRDY+bPpYiiN6i6Sgn4pbw1eU
+U/3PUclZtrccZknfLkzyuZ83gETYiD6bTbCknXGfT9+0L3VcKpmZh31CmY3lkGuuplHBZjN3aie
tiqMjz+DuepRY3OYEpCnzQOhD+Ii1A2vL13tYCXj+iJfgCJoEBN28E5KfnQI2ePT/2opS5MmSypE
2fxg2gRvGb/OZL4gKEEi1ycK+rz2aRgqmiyGnZ0x1JTqcXb22GLE0V32Ri3uhGGSBmgVPR6qYmt9
ZUkAzzmrMq7bQgSL2Ckjuvf+QCd4GjOvemg0wGpyqOiQ4l6OB/Iqg5AUdpMS1xAjnXSnHIukjfBc
1r1eROLvQHpuPhpwvYpPOS+JEbY7AxJPlKnznjRL2g/W/8IQ6lMCfXS4qMkZEH64ZcXPnnINbkde
43x5AaaSdkn1xX4DQaFAFTIVnjBdPWR+wiI3Eb66IJEAMQVav/5ezzH5nYu6kMX3Fw+dVcIc7Iov
gltUYZGjYHxtZCfJkAGjO0WFEQmNTNzjDXHmG4KjE8Ih/R5sHJ4rvPYZmP/mNIDOYrMwEqUKEkSM
plHIqWNjFROI+gs8v1toK8Z1WfzpjckLTrGjWnvxyN7SOVv/6UJE/fHF33YYcvXOOkNmD5vm4A0t
l98iHlL9eTI2j2aD20Zuer8bxMJFggpfLzVGUCSRYeLU1j4VpIUAphiAUjACuqvUODNNbcs+E4NV
Hz+DZa3zC79ruACs4fHMK1kvSta1zbbQ0jsXqdqreC/DAP7WQmcNYwwkTNGk4X5I2TKB9lAlqlaa
SWw4DRMioedozlj+qvLUw5/LDUNm7Y+fHvjObhJpw/TlyF3b42DkEYIemu6g7vGtq6Al8X64T2sI
2HIgjHIz8WG8Epwd0FTKWGBBe53rVdegJI3EeKNjjerOWB4TJv9nSrBc9vZLRd+qH0VxlhoFjXY+
2aLCioH0r+YaW2i4mMSM4RHXqda+EMk+/aAeQtA8xzxR5y1oK7NyYqIyLRSHoWsLbCum2UYLjfCj
a93yeE++OGYnv1clFQkEMRmXjChKfx1NekcoWbwdWAbzwpHWYqvhjvVw/SFuLb2TXeATQIoU9N+Z
bQ3S0UMe6C7YPeAHWabCCNNY4T9bZHIya/tcUcLl28+wecpUdPgk1X1VLa0wNPlaR3l0/CwcaprZ
locU7fSD+0XU5ycZyJAjm6Pip4fWWIfsnxR59SDCRhCG9ve/X6v3/vtBeN4Rf66q7j+hoqjkxZ8y
6mJqRFDooJS7BVROuwoycmfPWQ6r16aCgiLn1MNDWsmXgSsV2o9IA9bPCWbZhZeQ8T6Xc9qOgpl9
Sq6CSxmbsUf+V1KkzgkEwXOIRbHfJoRXji8czVdBNrJBAkMEx73rcJqQH2YTfDCJxlfLuaJKxfoq
QCA4DNxWYTdPB75RzNZR+YAeIoUTA1zJjjs1wouTPB2rs+91NWFFzhG/2a9SCsLe5D/LfT5FL+Rn
zJ9wp+Jh+FVccfmoONDNurk2VUbdvIlYES0wNZ/wXPrXYeUAAeYvxInDDxIHupNQPURK67fItqqW
eXdHCGW9WGQgCTUu5lChHlSXWrnY4OXYvFKs/SSH1HXTBDqV6REIjfduRxIaHCWZ6Yi2SRB03Yoq
D3uf8MEc3OoVzF/+oyz5PuaQi2IMprPz6RIsiEDU57rJUYrJOu87pYpHM8zI2w8J4cW1CuvP/Jeo
k4YIpyOdkA0Z5qYN7EKy5oGLwmrQEpyMyUaKDPs0YiOGKA2+GBojshJFmurDxUw0udJ9lWs5F4B5
pRjOx0AjNmRMCUBGa6JvzsbWopWkTCTJA9cA/NjSxRqCGfS+GPp/w9yIfIgo7GSuzOpDh1Ffqzgm
0Av83mAR4vyP7C9UiW6kz0cNMr/5kLwaxi3xftJmML9tYTkp0f0gPt3jE3zsMPqVsVY5CMaBV/f/
0c4HVFsZRL9MvNc6YNpzMuOw9/RMtO+wm7XGEo+F8HRxqnmLGv0q5a3s3m0pZiY6r0W7gcZQSWNx
12EslY3QR73F9lSyl9zD3ZhnTb/e/5oF/hci6Xw2OyTnXq/+zBZ0py4qub9R5ZmYxFjCZ7Ih6owf
lBLZEeF9vtUY7Y+q2/jReK5BvIdmV78g/ED77/2eeeAWSBfGWRRTy5W53f4UU9bhzUH/V1PU6cu6
VztpLLanim3zAPNX+CDJJRNBn6ZotC8rqoIwwol+L7osg6xKDUhthGWwoPIM2ZK3UMpL1n60poNT
VA80lq7vqt/NMSX2nkXMiouB5LyIlt2gJe3NJOipsKFZIjcRCEMFDwA8TN+fDiRonLMKtwaO1YWa
Q4p46EmJ/UGoH+cykk4yukpVy3TvFhYcnffwEF0f0FQSpbAGz7jbxpZphX2ttWA16kgAeaPDk2VH
3oUB+h3c7WQB0dAj2QY29RcOXUBl+UTKhRROctpw3kXHHfmU6fqq7vteWyGjVLZhsRytM+uLBC0R
lw4sxPHFmbpsse9P0Kxr2bJRfEUx8FYSOdvn2k+tezv88IFFJz5e562DIOClb7TKpmpX1l0i0Oxv
Be+rGm7zzBrGgVvCGEAMgTkLpXjS/JeAKTPRw8ssbCTuWK0Fu3R97NHTPRk61vgJG69Ui59nIS3f
sQmVafr/pH48zIXAZ8mFMAlU9ZAzvF4rooI7PDJUOd/E6amMKHul696TISgyMkyJkqrvsVpA2xod
aIpgl6D7PFzxfdgi23LH6qkF6sprycoYH2xjyW9HSThPoRrh2nMeiUxDw65HXyojP1WX0LF+rOO1
fFsKuXXKYfprKouiOPNfJD1sSufpIz7gsoqos5dGo2g+b6TbGsQnBs1A25rfENx6QNKutB6OJVQ1
1ixpGXlj6e2CUqDFJQPQNjr/UWADPvA3y32KAXkty15konqhiRaBcTqERiRA7nlD4Ud5UKbgnuPQ
2WaM0FqzstTKaqBFAu+sPUbxEZbt+42Be6UTyQDwg9gMPZ5m7oz7l0/OpjGtqxCsZVHivtH4SR2k
v2uEA/j7wm3wK9sGThoahp9ih9i2G4U1p506bpCrIBj8Bzjp8JiXVuDUi61e+cTbP16BfE9w2N2v
isVhQgwWa5xEhF8xOr8g2sGD49tDa4RmV78H4KYNWwKO27XhK9DKJ53ceRuvfj2/pKfwcneEEm5Z
Xdv+IVvdZBBMTZXo41Wivk5QXXUb/0lCzXAiNrRavpQkLB2couNCFtdmRLN2A1mKwh/OBxBbI/u/
9yWZFFBx9gUvzbjGBRkjxA2J7JRzQv5fyueAO8WUpFayOt+igtEkwAwNsljW+2n8ZLxLUubPTHtN
T1uvngvR/AKxo07u9SpNjGBReRg3ynpU4fhkqKC6sc0RzYwHFd+miYYG5EvnOpjLOapzacXJs6uf
5Lrx5RLOpKvsYah/8ibTPw3DCCsF8V7nAdTngh21eLzyNH2Oxo+c+MXUZMePNV6QWqqh+uwWZuAh
gmKUSi60YeGS+wA6TDJQUm8G28AvAQEa7GmsSN3tYeXAV9FZ6sJdp31t/EoEf4FBKZFfcAC/lg/W
r8c/yoc5XdEuRnHSMHZs8spkTz82NYHjtFngl53xXQMQ9nGAYHDYRXzwagkPW3CV/2nS9Y6Tl2Wf
P+uiE0phYDs0/ahmrif0Dz72SOdbWhtDO7RPJhumFjLnKYx3y9qyTxlcachUtxtgF5+sTdSZJBry
o9f65cS8oyotHg2nhot5J46NZbXn1G4gZ2RlXsuCHWtdyZeEDPpCJigqIUK/1ljD9pFcML3XVuw3
Q2t8veTqfrNkVuuQzIv7tF69Fn7AVZ5157BiqIYn5jcpvHPg2e88TM3KnXNmPCz9A+m3S8KgGPtC
3Stu2JDBk5d73iz90X9DSyJVUVjlTy2K1huPtIyZJVEjltmsALUaOhCHMLUiI/6i0gtkYTItvYl9
DNEk/hrW9HMV4+J/Uw9Z9GDa67/XYhbJoZ6/3wcnVJYeBDbalbM9rwWVdqkIAvfj9xl3B60+a8Cd
cLbKPVrYuxjaifiQlXsEYZzoXrS4wDo5nerV/ZtUnXUTsISYdaT3vAOKBOsAP+9J5a0OFWFst31r
MvQEMNanz444SNvwYtAwMKg/7FmWeODgqicP2hn0z9bUjw5XxPY8TrDLYkqglgEEL7FSYhIWE8pt
5eVF9Jj1en9Y8V7BMZW5wKXPpTe6gBPzH9jbLpoFsTIH6JtwUEYR7pzOG1kXPA3SYdJIzSCNMUe6
pMhcPAYYGA6Bqjj8d/S3R0Wh373mYRxs8rGP9CKAb48nb+QU4dGCoMVZD4UoZC+HC4gwXELue32r
pVT0QjikprqO6gEQ2cYwQRvJn54uMOWE+pB5Qc3M7bYoNT0CWXemYjUmlt/EpKiyNxGPAgMH9ij4
+x1GQ9i/h0RPHQV5PyhsTpWQz+ZSV5r37FZ0I+a26n8Azmvuwx1KGffPUDb8qeo9TQxqaJHGdUsR
0rtCGes9lkL1a6/8wUli34nGnXYMuKrF/8NWEFrsK9RS1Tk+P1PHWfTyVGuxxrt/UJbPQvkexliZ
EPfgxELNBBkBi3/VcicHObHKEr7HTbv54RIErAk4x55G0xSIQcXV1LjDm1UUaciFsr8BW8JYIesY
3rRKY2y5vmYbNyak+ALOy/JI4TPoU4oD1LLC0bhaFudJh9vn/UlvGMERiDdir9fZDeAorO9/bZyr
MmslPSJ1NJ0KlAT+OOMuU5H+SklZQrn/325F5XJ+rhF6KKvuo2QVYrtYAbWf2Gstt1gTi4+mqrqp
BTECKEzBqDSeJn4Sq61jaW0uLF9bK7VXepd8AMskEayc5J3SXxeWpD+J0tlhGA+ydybugqIEKmoL
Y98wVBeu6DhttAW+rOIFdHGw92swnB78mPuXDQ+pfSt2Bv6JOIQh6GLwzFAG5QzdGo29268px2I2
/jidp5HG0wdzLuwUP/LCIINjNwkIXsLRf1Sm0sydsLm3M9r7ZczPHDO7+4hltTEGVf3a8o+IOL0a
SJQtSxdbfwO0FQU0YfXNHSLMKLIf0sLZc5TfSz2xVrM/cGGOyDtdcuhq8YXnpgFd85h7h4bjcAQX
uGvnzJI7VKPUi7URM9+KwC/HZoY8z/14wPTDuAf+yivtcYKXz7utt/Zc0Izxla4ETdm75cpzl1PU
WQEkyCwZ1gKxf724Ql8ifCUDpCV4GaxJjSXAHpmC1bHBzbQ5pOd4eEIOouEcf+zmR1KRrES3thTF
FlhogxE/WHMxAb8FBoiL7XUfR0ymziWL8DQNLwTOFwwbaapRk9JquEClKgGwS07Vu5MBGUR6upRf
r+SUNYr8rON2bT/CzUEKFIsDn10HFc9qHKPA6pdIHpnUfJQm2o3YGgaop3B+zLjBTMszggypI3KY
WFExNFpkCYz8PAW55fxVCf2AKA3nwsgS4o9AiLPbpRWmGpYE1Z2jnFxviD8X/SpuG6D+gPvwThQb
zKCvnoQDVaRW2BLVA+fzf9MirPTHW4WpmUvsEA9JkQazLKnF1tEiqkOJs1+UFkW1AdqnZSn3LBsS
ziQnp/VRkhdirpyeZzFF2Gf8qpi5yiK9LiutXs9aUpLUJYE2myJvqg2bd5KB9ooe1TMJBzmmMfHI
5heDYPeSzBpywjgr1lUxI6ypEOSqcEGZK6IuNPFBqnl7nt+o3xuf0fii16FeV9Ao0vpPcOYD24U2
5mwz2Kxik7u5OGBWPaCpOPFNYPkAnNHCG743mMHJukfgSMhukXNNT+JOHXCpgjWDAdzmKHlFWuCY
GS85uifW0qLcOT8jSbiO+1sxlaEVR/9vjtxJOHeda7uaLuYTPaX5NCUHPq9r4bezgaGPsVWlvYBS
kn1Cbo9d9Cv3W3OdhU8TVXAIfOYcxW0gwbrZpAmPorHNahYO9xwlvSHwuOFg8wXtaTLqZ2Jr9NCw
9qGLbuUgQt/lrtSn1inSM79grUG8ZHzo0HflY0dFwzZkUZOFk17PHLAl1QnZu8zQRTNaCfQtg8jo
Q6597QmCpRTO6TteEOEovV35LxbgfOK7BC3nS1mbKwMoE8JjByneSKhWfrBr0Mt/8ISmckyvor73
OyLI20Am5+6o8Fc6clSMN7/Eo3XPTDsnaeHdiRwJK2Tjuw9TMo3/pqGiwnm+9ljJC5dYbtkUEC2C
prDEu1cK/TDUj7XuIEAmQx7cZpc4LSxQ+0H6lxtvc7X3Gyyb3IeiyNBeevdw1m3Hg8jd+Z4FS6XQ
tTqFxPlVL79snTwYF//WmguFapWMxpOAl/hAVQ2ZBDeW28oqCcbqT/wg9sTh04jw3numbisnaduk
Ql9omfqONlbjwczkQ8EyZEp1dE5S2Mb7Mk8FwuNmE+9O72+9EiX3CsZTXyMjsx+pGQpxGCUs163E
zxSjpnEStxioU2gLxlGXYU7qpHP98u/sXUdzFmwv0aaSOyehuUUCGzaNBw92fdf28Tea2jmyzkQ6
qY3+SbzxaNnNfhDZ+GI8QzkFa1Gf+8NxH7VZkSyLrymHTZpBg9bkN+IbSclG18/MrIxhleXHrHM4
E1DTNnQQlwu0JjxGmnWs6OYudW6HCxqIFyoVsxPJLZpXWcZTnhoG9xvWJ58jT4BVt4UZLWFYVMPl
G2GZ+CBN+TBk7MfULkdvJu40fVllxc+Aj41ecB3X5/h3BL5z4Mf/wRww1dWnZ2zAqmTaxRjeLHOZ
WyIh1ud59/nw/ythksG1PXUcnIUBJuAb0yEODqp8VrWGI+ogq0j9QGp6/miu1OhTtXl777y0oCsh
CaFN2YjuhCp7L/bSCAjhBsm+NRbFgETNBw5l5NL5HHPm7HDceS1mBYVBDjCXsmBFlfLLeRnr5k2U
ex8r3uAP4/0oEecQc9eeRCbveOSVxzVudBgFnBh5DAHfAopiat5LjpmlYIBf3fdA0WmALHhc3Yu+
2k8oMJmXoKhPrB/1ttc29S2IZ5AR9m/l3SYwT9chZWHFfLtR3RBH6HpD80Bb9fPOj1wxKum+2fPn
aykDxNYoBQAYr7jtmS01aH8JWuDLbaVjyLNGTeit2XOkUI/Avsszmuszklp3O6Rt6WcgV/n69qc/
yWOZKIn9C4y0C5ZEoTbkOiZxmeOXzHS5FersuC59MM6o1gwbZCzfz7SB7E3QzuUTkSstUspqllmb
Sj/biOjReI8bWo3mXDO2oKYnU2WT2q3PyK1TTbNOSgm85XT46HKYPKSKZVURh0yIvqU7vQBb/1N3
svFBGHCWO58H1yGDrGFJH5lLyEVUMmM92naGeOM/loKIGY6EQtyy2rkU/enNjdyy7JDAqoiy4tx5
dcwYj+6bo4yR+jdGoT78jJy9QrNg3wfqVM4jkmt0M3Dp+fIjDUoUJj95lXmwvOgXUVy4CZJQswcc
utEzui7129L8Xt3VrueayS80FPNkobtRW1TY+XvTcocXoabSdbyvHZkYfQrgj1ZYITJkVep4sdaV
5Am1N7woNv90sI4oYYXUaGEii9zH7RjcW2Zc9DrkQ91y2neyvor4HGwe94qVIniUOeVfS1cvWnX9
ncItYQBoBvxC5b/e73Wa2QePZOVU8UeTgaBdSPQ5wKicODOh+xJftwZpMyBkMNW+RTOqH41dMjwJ
dxY1hXjm9jivIeOaiBKv7gLa0QQE8Lv2UaLir210nwky4o8BT+PBzLMhBJbPcAVRRhFNqON+8FwY
Y0GPoYPDJsTWXhv0rblcKle04kwed7mMRatiG6+wvtIkkTNuSePEMHBbZNoGv/DxjK6pUjaD3zjQ
m8EDSDIvUMXUZycX8oLGlqf5nxa4O5VoYpGERTEplW7h73Pcz1ciQtazwM2hQ2mVT5p+7HeFwZUI
IjoeG0O4Jhl7m2s3Yny8h0zRx7Aa0QFgjV7RgiuAb6sYIOSzYpfYKdVcomT4i1t/eSGW73LQtNQ9
tz47VOCfUVB+2V/zbS3qVNK5f04xvsH1lKJQoU197ZjKWT4CeVBStTblefCisQ5m/xsNwcpH5+qg
wedPEAsKAS2bAYNwPH7BoS7+VikoRrf/+IkS14IPQCbfK0eQSBzQ5XJFXj7mDyN1CyIAJn2YBqYJ
PcHCcHJO23puPPMQLfv6tpeBtYIgdlG5xsbWGd3fbUGJ7SDHO7tkNqEKQTdmiI2ZseIXSN9lqFuq
kaGeE8n1HvHvphR/A4YF6quzSjTvjYMlR/PEPL3l32xZ9FESpDHFIIAb9DogTaWmVjReySmmVXzL
lrCKcugM7PHcYMIpujTAH3aPK+600Q0OFK+x6IZRIBBLPLsu7YdJ+BozIDbBi2KuhZA0C1zk1Cmy
VMXKJ+uWd4DqLV8nW5gZmuSUpaBlmJml6JoLpZ1QPx1heZBt/H9dVINrfYAllGddYgTCSN4mdFJj
DN1h/v3XIpPPCoZQ4Dx34i4uFpeLkdMLtLOzpy2cBHHAUPPy1lLqhVb9mhtmVj9kJQdVRObxBy6p
SYMHmZ9n5mptd2FRA7aY8U4UlILND/Qv208DtRWGP1KM64rBwoFTYd9yS1ZevDY6wI1YYnJqWR1O
cWtrxLsMr/Br6VJoQBH83yMdSpcGwt7/BOssiBvfLjdOym6gQcUvPj0/0ozjghxFsQ9lwNbO1k1r
Aey8FVeXOzfeBNjt4RJ1xVpukjyTFG0tz1Pv/F0s7Pz3nR2UdUFPm609oMbsX3h29p65FTGBP23W
Z3PMWphR0I99BnWe1QpteBiZKoONtqSdLIzUGTjA4HHuqJkTdm451GpAnf89c7/zaohc1pajjBD/
fAvGvYXXjaCZndgKAZCJKwS7P+w+Qa66GrA0oHpVExxXYyEFjuwh0bCeUPg3aFY/1WtfSQta4CYN
VOdhRCMHyu6GQqgp54s11ZyK5OMn/muZ7mhYUbayO525fiIgPlK3aBW+XPy6PsYOcu2vAr0+CI7t
JdENDOwcEyn8JRoWCDwp/ytsaYZijY3mQ4/KAwGDMFHmP13USTORiDIRcaqB1TokQ2Ll4MBz14rm
heXv4emhSA294tlqh9rDSxBlzlg+WJFkN9iBEgsjeH+74S8m0P5NCT5CWgVyFkPtzwZHCLCMMrPq
qbsi9PU80Zb1xe+xHqPjnfNDR59C1TDtO6F09z0n6utn8zF0TprdndX2iqBJj+j2ktVWlbY0at4F
j4ZkNEIy8tSdtZ6Bd6puvMmBmgSaJk5ti5Se8r4xCgAPufUGE49imit40e8UP2aPeFV/nTvo0EoT
j4/kDlmMj/UyxwQZgSsyhE/kE93TxTqqWg2C0XRfYP83inVkhT0hSWUdVK67Gzv0YyvQwMib4S8+
BIFufrfesSOMyvtBXGx98lsuT9I4IawSBJFhcEQM2/3nn8MMJVG+fVSx1KNjTnkvRFLaFoYJNEN4
cegLqZYs3p2Sosf69zYqzNx6t5Ex2Wi0fSO2tBqV6HV1vAGDUjUlPzzR7aUDNadwLb1cQIjLZR74
ocX2lFOhR3qLympVLNLYqW0PTSekaIIX/TVNLLxc05tyfghOXNRERtTr3iNs42yYdWJmOBR2pY1l
YkRk3itFpCaQzbGFXjNWZd6xXxBVyc0KK/pg/UDIax961Fwbm/lKSEJIxXT4Y4lMIArbL/B83FZw
yxECcaItVI1Unj+RNnK8GFeGLaQQeODQuc14vShetR58cqYqjj1j0aB0l46RxkbGw+3QcSzP9DJH
lU1J8qPnLV8EOuQdjReqW05WFpqJxjU0RalvCpi70rKprHmEhTIUgqLA8UXNflyB7XzG5oZwDGl8
7GFKSKckkAU2NNP0YbV/To8RXOUZWQxQNNfUF7QDeXyimAubeHIf5XoU6P9n3MPH51cn9d+2vdkp
mDwDz+M+dFHRizHtlZmy2aU8tRJGCt7KGWq74eJejgyayfeTY+qyJnuxiTZuj1G/majShtYyDpW3
TBbEfRWtKa9PBe/c62FBQXX6ofg8SAyMPkn1Favj+imM4PrD7kdgQ0Z5N67GmASGuUaidMMYIQXl
b25sf4rma0G+bmDyAJclJCiV0DwB3FNT/wHQasBaww97VYEPLR3QMG8dg52Bb4udXCwCZmBKQHex
zi0GbSPb5u0qwf5O+G0X7NBQabYxrCg2X/HyfxLTlw6JuSbU3LtwghUMkIMW49ZAos8uyad7Mjoc
m+Q6Fzl6VdORzvOy3dDT1wx3DDbH6dc4Lrt3GpxizNFdz/jKl7HMwmeLqj8Z6oHCyBckd8YBiXVg
VDycu5QvaIhEibvH1yK2zbTgb1zRZA8efk+U1/p4yi6gxJ2iM+DTw+c/CT9Us9DDk5uUEpZmL8Tw
9NTq0+ojLrlO7bfG9Kf78Ir78umxmdKzkhIqQ5xfdq0mKBgx6pJ5WBq4gjlrFEXtExp/9+LePfi/
doEKMtGlaZMA6bUDSzZTLN46zLuIoACTxkisiKoXPygxm6B3HDf3vq5fzlqtSy2G3n57IVgNQvwI
1kJOo4bxIzpyTWn5cZGA8Aj+6EWywP5/C6fiDL+dboKAcUXrUQPNnHRKJgNxv4gfaI9Tw8Fy8hA4
+p3YWmsJKKnEl+nmPZmsoPMY6qSTl42/ZZNPamFqxWuWkcgl6dBqQxMIAdONFgTTGdjYqrb5Pc1X
lJpJhIxTKFtqT92vT2ZjXT0SjDlvNS/xfpkUHOsQc/XcVCaDYTac4LFUld54FA2mH/1EuaSnahgC
DIyrlWeVnFlVFMYVra8Ywjk+J7CPvFlY1q9Xp6wnQTe5pUns5t6M9NL7swKrRxSWgoXRMS+4n9M6
X5d6saAPSLQHATbXnlXVvkeQMIznU7736DGvkLSjuMMPKj+hLDXd9xD8CgyOPWkM761KE2l1MZ1P
p0SOs+iTV1vYd5/G7vH6Cr+5x1UiZvz9b1AjzgYLpxkAG/Pbokxyy+ZXPWLMC0H4eewFa5duy+rL
PJP/IrvFcXhYKvoS82b+G4r2bOBWcecyimx7RuF9Kmou4HzvHakaSKrTXDi0GCsY+DAn/PHxOO8e
+DzO4trOhgegBMHvDPHZ22HCLGcmkSLoDmLUNYc2ZoVvsVBCqNc80kRZG/Sc1o/DvtwRd6XT23N3
zYNVuZfmlR98HRmwjcxGvBTo7k2dauSpLcAebZUuGuCZk7NLcpjlk4+j81BznBjcA4XXJ0BX9mK6
M8lsCDSJBD2twP33TUGdlh8YtONkwcSJqz/uBAj47vnXgIkK326Pb3qRsJ/c6+6nrokYwmlN5H2+
YBP2O2jNClVsmT93lkiVoSbKdssjXfVkCeuvK2qWlLPJo3Pv1byXS1xkEzfS0XB53+rKrxOHSkYT
uYu9PvjXgk59DLrU1bvxzbN08fbzvzxydd1huZ+rEedoSSgOdQvkQIbUlccdjWlfokx+nfcPLcrH
lCzKlIgEbaU+h67TkD56naLzicfHvsR0CkC16Lc5zZUGpWc5y6Cuh4D4uEHtrDs/gr+9xI23A3NA
eDdxQ1dUyOKxTNXGg/Jrtelwm/TvBgF5qx1eZjqbd75OvKno2/po9pmxXCFUd/NjvkjAYrXI8vmv
AaUWtrlVM7BucQGxdYnOTLkjDA+a2OdwdxdKKP0FBC7ZCMjhwT1tUhOzigS4gxdISjVcqPIJYM9v
tlLz7+rTvEQE94TRPj1wzgnCdjvKH79Npy/3HgFw1aHM+uchn0AQ+V8rkf30mOlHJY2oUzaOVLwl
gPU8eV5MChWnWHJgSLg7iClUojuQogIXE9c7b37RM5sCyn7DfEXWVUdeItN23fU0jsKWJ1vNqCUA
g/yp0RDwguiz2fPZveVvpbGZoRtFRUyMMaxEZP1WbMFMyr1HEPTEl1YKEpTrqkeOBdgXu+oAswzk
U+gVsAOXvTaW23YXAXb/Ve9l5mDS/UsWQcUyHFIQL5v5Iel25YnHA5WSwza31i2oqqEPiTzO/kb3
HfMHrTd588z7Rs/eMMWzNUL6wuiDnwuPOOK3otv3U/jVRVwBWJlEPI4KNknLJHXVmMa3ut2sXykU
gfBFdIgJ6DD0dC2ueyqnJvR94DVGcMbOLPgxTu8fRg3YEX9MPZ4izVFv3AGaQEyRuPwibNt9izqE
0fyk6voRee0+MnORWpH9K0RtWLhLRX8EV8M1uo1qLD5e+QK83ZXQ37gkILunBigrwK7VpaRTs0a0
4AVc+GqOhLm9Z0yrGY/uHA/ECBixCpQskkr7RijhZCsU5OSuV2hwvSe78V71+8fNjpZXNl5FfLti
z/QbnKj+lz2DzQrg1H3uMFQQeYHcC9y8OaYl2boIkJMlWM1sR3CB86pBBhGlJXBip/U0bn4faZz3
nN99x5lC7TGMs1CL5XMNvEmLL06VUJjujPV1JfyJLT+1R4/6XcSUYGBVLr3MKQYZcSRkh2nkSsF5
5f4wjzKcpEMupvEaQDk3adPEc4zXE8loW4pGzGdCjMAPaewnHE99Sa2gBNgROPZhviqO0L5fYPH2
kYuFnEqjdGrG7VfrtYrjUGt4UERv9szGGN+G0r07YFlB3NoZ/Rp8d19TWMrmgVzNNT+XUKpYGpuc
0kcCPellvj+puD5PKZ1Q9dsSNRkKlQrLnXwRxBFVAJ4xtje1QBuCwSs9VzmSCNu6rrziZHb6g9AL
Lk067wOfDsvozdTNXpPI/V2vSYteJKhpEFDHcQYp6BLE7zs+t5CQglz0i/JmaaWXu0cwhv74FeUa
Tny7RwN5zZOTEYYeXPaUtFIR/KX4u3as4LgUUfyM8X3iLIxpCOAK+9jWI7BIGPw0lyh+xfvFzyNy
4datx9E0Vqtw8PJ4Pjdx9IAbex2TYIP9iIvu3E6e093Tbhd3aIXmo64aGRRtvTTZ4JasH7WRsZ/y
CiOGUWj1QOA9w9/1hz17X+jKQlijzrYlA172q2VKDn7lxeIhrT0zpphHGGifvmKFxhVaQ+ldOf1P
s9PGoOwd5VkXV2DRkbozFYvnmubUsPUzGZeGn3aiVaEsZ9cVi+UjMGrRCcvHwvMdB/A+ZfJbtYFa
M6CKOaNHOkOWjSB2IsDYXfj6XwUFaVpvPyuexSdh6fVYXfVQYlGJ29WmcnKekmaekcbWUSWYDcwi
DYBEA/EEF2XjehANs3MeLv+6D78wQlKnric4H6MA9+iAqHhd6lGzQz5INRwMrkvtO3zxXKRSbo0b
RHD3jj50OO6PaUTO/cCM8TBzFiyaNLgxTx/XTyywfJLDsxQN4srNVi8ECJJc4zXuh+6OKQdbMRfs
n25/IxobH54LgO8k3K7oRF5fOXQJf4dBDR4Y6WHMhEuOuMihjqRcqS0puf+CUm4QqXaJTQwrgH+n
eSZi3uBanCzErUqmWmmI2/h5ZMFJnnZvQ/QV80XrJAg1LbiRN2WRd1JwNanxej9GoxBIkw9ZlDmh
p68RfdgMqcCkEvFvITupURB+aBf6bzL8luJv7Yl/52gS1iQdLtOCALqgvuQ=
`protect end_protected
|
--================================================================================================================================
-- Copyright 2020 Bitvis
-- Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 and in the provided LICENSE.TXT.
--
-- Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on
-- an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and limitations under the License.
--================================================================================================================================
-- Note : Any functionality not explicitly described in the documentation is subject to change at any time
----------------------------------------------------------------------------------------------------------------------------------
--========================================================================================================================
-- This VVC was generated with Bitvis VVC Generator
--========================================================================================================================
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library uvvm_util;
context uvvm_util.uvvm_util_context;
library uvvm_vvc_framework;
use uvvm_vvc_framework.ti_vvc_framework_support_pkg.all;
library bitvis_vip_scoreboard;
use bitvis_vip_scoreboard.generic_sb_support_pkg.all;
use work.wishbone_bfm_pkg.all;
use work.vvc_methods_pkg.all;
use work.vvc_cmd_pkg.all;
use work.td_target_support_pkg.all;
use work.td_vvc_entity_support_pkg.all;
use work.td_cmd_queue_pkg.all;
use work.td_result_queue_pkg.all;
--========================================================================================================================
entity wishbone_vvc is
generic (
GC_ADDR_WIDTH : integer := 8;
GC_DATA_WIDTH : integer := 32;
GC_INSTANCE_IDX : natural := 1; -- Instance index for this WISHBONE_VVCT instance
GC_WISHBONE_BFM_CONFIG : t_wishbone_bfm_config := C_WISHBONE_BFM_CONFIG_DEFAULT; -- Behavior specification for BFM
GC_CMD_QUEUE_COUNT_MAX : natural := 1000;
GC_CMD_QUEUE_COUNT_THRESHOLD : natural := 950;
GC_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY : t_alert_level := WARNING;
GC_RESULT_QUEUE_COUNT_MAX : natural := 1000;
GC_RESULT_QUEUE_COUNT_THRESHOLD : natural := 950;
GC_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY : t_alert_level := WARNING
);
port (
-- VVC control signals:
clk : in std_logic;
wishbone_vvc_master_if : inout t_wishbone_if := init_wishbone_if_signals(GC_ADDR_WIDTH, GC_DATA_WIDTH)
);
begin
-- Check the interface widths to assure that the interface was correctly set up
assert (wishbone_vvc_master_if.adr_o'length = GC_ADDR_WIDTH) report "wishbone_vvc_master_if.adr_o'length /= GC_ADDR_WIDTH" severity failure;
assert (wishbone_vvc_master_if.dat_o'length = GC_DATA_WIDTH) report "wishbone_vvc_master_if.dat_o'length /= GC_DATA_WIDTH" severity failure;
assert (wishbone_vvc_master_if.dat_i'length = GC_DATA_WIDTH) report "wishbone_vvc_master_if.dat_i'length /= GC_DATA_WIDTH" severity failure;
end entity wishbone_vvc;
--========================================================================================================================
--========================================================================================================================
architecture behave of wishbone_vvc is
constant C_SCOPE : string := C_VVC_NAME & "," & to_string(GC_INSTANCE_IDX);
constant C_VVC_LABELS : t_vvc_labels := assign_vvc_labels(C_SCOPE, C_VVC_NAME, GC_INSTANCE_IDX, NA);
signal executor_is_busy : boolean := false;
signal queue_is_increasing : boolean := false;
signal last_cmd_idx_executed : natural := 0;
signal terminate_current_cmd : t_flag_record;
-- Instantiation of the element dedicated Queue
shared variable command_queue : work.td_cmd_queue_pkg.t_generic_queue;
shared variable result_queue : work.td_result_queue_pkg.t_generic_queue;
alias vvc_config : t_vvc_config is shared_wishbone_vvc_config(GC_INSTANCE_IDX);
alias vvc_status : t_vvc_status is shared_wishbone_vvc_status(GC_INSTANCE_IDX);
alias transaction_info : t_transaction_info is shared_wishbone_transaction_info(GC_INSTANCE_IDX);
-- VVC Activity
signal entry_num_in_vvc_activity_register : integer;
--UVVM: temporary fix for HVVC, remove function below in v3.0
function get_msg_id_panel(
constant command : in t_vvc_cmd_record;
constant vvc_config : in t_vvc_config
) return t_msg_id_panel is
begin
-- If the parent_msg_id_panel is set then use it,
-- otherwise use the VVCs msg_id_panel from its config.
if command.msg(1 to 5) = "HVVC:" then
return vvc_config.parent_msg_id_panel;
else
return vvc_config.msg_id_panel;
end if;
end function;
begin
--========================================================================================================================
-- Constructor
-- - Set up the defaults and show constructor if enabled
--========================================================================================================================
work.td_vvc_entity_support_pkg.vvc_constructor(C_SCOPE, GC_INSTANCE_IDX, vvc_config, command_queue, result_queue, GC_WISHBONE_BFM_CONFIG,
GC_CMD_QUEUE_COUNT_MAX, GC_CMD_QUEUE_COUNT_THRESHOLD, GC_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY,
GC_RESULT_QUEUE_COUNT_MAX, GC_RESULT_QUEUE_COUNT_THRESHOLD, GC_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY);
--========================================================================================================================
--========================================================================================================================
-- Command interpreter
-- - Interpret, decode and acknowledge commands from the central sequencer
--========================================================================================================================
cmd_interpreter : process
variable v_cmd_has_been_acked : boolean; -- Indicates if acknowledge_cmd() has been called for the current shared_vvc_cmd
variable v_local_vvc_cmd : t_vvc_cmd_record := C_VVC_CMD_DEFAULT;
variable v_msg_id_panel : t_msg_id_panel;
variable v_temp_msg_id_panel : t_msg_id_panel; --UVVM: temporary fix for HVVC, remove in v3.0
begin
-- 0. Initialize the process prior to first command
work.td_vvc_entity_support_pkg.initialize_interpreter(terminate_current_cmd, global_awaiting_completion);
-- initialise shared_vvc_last_received_cmd_idx for channel and instance
shared_vvc_last_received_cmd_idx(NA, GC_INSTANCE_IDX) := 0;
-- Register VVC in vvc activity register
entry_num_in_vvc_activity_register <= shared_vvc_activity_register.priv_register_vvc(name => C_VVC_NAME,
instance => GC_INSTANCE_IDX);
-- Set initial value of v_msg_id_panel to msg_id_panel in config
v_msg_id_panel := vvc_config.msg_id_panel;
-- Then for every single command from the sequencer
loop -- basically as long as new commands are received
-- 1. wait until command targeted at this VVC. Must match VVC name, instance and channel (if applicable)
-- releases global semaphore
-------------------------------------------------------------------------
work.td_vvc_entity_support_pkg.await_cmd_from_sequencer(C_VVC_LABELS, vvc_config, THIS_VVCT, VVC_BROADCAST, global_vvc_busy, global_vvc_ack, v_local_vvc_cmd);
v_cmd_has_been_acked := false; -- Clear flag
-- Update shared_vvc_last_received_cmd_idx with received command index
shared_vvc_last_received_cmd_idx(NA, GC_INSTANCE_IDX) := v_local_vvc_cmd.cmd_idx;
-- Select between a provided msg_id_panel via the vvc_cmd_record from a VVC with a higher hierarchy or the
-- msg_id_panel in this VVC's config. This is to correctly handle the logging when using Hierarchical-VVCs.
v_msg_id_panel := get_msg_id_panel(v_local_vvc_cmd, vvc_config);
-- 2a. Put command on the queue if intended for the executor
-------------------------------------------------------------------------
if v_local_vvc_cmd.command_type = QUEUED then
work.td_vvc_entity_support_pkg.put_command_on_queue(v_local_vvc_cmd, command_queue, vvc_status, queue_is_increasing);
-- 2b. Otherwise command is intended for immediate response
-------------------------------------------------------------------------
elsif v_local_vvc_cmd.command_type = IMMEDIATE then
--UVVM: temporary fix for HVVC, remove two lines below in v3.0
if v_local_vvc_cmd.operation /= DISABLE_LOG_MSG and v_local_vvc_cmd.operation /= ENABLE_LOG_MSG then
v_temp_msg_id_panel := vvc_config.msg_id_panel;
vvc_config.msg_id_panel := v_msg_id_panel;
end if;
case v_local_vvc_cmd.operation is
when AWAIT_COMPLETION =>
work.td_vvc_entity_support_pkg.interpreter_await_completion(v_local_vvc_cmd, command_queue, vvc_config, executor_is_busy, C_VVC_LABELS, last_cmd_idx_executed);
when AWAIT_ANY_COMPLETION =>
if not v_local_vvc_cmd.gen_boolean then
-- Called with lastness = NOT_LAST: Acknowledge immediately to let the sequencer continue
work.td_target_support_pkg.acknowledge_cmd(global_vvc_ack,v_local_vvc_cmd.cmd_idx);
v_cmd_has_been_acked := true;
end if;
work.td_vvc_entity_support_pkg.interpreter_await_any_completion(v_local_vvc_cmd, command_queue, vvc_config, executor_is_busy, C_VVC_LABELS, last_cmd_idx_executed, global_awaiting_completion);
when DISABLE_LOG_MSG =>
uvvm_util.methods_pkg.disable_log_msg(v_local_vvc_cmd.msg_id, vvc_config.msg_id_panel, to_string(v_local_vvc_cmd.msg) & format_command_idx(v_local_vvc_cmd), C_SCOPE, v_local_vvc_cmd.quietness);
when ENABLE_LOG_MSG =>
uvvm_util.methods_pkg.enable_log_msg(v_local_vvc_cmd.msg_id, vvc_config.msg_id_panel, to_string(v_local_vvc_cmd.msg) & format_command_idx(v_local_vvc_cmd), C_SCOPE, v_local_vvc_cmd.quietness);
when FLUSH_COMMAND_QUEUE =>
work.td_vvc_entity_support_pkg.interpreter_flush_command_queue(v_local_vvc_cmd, command_queue, vvc_config, vvc_status, C_VVC_LABELS);
when TERMINATE_CURRENT_COMMAND =>
work.td_vvc_entity_support_pkg.interpreter_terminate_current_command(v_local_vvc_cmd, vvc_config, C_VVC_LABELS, terminate_current_cmd);
when FETCH_RESULT =>
work.td_vvc_entity_support_pkg.interpreter_fetch_result(result_queue, v_local_vvc_cmd, vvc_config, C_VVC_LABELS, last_cmd_idx_executed, shared_vvc_response);
when others =>
tb_error("Unsupported command received for IMMEDIATE execution: '" & to_string(v_local_vvc_cmd.operation) & "'", C_SCOPE);
end case;
--UVVM: temporary fix for HVVC, remove line below in v3.0
if v_local_vvc_cmd.operation /= DISABLE_LOG_MSG and v_local_vvc_cmd.operation /= ENABLE_LOG_MSG then
vvc_config.msg_id_panel := v_temp_msg_id_panel;
end if;
else
tb_error("command_type is not IMMEDIATE or QUEUED", C_SCOPE);
end if;
-- 3. Acknowledge command after runing or queuing the command
-------------------------------------------------------------------------
if not v_cmd_has_been_acked then
work.td_target_support_pkg.acknowledge_cmd(global_vvc_ack,v_local_vvc_cmd.cmd_idx);
end if;
end loop;
end process;
--========================================================================================================================
--========================================================================================================================
-- Command executor
-- - Fetch and execute the commands
--========================================================================================================================
cmd_executor : process
variable v_cmd : t_vvc_cmd_record;
variable v_read_data : std_logic_vector(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
variable v_timestamp_start_of_current_bfm_access : time := 0 ns;
variable v_timestamp_start_of_last_bfm_access : time := 0 ns;
variable v_timestamp_end_of_last_bfm_access : time := 0 ns;
variable v_command_is_bfm_access : boolean := false;
variable v_prev_command_was_bfm_access : boolean := false;
variable v_normalised_addr : unsigned(GC_ADDR_WIDTH-1 downto 0) := (others => '0');
variable v_normalised_data : std_logic_vector(GC_DATA_WIDTH-1 downto 0) := (others => '0');
variable v_msg_id_panel : t_msg_id_panel;
begin
-- 0. Initialize the process prior to first command
-------------------------------------------------------------------------
initialize_executor(terminate_current_cmd);
-- Set initial value of v_msg_id_panel to msg_id_panel in config
v_msg_id_panel := vvc_config.msg_id_panel;
-- Setup WISHBONE scoreboard
WISHBONE_VVC_SB.set_scope("WISHBONE_VVC_SB");
WISHBONE_VVC_SB.enable(GC_INSTANCE_IDX, "WISHBONE VVC SB Enabled");
WISHBONE_VVC_SB.config(GC_INSTANCE_IDX, C_SB_CONFIG_DEFAULT);
WISHBONE_VVC_SB.enable_log_msg(GC_INSTANCE_IDX, ID_DATA);
loop
-- update vvc activity
update_vvc_activity_register(global_trigger_vvc_activity_register, vvc_status, INACTIVE, entry_num_in_vvc_activity_register, last_cmd_idx_executed, command_queue.is_empty(VOID), C_SCOPE);
-- 1. Set defaults, fetch command and log
-------------------------------------------------------------------------
fetch_command_and_prepare_executor(v_cmd, command_queue, vvc_config, vvc_status, queue_is_increasing, executor_is_busy, C_VVC_LABELS);
-- update vvc activity
update_vvc_activity_register(global_trigger_vvc_activity_register, vvc_status, ACTIVE, entry_num_in_vvc_activity_register, last_cmd_idx_executed, command_queue.is_empty(VOID), C_SCOPE);
-- Select between a provided msg_id_panel via the vvc_cmd_record from a VVC with a higher hierarchy or the
-- msg_id_panel in this VVC's config. This is to correctly handle the logging when using Hierarchical-VVCs.
v_msg_id_panel := get_msg_id_panel(v_cmd, vvc_config);
-- Reset the transaction info for waveview
transaction_info := C_TRANSACTION_INFO_DEFAULT;
transaction_info.operation := v_cmd.operation;
transaction_info.msg := pad_string(to_string(v_cmd.msg), ' ', transaction_info.msg'length);
-- Check if command is a BFM access
v_prev_command_was_bfm_access := v_command_is_bfm_access; -- save for inter_bfm_delay
if v_cmd.operation = WRITE or v_cmd.operation = READ or v_cmd.operation = CHECK then
v_command_is_bfm_access := true;
else
v_command_is_bfm_access := false;
end if;
-- Insert delay if needed
insert_inter_bfm_delay_if_requested(vvc_config => vvc_config,
command_is_bfm_access => v_prev_command_was_bfm_access,
timestamp_start_of_last_bfm_access => v_timestamp_start_of_last_bfm_access,
timestamp_end_of_last_bfm_access => v_timestamp_end_of_last_bfm_access,
scope => C_SCOPE,
msg_id_panel => v_msg_id_panel);
if v_command_is_bfm_access then
v_timestamp_start_of_current_bfm_access := now;
end if;
-- 2. Execute the fetched command
-------------------------------------------------------------------------
case v_cmd.operation is -- Only operations in the dedicated record are relevant
-- VVC dedicated operations
--===================================
when WRITE =>
-- Normalise address and data
v_normalised_addr := normalize_and_check(v_cmd.addr, v_normalised_addr, ALLOW_WIDER_NARROWER, "v_cmd.addr", "v_normalised_addr", "wishbone_write() called with to wide address. " & v_cmd.msg);
v_normalised_data := normalize_and_check(v_cmd.data, v_normalised_data, ALLOW_WIDER_NARROWER, "v_cmd.data", "v_normalised_data", "wishbone_write() called with to wide data. " & v_cmd.msg);
transaction_info.data(GC_DATA_WIDTH - 1 downto 0) := v_normalised_data;
transaction_info.addr(GC_ADDR_WIDTH - 1 downto 0) := v_normalised_addr;
-- Call the corresponding procedure in the BFM package.
wishbone_write(addr_value => v_normalised_addr,
data_value => v_normalised_data,
msg => format_msg(v_cmd),
clk => clk,
wishbone_if => wishbone_vvc_master_if,
scope => C_SCOPE,
msg_id_panel => v_msg_id_panel,
config => vvc_config.bfm_config);
when READ =>
-- Normalise address and data
v_normalised_addr := normalize_and_check(v_cmd.addr, v_normalised_addr, ALLOW_WIDER_NARROWER, "v_cmd.addr", "v_normalised_addr", "wishbone_read() called with to wide address. " & v_cmd.msg);
transaction_info.addr(GC_ADDR_WIDTH - 1 downto 0) := v_normalised_addr;
-- Call the corresponding procedure in the BFM package.
wishbone_read(addr_value => v_normalised_addr,
data_value => v_read_data(GC_DATA_WIDTH - 1 downto 0),
msg => format_msg(v_cmd),
clk => clk,
wishbone_if => wishbone_vvc_master_if,
scope => C_SCOPE,
msg_id_panel => v_msg_id_panel,
config => vvc_config.bfm_config);
-- Request SB check result
if v_cmd.data_routing = TO_SB then
-- call SB check_received
WISHBONE_VVC_SB.check_received(GC_INSTANCE_IDX, pad_sb_slv(v_read_data(GC_DATA_WIDTH-1 downto 0)));
else
-- Store the result
work.td_vvc_entity_support_pkg.store_result( result_queue => result_queue,
cmd_idx => v_cmd.cmd_idx,
result => v_read_data);
end if;
when CHECK =>
-- Normalise address and data
v_normalised_addr := normalize_and_check(v_cmd.addr, v_normalised_addr, ALLOW_WIDER_NARROWER, "v_cmd.addr", "v_normalised_addr", "wishbone_check() called with to wide address. " & v_cmd.msg);
v_normalised_data := normalize_and_check(v_cmd.data, v_normalised_data, ALLOW_WIDER_NARROWER, "v_cmd.data", "v_normalised_data", "wishbone_check() called with to wide data. " & v_cmd.msg);
transaction_info.data(GC_DATA_WIDTH - 1 downto 0) := v_normalised_data;
transaction_info.addr(GC_ADDR_WIDTH - 1 downto 0) := v_normalised_addr;
-- Call the corresponding procedure in the BFM package.
wishbone_check(addr_value => v_normalised_addr,
data_exp => v_normalised_data,
msg => format_msg(v_cmd),
clk => clk,
wishbone_if => wishbone_vvc_master_if,
alert_level => v_cmd.alert_level,
scope => C_SCOPE,
msg_id_panel => v_msg_id_panel,
config => vvc_config.bfm_config);
-- UVVM common operations
--===================================
when INSERT_DELAY =>
log(ID_INSERTED_DELAY, "Running: " & to_string(v_cmd.proc_call) & " " & format_command_idx(v_cmd), C_SCOPE, v_msg_id_panel);
if v_cmd.gen_integer_array(0) = -1 then
-- Delay specified using time
wait until terminate_current_cmd.is_active = '1' for v_cmd.delay;
else
-- Delay specified using integer
check_value(vvc_config.bfm_config.clock_period > -1 ns, TB_ERROR, "Check that clock_period is configured when using insert_delay().",
C_SCOPE, ID_NEVER, v_msg_id_panel);
wait until terminate_current_cmd.is_active = '1' for v_cmd.gen_integer_array(0) * vvc_config.bfm_config.clock_period;
end if;
when others =>
tb_error("Unsupported local command received for execution: '" & to_string(v_cmd.operation) & "'", C_SCOPE);
end case;
if v_command_is_bfm_access then
v_timestamp_end_of_last_bfm_access := now;
v_timestamp_start_of_last_bfm_access := v_timestamp_start_of_current_bfm_access;
if ((vvc_config.inter_bfm_delay.delay_type = TIME_START2START) and
((now - v_timestamp_start_of_current_bfm_access) > vvc_config.inter_bfm_delay.delay_in_time)) then
alert(vvc_config.inter_bfm_delay.inter_bfm_delay_violation_severity, "BFM access exceeded specified start-to-start inter-bfm delay, " &
to_string(vvc_config.inter_bfm_delay.delay_in_time) & ".", C_SCOPE);
end if;
end if;
-- Reset terminate flag if any occurred
if (terminate_current_cmd.is_active = '1') then
log(ID_CMD_EXECUTOR, "Termination request received", C_SCOPE, v_msg_id_panel);
uvvm_vvc_framework.ti_vvc_framework_support_pkg.reset_flag(terminate_current_cmd);
end if;
last_cmd_idx_executed <= v_cmd.cmd_idx;
-- Reset the transaction info for waveview
transaction_info := C_TRANSACTION_INFO_DEFAULT;
end loop;
end process;
--========================================================================================================================
--========================================================================================================================
-- Command termination handler
-- - Handles the termination request record (sets and resets terminate flag on request)
--========================================================================================================================
cmd_terminator : uvvm_vvc_framework.ti_vvc_framework_support_pkg.flag_handler(terminate_current_cmd); -- flag: is_active, set, reset
--========================================================================================================================
end behave;
|
-- -*- vhdl -*-
-------------------------------------------------------------------------------
-- Copyright (c) 2012, The CARPE Project, All rights reserved. --
-- See the AUTHORS file for individual contributors. --
-- --
-- Copyright and related rights are licensed under the Solderpad --
-- Hardware License, Version 0.51 (the "License"); you may not use this --
-- file except in compliance with the License. You may obtain a copy of --
-- the License at http://solderpad.org/licenses/SHL-0.51. --
-- --
-- Unless required by applicable law or agreed to in writing, software, --
-- hardware and materials distributed under this License is distributed --
-- on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, --
-- either express or implied. See the License for the specific language --
-- governing permissions and limitations under the License. --
-------------------------------------------------------------------------------
package names_pkg is
pure function entity_path_name(name : string) return string;
end package;
package body names_pkg is
-- VCS sometimes leaves the trailing colon off 'path_name and 'instance_name
pure function entity_path_name(name : string) return string is
begin
if name(name'right) /= ':' then
return name & ":";
else
return name;
end if;
end function;
end package body;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2812.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity NAND is
end NAND;
ENTITY c13s09b00x00p99n01i02812ent IS
END c13s09b00x00p99n01i02812ent;
ARCHITECTURE c13s09b00x00p99n01i02812arch OF c13s09b00x00p99n01i02812ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02812 - Reserved word NAND can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02812arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2812.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity NAND is
end NAND;
ENTITY c13s09b00x00p99n01i02812ent IS
END c13s09b00x00p99n01i02812ent;
ARCHITECTURE c13s09b00x00p99n01i02812arch OF c13s09b00x00p99n01i02812ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02812 - Reserved word NAND can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02812arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2812.vhd,v 1.2 2001-10-26 16:30:22 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity NAND is
end NAND;
ENTITY c13s09b00x00p99n01i02812ent IS
END c13s09b00x00p99n01i02812ent;
ARCHITECTURE c13s09b00x00p99n01i02812arch OF c13s09b00x00p99n01i02812ent IS
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c13s09b00x00p99n01i02812 - Reserved word NAND can not be used as an entity name."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s09b00x00p99n01i02812arch;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CIUubfMZJXhT8q290L+Jk+gMZIbJmOW8n5wBEMlHdD9nfrj/3tMQrlPtsKBuo8PY7yBLkh0RO+N6
1O0ViyvngQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dWDkIUqoCr18uP2IOQ7eIIts71x4cuKPqRF4BY5zd2HyobL8xSB/eWjLCDw+OG35CsnQ+XYTB5hq
zzW4bLWxBpHoe6185diy0+bdlawVbLpX+aXOzSAv4Rs9M0yNORMXArOtEf7yQ7fZG10WtEgstNOl
uZq7U6Jwxufyd/AyAw0=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
iFf98W3FtvT2LKy0FiJm+Fm9AQ0Q0P7WL41zwwu+yqkV17os412waEov71Kq8TWysd/AFkv522ba
VaP+0CytBEZ8xgGzMZaZh2oV0iJrD9h2+5M0Ef2Cg11qJlcec9uSXyoawIuaH1cLMIapiankL9gV
XE66n/AXNsB3ITv/b4JjJCOD6KMh/sHwFq7XDMcKUg/PpKl3DluhpoTORDSbYDLobkbNVHFeU066
aENG6Meu6qThFVBHa4/bn02nt0daxpQVwT3tUFwibJezB/i8Rh84gJLT5rVGFJJN1GmsxprGLQmk
pGKUVlTuNnEBu83WGlwanP+9nE3Ia5oTOshZpg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
sZDq/NW5Lf43hZwk66H+W0vxDaUDR5KkMlewhBoLIlSkqqoP5ppBAyXbzB8Nnn3klz7HZiDvOFpN
X47He64rQJvtSGylr76SZBnQrR6aK0ZEjF4BdIxYiPMVD3x21xgfuga1I8fA4usEc+fLd2apeZ8U
2GHEYzEATL2PPimvlsE=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sE9rOnv2mwSHUOCIHQltVvAtLaYSHQlYOqVfTyRSckIHLgyJvAepgZtMd+M/gMEClW2swXJ3BOvH
CC3hwFk+S3uQFSyAe93lachQmMpJN8J51aMg06AAdWMCe2IcBQds7voMy9/pGGDQLFCfN0+zOxSW
ycKpfUjIOW772b9MNjLvMRsaUxQecAzn7s/APpxrislL+2+aYEDpv//AbQHdkmq1/WYBa51tpsSs
416EKdWL6CVKzSLtLwlYODDUH74qojWHXe2WIjGo99gQHml0j+VmvWDVj6w66QHkxbayTZgss9dn
2AVL5bgGwI6VP9Phcnn+14ptOFwRkZSAgdhfaA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 28272)
`protect data_block
zIiGbuqnnimBajPqIni5SH4F8Lzepm7pRBaiJZb3zk6l55baUQhJ0NkJ6lOPb4qxENvlpw4xn2Ol
X7KYgmJwahC4nrrRpjJkgl4qpItI1IFJtprZ4trNe+WM9VAmvXVmKXZQwEQ5gFbgeKMhI0oSfY8P
YBt8NHArCSST4RePK5vEpTEdn3zLhicb/Bs+Di0/eaEZSHrjLQ6jljGbUkcIE+l0fW+/aKb1h57v
RbIO26aWF3xiy+SVkE9EUjvSi10GpQ3nO/ES0TtsL0Y38MAl2id4mPx4wGQf+A8NHfrsjvwLgw6S
wb9dRyHfa3W4vZKKXdwswGDR9D06xgNqFoa59C6Xa6veOgE7FOAn41boXKoFOJZfsbU1APgxB3DV
0XxmLSBk8PoIF3C5+3DoLr801u8haWxtJrMaCIqDsWjpZow4zGvSfI6wJepu79EYk7Ze1eR0gRBj
B1CfzWaFWYd91UxPHPV3F73Jaz5m7m+hbGCtiKbOtDDOsqVGpj4ERC9JxIi65UizvfZ8eD0n/zrq
8iw6TtWOCJTudkCBXAszpOCTUMnCzEgKOslbaeTOZGDVXlgK0jBusS56nsJi7/p75920y8yCoL5S
MwTs1/X4m2uGcJyY23gmE28CxZOcvjgemiVT260GxsJKGTbAcP6Qt+9XPD1WAdkV6L8MJ1jwDWQk
qhY0VUw21+7+SNl/nPIBfeNWtwE8nga01W1QWbUZsa9CzPSSaXHaVdZbBoCDdcoPE5CaoHco6njC
VJJA8rkvgQSmb6zWEgpVO5nvGsGT6lmtKHEZXDB7rd3cmDwo8pVMcYpsM/BCi3gxFvfdQt13rOoE
6zwZ+hfa70RGt6PEVXfy7LWfGnR8iIZFwI1X73ApwLMY7TGYwtdD7SJoV8TZsYE9r5eJic91I8Lk
vZ0LFfc8aqgf36a22Zq5zsPc6WhoDklBKgrqdS1WDwspLr+TqQ95UFnU5PXnt+qlw7kdtC2NFEFh
nwE+bzkUyi/sFApPN+h7Ii9Bg8OubX+vEF0qSXgeMuovPDfLRjVWjxgt+rgPiX219d9fbZ+AJT9d
m+CLm6XHmV2Tu/pNgGqPvTOBtkdZkW84mF8LsFL71FLn9nVmkw/bkkTJt5cFAJcFgFOtrB9aYzUW
Fbdbbszp3ku1VhzztKyJ7iM3uBvclsBEqW3Vk37sIelLIz9jOA47gardYMCYMvSm7smx1iblhL0A
zw6jY+uYYD3SLEsAL29pKJ2e+iST7l62lMTjOzwrMP0+9DPsA+48NA9PknQR5fl1Z6WTHGN0SsXH
RXwyHUCOwE1dqqm0ogm/TGXd4qpJuirEoYt7PlM3YZiWyszMFnCzCNdzvkDBk2dxzRVjaU23WLeO
hz15gnMS8x/TT34uGcxxvFLLbvAxri7BmsdnXpyujkG6bpC+q8ffq0mAYbsluRilBviM1AMdIfJ8
bZ0u6nA9B02n1vs5+wzYXYne+jdIRJrKfnitEZu8/Ht4YPn+rcZ36HhQxk2bGd3R5lGNPt1cL9U4
4GEsJAkp2iMLMD03BPKumaqcG3cwlqJJg5u4mV8A8ul0lh3gzeWqqpSZLyu6vDXoF+9GvSUv7z7I
GtY4SlpiNHBDUvMcbi4hDXwojrpPrp82p6P5LvBJ0Ni9D1GHmTYm9YPSZcXjKlpH+MQ1P221QR/P
6cJsA4xNhgYGvHUVIyLFO7ND5DhXkPUhjdPYHXb0eMeIzgV/iBml3B2AvZZW3Jl5FQytWGHhMgsU
AFAG1Vu1ck+j8+sDMykHEGxBRVgQPLVX8/5Bc5Fd/duswbP+1ym2cTMwWNXVgbnu9Y3Za2+noNWp
fwR+vflEcFlmwQEF84m7e8rClmdICZeyovE1fjDbipd0RuIt+fai1eHqFtU0vsQ3TqwyIDD3y+38
oZyV0XBJ7ZkMwlaIizTNuXnAVExyoT+BdnlWMfqNxHZ7acw/P964/NgXdSdq/f6E5IV1Uw/htAEh
eHtlFrtR6jqX2oDcayz6DCfAp7tFjGxWqZ65vypuVhmxBDhl7chbS3d108Mipt6DPvZC22ZR+Z44
GfIkHjS39k/pni3RVKMdSkkNzU9IpagKtBo8NP58vYrIPnQbAaw4OKtEEzDF7//wvGRG2wOCG8Wp
cLbP8p2F+cZltKsVSEtawxtOeGk2a+s8xILB78DwrdN5jcWqmc5x8c1JGntcYegZ2dn3EzuIAdaD
9DfUp2sh752GiPTKQ6t/fyi3f+qyGaK5j15L5589XjV2hfUQzpEswifw7zpBmQBQilO9CuOOfftY
NZFWlvIoy0xRCk+OQTXlhdbDb9PgcikBSGxhzeKFDot5jknmMUl7NANW70en8f1CdU7TazXGU7x5
9V1gBl0ffTku1pmLPyNaGAoN4/IbMEteCzmRssZSamhL5zILo6+Eifx7ReCGOwUXFfx8Q3ThceQ4
Akr1qU5MV9Ahja4AHetCVpFA1PZ4yWsVJnyNOoWGcRL2519oabm91zUvChhiRonCE+VtSGDuGgC5
Zrfk09JOC8SXSBxxQL6wOInjphj0yPRgIu28vihOO37lRPZJntpv72m6RHDN5gWyb4AgD6CwDCPB
uaii2IrWlC1H6H2IqBZ+zUBD17TVR8cvtqkPrcUsifHpRi06KP6Ermn4/e/pF1Eimr7d0mY7hGx8
Q9lYzUBl4o3c3xY+BOR4JUQYQIdb2LDe+QbbRVPwOVZvQhzUFNV/tyKter9gh6P6LL2+7AsgqwuI
nnr8PiW0V6pMMEDeqSkuChcB2WUWNFZXGVNhRMV//TA2lMFPE8kQ7rcrjmEbt9D4rLrgNMA8Lu3+
SmF/QszlFpAHpa5jMIwt1qd6UT33yHxZ+LXWGPJ0fWF1BzOSXha/TCD9hm2qy3TkuzbXOJDj0XTf
qEyTPSVGLkKXYoIjIN1a++a3GIB8P5AUkoqGSOjecM/w24Sa0CZOK8fPigwDtH9AtH6+l+1bmmLB
YOwyTZSNFnbwneQMODoqGm7zW7ZT63+sAVYV4o8XQv4SI+t5dfRMtl5/Hop9OJxtY5D34tgguaYl
QsnpymtNXaqIVSX1Chq3kn98IgDsqIwXNXjvNNxHnwI2BuOnaLDSZ2Cr0WVpn9jz/LJe3QfPwFtt
jv0ZEzOexNb6Q+5xYIm/NVkz6NfRTgbIIZeTvYfwCHyF7invdJk3/pY8kXTIXhuoYLmIQUOuvySr
GIu7j98SZ5MCR8/xZZhbQAQxFvnxzij/2qsU/VpvEsGjRc7eScxd4mVlVcULnr0UKKunh5cGohTU
CTmJ17dMgTsXVgq2Fda/is2rgG6mkwWOnChk29h63HeyrxSK0x+PdFsDKJTRnO6IdPdiREKGcGSF
4GuATMCq1lTOT2frZL7suwxyQ8w8BSZjis9QkjqTd00ktzEoEgp6krG4YsLkrOZyXubMJijc1H/+
fPpjEA4R+ZsZZ+ffabq0Ja+NxCujs6VLeSk1iHzPH48SClJWZtf2gqCUEKmnPghlw8Yg44ZTYUfE
65HnR4xaLAJ598aSgaIkHoxBvnZK15VsuAG5EQ+a2uLjBthVtpEWQLVGNi0gBUu0mEzvqz58U/I/
Lwnbi9IWB1zd76CNqq0XRR0cBI95J8/lhZA4/V+hldVi6MqhVkrwGwLEZ0Qnv2ipwqr28FgbUHrk
Z063C8N/srNQ7lQgxLO5KnDL/n5KScGvoa1uHLWQ/6yFVawdsooHPANrzlbYFvF8bcqP62de0h2C
evrxWUi10+bsZFr6QEpz8wyJyt8dfiRxd4gUjnDr6fqI8igB/dZ+vCuPYndrc1eYMJoCWgc2f1Ae
wCDjha7NsqvHR+xfb+YTaXp9140VQd8t+aoG2HXoA0g/VmiXF39M8hesUwNBUlcGuiMxk1UHylqW
AI41Ogh5+eCPoAsKv3+fpLoo3noUpzPZB6Ark2wA46C3nK1y4PTTRqrEnitCbk0RlRalbt8MvfS3
pk/ybldBbATxotibv9THdZcRdh3+5zgqY2iEPXOXJsxfQAvgeJdLuRbzU+kGcAjAUMiVy4nxMFdP
Fp4BHpgEKC31lvNK+Z8WLPHu74StVQFI124u8jJkGLVGy8nIATdHFFcPet9gg1G/8womeIudfrLY
WFr1eyeAlrJ6BTa+Nb1mqpASxa5hyasMhd51gcDGMQbecxN53dUDl9mJKiN2XuA/WCW6O1MKf2l1
KkvDHPGfzUnqkG3mcEfdqtLtE1rRgS0+etGlU5rIEEieEXQBfHvOX+WsP52A2sRbPZ4xNcALgSDf
mJj9qMcstivy/8isJCZzpIWdykEV2dy9Wx6jXNZSAfPiX64K3NPwoU7lGzsPsWxPJj8cxxuZ43h4
y9nhDd3PBlzf4cpK06sSPMrS8lqz+u5U2tN9GVvgpsZe8e6pssMCLQcB4iQx3CE4oL3tElkYmEf+
rEW8KZjDXjx3+JH3z22U5SMrEFF+U/bSOJGO4vovnGCudsDW0fJKAxdFxbSZSjtDyv9aSvMQlzBn
kKDSDx9UcumOPAYsu2zt51wELLKvLbtNclMKEv/XLUjtYw2PLjHpB4q7p6hxYKLXLlZ9/dc/Rsu7
dXElrqm7i9r4mqKtFrW4dYOB0jMtZwz2sXMXJ6lKGfn2/jTkEVkTqa7OR+i5vUhYW99aIKl8XC+n
x2I2ciwvzWbWbVPiOEvPLMi8dHUqrFRroHus0C4CCAPGd2A87srpHK33fXMbyck/P041JgOhAX4e
4Lrb+Wtq3J8u5KNj9d25iVsya/9WmYJJ1+MvbL5i6W8/C4TFGE+4/Z1ii+CQO10Yt2IdzK3t80PS
ABLqZI8zQFrk4nXp/0YuxhLzrCfLqxf9C/I37RVcOGJYkPRWM3DjWDPNwQLD8raoTX3pAKRdJYYj
vE34DxfjA6F/VcdfwK8aBmhizqKLNbivzHv8UVQ+VpjXPfVIvMzMeiapeRV1V9152Be6z+KOG2h3
+Cfq4kfTzui6Q69VDouurutpnIz9NYzD7uIRezW77YdALQGfTlN2YuQ+yJpC+Sq+WPgh+GMLr0va
12aFehaUAb2/oEuMZWpRpcUIuy5KPg+NYZ0KwQ9F7sDfIW24Bk7mdxULpOdYFO0n0guOzt6Zy1Cs
WHRcyoZdQMhfOjfvUI13wxxKDss2yzbjgv/LJzBqCcPR+afHdC/fYw46AiGsJprEn+7Dz6MfFTQM
8MBC3CDz2/Ktuy0msuLRVpqLwHhVCIPzvSK1fPwOB62KzJFvHvqes/3GyO8U9S2bmqCBZ6ZLsjbB
DgyX9g/5rM4EwYQeT6iH4G0Ya4Y1n6BYdMLCMfu/LBxg9oMlttmNbHeL/k1Yvkytjl7OLZFdAGxR
mq/FOh48mppuuM36RKEWVH/QdMoF3XAWFX1t472MsT45grQt9YQnspMYhA17TBh+sH5axchckI0/
cWTEJp+iNHam8YjoaaA3TIbkl4XU0Gwn1mKiW9uWcC504eEbQwv0mhxAl+3p8q8We24pk6xS5bni
9rrnM6zOi523ykKNntx/9xr4SooGl71dP7X1/vndoJ8n710RN8JeHtF8/bI9sVR6j2nSUYnFiDZ5
abquNKMsGzJS75+xX302dBdMi+gE3qevc/5L0l52ld+U7C4UJwi7Yk1Srt/wqPfGWfcAwdVUTzPG
eq89w5xBd0ycsVE6A3GPTw3k1gpwnE18hDdQE/io8LYhjn4+sgUrehXjpeCUgNyo2Pk9Z9tYPffz
cpTvDLG98+KjRzlpf002Ljduk7wIFgT1ZpNwF5XymBkPvk40yVSvPytIsXZanzQrtX2epbDw/mvp
6iPbkJNNa2+lGU8trnXde7m17hOD4fz11PCDEoKbsvG85gDXiWf6QZa8Ctd+h09Hbw1F+5RaOpGZ
sJpOqHRaPpviv4DvRTxOZRDX56eCF4hRdjkrqnr179Kfiwiy4Ntx4xupeS/YGPSvWLlqO1xoRIlO
cqmpXKmlh7ZxGgbZniiicthG741ZYy1RDJ27M0f7XAWjOC5FkyXu+6vW3Yjzh42jiduzN1yo4xa9
KPAV8/n02j72l5yflYrV6Ika4ARW53ghYgvGSO3UDdGbd7jlr09A0GarqhW16iGHPOEns8zDmtyV
A9EokfkQcWIzYz2lf9Pz3lQPcto8hjVIqjAPivDG/gxedHbLMOhvWGKHDZb+vfIcDFRBpUoKda35
Mmkl5Nx9xOc7Eqx5WPq/HaQNPNjPda4pRRRjCLMDkz7rUGhzXTWymp1p1M5wRdkU74x7WVQwYx91
IzGB4/ED1xwaUK58Kj2U4M44m0sKnXngCAKPd947/6cHiDDgi/vZPx7ey7x4mF+5lQz2FBa7Yb1s
H++7EIQEGiKsjaVfOF1ZTOMqmgNeStzOAdjhGhJeD++LFKBbPZE36ZAnWp1cMjLbNrhku5a//BW6
C7IafwzWl6cDp3FfIYV1IrXgEEtoLiebD4fxl9q1RSvV4E3Yf9RLkxT6NLF6Gf/LIXMHrMki7s3f
+hEV3N34llxCL8Q+VmUYj3m4Mrp4tdEuDn95kM9N0hLbbb3bPKQOP1YvmvE5f0SBAhZiWj9zgAY5
ULAYaR+Vn1hKcqwsz9faTqr4DMsciWLNGuKRaj+oLQGrwQLs+DFmrFhCcTzQwoktA1fUgPITqZM1
wajV5ZUnPQC5ElHt8fqu17mLRYhCA4k2ojp71oThz7oAPMm/I8yGz2HdlAoCjWSFJERseMz6+1m9
7u87XKqxBkWvNHbUQCP1gMlAJAbMlO8TzUpE7vFohxUTnkQGO2c5OIlpzPAv9flAbpidKtiQc6Bf
V6qGttEf8dKrXJpfxfKlzGkfw02xPzTwzndnZ8hUJiMyjE3XwIWZGQdbEWNUckGzfIZJp/CrtN92
tJPReHOuCuJXSTIwaf6MK/SJq3PbXTW/+CqG9flhyOPIqetTNZ38CCPHONAAUNpQGk1vLaRJCMLQ
6xliBVfCP0NLS9mgPNHy/4TxgIsyFxMUWy0f6KvistMkdFin7yZ9YPuK6fgZOzhpxJJ0uV8Av0dr
7/z2e5PK+56mKPbjzrM5OHWE8Wq/j1uYtFHObqTh4yD+tU5QuZ8x5pPTciCj3Oho9hWTsiOxQtso
b4VQXg/vww/mdU2dV4SHrT1IOYmFv2K/N2D59s6Gar1kloj9pauqE2NxcVEH63z/HliaMLlgcKoD
FjHSVCeYTT81yfi+QDo6Zu9f7R4jYQsQYIWJ1YPGoTnsRg9qP4qCe7glULdauA8zu17KNboOl78F
O9hWpIK3+ZqdQmX9fluRzmOjO7p/Y/YQtLUFxgHGDfbW9HFMYD/Q02d7X5X4GXjKVVT1ipL7EPBn
+SjYcyX7IIe4nyca3DPHPPWc6KcYl+SS/F490EA852V6ehxUd8gCabBR2W1bv/yABaJePS6BYb6S
X/aeWl5pNbJf/ni3KCfqQG/rso0kwNddbxpon7LJ/MblY9eEvScOZiMzOn7CXIENTn1+lAAYhx7g
MvJpJmtI9cWs+Vn3hGAT+sHaNG4WjzAGwfLdqTx7r+Bd4sDs8KwqoAVIyQT4VRkkWWYRnUvdpbWm
FHPLTxHMpyxjrlFQHPo2hMEa4Z26HJUuzd3ajm+KMoZkHT8YFh5A+pDnwAk2kFZbFoHGKBY1yEOR
ZiKInITJYb4fkP4/bqhVdzjaZcU7cMCyNcKeNWM3HAwXd9bExBeS/st8Kz2rT/iCApXy8phKqYIV
Ujf9bmQqOTnDOV+e4IGCtH5NK20PaAfkMp+jyB/gHzrQf7MjqU7x7Jt1nd65wuH2G2mHW0Cymxj6
O0fW2qRMhmM1HTlK9R5MIjLnkeoPXFwrz+saLltEBLOy6nTcCeR48ea0+d1IB+2CiBS4oBbwqMEW
11qtfOzHABF/DlF3MuhYVF6xaLYCsghTEf1g61u0iia9mK9InQgB24f4GHjCG4fkpUkFoo3uyC0W
PYD+JIXuiXz60NvR7I8Fxxel85VKW9Bpk5sXZnoa0TZ59NTvLA6kCiKlvhVYf/SQNjNKrh5hFbfM
YzuSrkk6+Gry1ZNasLdDgSr9dluEcrv6JrYF1fKsse2P/tJMQhkE4MiNSAA5i+Iz8O1h0P6vNgpv
JPGXmYGYSzHpaJ4oiV4fqTsVbAuzuNhesjyGoAC8N2LSRZ5JBngODkm+MPEOeAqcHO3CpSlN3uYG
3NJgaCyxOfpLv6NsXy1SXdNRHzuPujkioZUneW59e6ww/OPky9ECUhbe65eqSX3ryvv0QyH4fFU2
J8ej/c3/e4cG90kKUK+ZL4wM0kgNowA+j/sqaKFkjHvioQI+OTS/96VnZJrMPeGXP7VQmnMYYXO8
/IraEHviqoWAxLomA2UmnlOmpUtLSRuZDxIvDoh1HqY4Ydg2QjpD7dniElPpihBa/QEg87+/2D42
DypfNrJH6vhcUfBZ9RCDuY5ax1Ev4jgpdZOZE95/Qjxa7Avwqybxqf5IZhOU0arIt21ELr3IUdz8
TGR4xxPtAm9XD3w4D7GDMBDIxn/qD20ZnmZmt4cFekYNlhqLBEXlsSTAdW1IBs8OrP5ysRqcu3nv
asb7nYeM9qLzKqcT1tYkMDr3+f3tjDugc5aHvxB1zgjEYCBkQqaMVd8MKqtuZ0dvk+LciZ6ey7rj
YUNAyEcP/gV3ZRd+Cw4jiSoOenxBkfsdCWlWqq6mwPz7zhrzx+68JCofqf09ANYerqC596oZR1OS
K+tWqUwf+J5SaKcp6JKcl1gWcLraZQAwn7sWUdnC/2pFm5gDRILgaxqysFEzYOm/B+u0Ud8mQBhb
oWpq0aY50rwd6LmyyreDqw0os96X1SYWJMKqbd2kAe+e0tRfWDTrxtQUQDk6KpbWHGExa6FheMm7
9kIi4FndM6lCM4zwWMPcFYH9Sn7WUTG/sVVGnnlO+65sAoXfIDUE+8dUiuvLPKnDKu6v22okBDEq
qrMWWGSVIMaJ9bJlski0qxjbbn4Bd1mQW5XK/MwaOa1COiOHhSfv7tWcD80h4eS/ESwnMLT0kudj
usENHycfrHchoUI7EygShG9S5ZANV70KoKWzA/St88QqZCp7M9F2PIWBEfsuE3pAuY/oEpys+bfk
cqXwwN7LDQ7zi9Apao8tMIwYAzCKYaqATnAOfcXGq4NVu7Pm5p45RUehDbPJ7yDflkYaI48XYS2K
K6H64okBNDq3dZT1XDQIO2whqEHIUAPTBtWBpI4NGIlTMQLtPlID6cxDvtlatSsvQnpinhhd+z3N
ZNuG4xnrdSxWiiZ88rFknq325KBZedix/W84EqNmQ3BZOLJqR0lj5DGMTgsVp1uDWkz6rYytWyhf
y6LuWdwYysDk0hM0J/s4hD+0p9dd/C35sWY7TsNL8qgqfnPU2s0We5R0dLQm5AmdDenhUGljubnU
k7pu5J0vBRILGfJSL0zc3/2kLQsWxaDzscbd+U2h0ZZAoO3F3/Wk4SMlkPuFhrN229I2v+qguTtX
ZhzDj+TtPVZyY60AM0PVaZC2srngv4I8s6Naa/gQtlC6s9VHZkgSu2mN7vVIIzcM+hyaLC48NEOm
UMswC4qqLrd0DhsH9gPSiSkbTQUiEtVMUHwxAMZMFR/+NaF4twkkaJpj3U0C2sPDxF8a/o9Vb1oi
WuTOIBB/uh6oGM8pOpHcrzk+qPY85mPPbz7ODyY+CQ0pFRYm2aUm1ysTrv1axoNRLcHrMYrhov3T
7Njm+rhB+wxFTCTADTCFCb4OuABWYBwjN45GIJyYAXCgu5Zl8W44AA0yXzOOvTtPCD3IW4+xeJQ3
E8iISe224LoOZUdHNVaCdKoTjUFSkK6NUJ055N5vlumXNtytNj8HxsKo3HkhmwY+dpW/AYbQ5grg
Zy4WgsvoZgVokK00PcTUqBpU5mg32hTiQJkVzJ3/o4Dlvg+eCfarFsoAAoZ3OAL4H0ju4O8HdV6M
wq0ItaCXGnMS7tWYaVODcHICImOq5Hu/EFoglp7/d82QFpSdyDBjfhSBlAiwt8vY7jAeucgCd++X
5nbvyGmu0JZc/w+kVUPj6r4ufQjwWp416CTm7S0ENb9GNFxaERGvMgg9RDpsprkPWqsU3NdPaykW
pkfZVfUepAs9XvxBQCT3AdUP6pE3EQ/ClGUOaUyr03eoiwgb1tRIZ2totaJmwLs1s/khVCbYkF6h
hKgM/oAjEkfaSwq1jpG//VtbXzHkDvpeAcv6WvOqvb/ddPHr5a5KvWWagMjOA26hqpXUgeYjshPL
zKIHJVh7ZF6qxmPffglueud0hQ2wXC94YmgK6EoHETD8CypSM928BHUWHnisFt25ceww6RG+w9kj
gqdPY0thzZJXQ+o79H+l4FX0HFEufYMGtTWbE6BcVzIBXIGgJl30kDlINWGUwZmH6d9J7Z1kFhv4
85YpW57zn71Rqwu5ZDxdsB4D8W4sfvmxzeRxmWHEU/ZGB6WOlcdMNdUS9WUCDErsR/ju0aVbPGpq
f38Mb3d1uxJCB8KQHa7o/+x741gvsHcN4azagWPkSuQsaXIkB+3zSsCTPKVap8KatBfUIqgyI/N3
9actJSqngTSSLhZCSddlcPAkTVegRHgJD4NY+ZEvo1+zAmGarmv5aN52q4ctve+a5oBeT81Sr0wN
0baEsesyTEZRDkiofVbAoCgQcIxvEW6urHRYa3l8Z0sURto2ZdyMq9U3BtuknKcn3s5C/cFJXokk
/CBoD0SxlWAfRnH47U0TyV9HV8nGyptVi3ugPx7donpPmVfFm0PwBAsOcWWvaOta/qIqBT1zMYcC
Rv88RRJXSNc8ujWRN0hPJVqTqqckhagFQywJ0nsN5LAjW8psdOKtA83k34B/n7PmIFyL85UVXCMa
ztSJSu8NNoDXAv9LlSPU0dpDNFYe/hp7LErhfqK2Nmy3xzR+t20dS+qauN6O/w1eIaj0SKID7qBI
TfzY2TGIDxA76DP+T6AAQQwXps9GU+dIZlLlrHkItWJYElQbx8VHuOsx/UqE2yyfdtNXQ7u/y1HD
dkjUpj5LRcbesCRO1bKEfG+sQFBLqEVL78ndfKs/y8Gm4XiqCvcgS68IgLcKBllwhQ3mGxHLIH5J
OIQCRQ4DE7Y43JEP6YEn/GGXBSw6KQA0CCkBtjDfAt4zdAoKVMfqhHCKAx3I7mX8f9+l8F4alUvo
KTxYvPNCWjGveKjIj9LPbEpiJvLJCa+HuZ+1pXn0HmohsEHn2MjLwGJNBkJ58Nl5jYxMrfrkHa8O
IYrnT8mWGc9xa7w7XzeC8JX2+vL9EwOsM8sEhaX39GPdR8+CFeGJyNV34pA8gRyk9AZ2gDo5jeVQ
t1EAbIDE9ryO52vJx98MAbrquWdlZlrGWQTERMonNs7VCuBG6C4cFwXfLqCNEN3N1fmU3H4PXbFR
WjO3kwnoQlgWfum7EWFIwr+ao2GBS+gxa7gReaKeebPyJGiBMArPvxwJx0an+tTFQljYDTyRHTHp
mJYR0mwZ1YKuDpFQBlciJpqvNb7HqP7+s5cyeIfif4Y7NsAy6EUQ9WLSkAXhRwx+oJTlKBJlFCbO
hrcXFpHFc44UrF7brjbrTFBIQJlJOzz+R8znTebq+9V6JTjgv7jaG1NsywLNQNBYFl5n3zuTyJRz
42KP2uKcEWk2f3hoUUnIgCb1d0Y6aTJ3r5fHQXJW3AaRajDJRytpy8rnTsJRSFsaR8hJHLQ218t0
ZLdHQRHORi3KkxVfWxbDGPz4INZlgOWfM+atZRv5smd8BAdGARWV5LUKDQ5u6z4hxfSnZngftfaf
OQQ8drqZmk/YCHPl72bT27io7v1vB79xvhR0Xgf0MQ607BpwXexep1pU8wPGcwa+jZo+qR7/nurW
Z2mooqsWKZSlM//oEhCwaBVUk64Thc7ENz138wM9dsHtQS9Z+qzrQDdQFKsqtFvj+863qW7G8vn9
RDsOxVcYzi8uPm4AaojYidPmOOGHE10XuKZY6Mh28Wtae/mJLZ1sPWanz6ioA3pjIImGT898OYJ3
YJXu/0xKfFvflD/3KwH++ATPN2vgYsK6Ii52S3FoBRELveBn1fLu9l8a7Swqtd6vhgunubsHYZo3
VsV96/Gp8ml3ZgDVyvHOordxWNCuO8Fk2g68zc+AY0IZ4nrDePDFQRnkssRqa1xxPQB4/XDJtDSZ
cRWM2tq1T1Nr47CzDoFgHhP2su8tIamZcl7wC1UHmUX0D7faa0eo0UTVm9/qDZpv+8GlppBuNQ/q
5by+rB+u6UyCrx1O3GODuQhPowNWtGEn49Jk3r5Xlkel9albsMTyebmJGOO0CJSRZ5hI/KQ0U0Vo
Gf4rDXyfCXWk2MFHyX56FnEgYC0nboB9IQ7pRf2FgGZKOw1tajhl9MRdSvcXFwytY7qNf+aQwYyG
GhIgdzXWahW+OAdk7m1SUZcH8/e+U4RBHvKnAG1aUuP6iy6fqLIVgMT/ut99vj/jeqQgIxFGL4wD
suOG8TL1OOnbZNJXN6TEgo03vgzkDSVfznXP45KiMq6Ub1cdJRuef4ofbJIpw4y/KIrIeK1DYQ4t
Mx7vT84kbgQH3uzGF2/NhB0DATv4Ulu2n/PwFNPUu4UA307usWfUNlZv+a9woYzSDp9KmWJXa/oW
OBzrv2fmO+jk2q0WmFSmZ6+LMB3e+t8ZENTS7QDS4ztVW8tZOrLkCppoJTkTEd/PjMcDIRdNuHR1
8Uv8b6efCq4aBUW8RrtaVsEIKZy27nO6BIPP2PFwliN/RWng59dtZBNHIhIM8zzI8rVGgVizhYMp
1FLfoVDKhZhdkPVYdl4zC46gc/DUce9VNpVVDJjs4a9ldn42fvBxuRbG4CSP0VFhyIDf4vxJ4deL
ceSiurdgiTYpIoB1x2tu1TC7dB4tuJh1pTv76wbpG9r8FZE5mImDfF4CGgmQWig9jpW2LQTGqO66
F8NraaFsbDN8lcJaucjB/OUSGyrbgLKs63J4u4Valbnkd3OLEC9HvOiZnoWntpIBlisSIqA9c8PB
TI0g2ztBaJyZ7J5N8/EWCSqU+A+hvfqNTn2PwxHe5KSCAnzIzgXf1+NRvh3kO+23foWYwG3rdhVu
9YRJOyRkq9oFBizjDrdwDdSinBn8kigxM0SY1hkqqwYhmFz8SSXcBWdP2eR/8zyiUEjXV+YEPpAt
IZLQp2T7poXbW/fbRKxJThMUrblFv7XbWPTEjd1lwvx+XAwOMHlU6146gjiTZdEmUQJfkn2IpAjy
sbN/p0e9pes0EMAxIDV4q5xD7m3fpJRcUFFlFhs9CO3LjTy0F0sN8NZxjWClbwooeCKKRow8tyjz
wZaiNbJ5X5YKi46QIpzCOq7AjRR9zBYNQo6uMTRqIKX5PMg0jH4FHUgUgl9lfBEKcS38e8uqNzHb
FNisM+iqwuzBkbnYtAekU0vnUvsBxC9sW7HqRIbPOMb8/DoD+vij6qHcBy9t54V8SH9c6Rtqp/2g
Xyy6v2i2C0/6mHZ6LkHXg/mxuzRloy4FRa+bIC0l6YYFyNF/amwtKTQaP0F1ai78F1u9wR3TtzNx
NNJ6OprlLVLLsK0txHesA6hfSx0TRMS8mzER0T5O9C72KNR0Gukw+2fqjxYTGTytMULFmX7xGmDy
EjeYTiqEgIpZml8NQPQRtyqtpkmWGm+3CCyCgkx9fLaqt617eNJKQy7dCNqmnj6q32FlJ2iObb9P
ZDVed3yxC0p+9BbUpIHdQeeaKhbPg+5itXeWlBEhPKTuvUD0nW3smSxFLfmCQerennLSuM6cdtpG
hWkvK9sqVQplhiQOquCSVILDv26Ni/uSvxtaLYbVZ904ubnareJg5U+oe9nGHppj3uyuJAGBb78Z
4kGojgvMXitlGAp4bw2jGDIUHSU+kvSoCgVBi3J30fb31CdCmxrIvT0f+mbIfM6F+O5VpusJeevI
xfu1+ikkpOqustLlpY1nzQxmKClNvcV6ckprF195abnZrae8D85Z3DS5JTpDUmppYM6h5FZvoiw1
aUYRJLhcgP+ihYu0YA844QCBUOwxWTgeApEHByXIdPtpm5uI1iJ1tfxK+TMwzCNgb/C/FHjc1CdA
POQLaCYy3ot+06yUpRJFlJkFZpJwh8AkqmXCWYZnwniYh6Hm7nkBY19qemD6PEBNsx2g/4Po8KuA
L3FatA7ySe+nj2QUlYevBvvoFtexYgCvdlnVRtjo6ozaGdilC+mpsXL8rwRSRzXx3vgXM8vAf7NO
WFRxSqBkWQYvWfvLeLi3BdPfOL4eD6n/wOqZe0Gu4brJKEVAbt7JggsAxQSKGD7dfXu/yZ8ECjK3
O7xMZfS2OHoz9i1aoFHbNr3sIKVOdMxoprl3yBPH3mOukM58ZsMuG1QlPAf58TQBPWnOfqDk9EvI
Bjhhc7KF1G8BF/ugGzMRUNAVGkuiJIK8M+A2VDeh6z8BY3WWD8Tm22VxgdCrY2amMv+8ZHvCB/Jh
oqXQs+JPySxEYn0wgtNFRxnVt6qBag/+RvsiDwEgNCq0pWmFw5wmDvuIQ/1KQHB4ai2BZiAw6KCr
tg9sJvnJQCixzWRE4VDOzlMrXalJ4j2gywsHehln3IFJ+BCaO09Fp2Ha7emLqu5uGCNyH12PBrPM
l5qSGEy/hlavyf7wkMDwsWPLmJJs4vBJnschA6Bj1sXaSbfmqaS03JOk2zXxJgekxzii3RHBJ6nN
MPyl/HHX2d+Naq6NwXCJ1emJA/1NTeA8O5D4QHnrXm40gy+xGfI6vvRVF9PZi2voRQl/DIjkomF4
eHJtDmbHFbooi8hU6RJsK42S35b3xj29HEXPBT/iKK7Y9jD0oI9MxVZDZenFbDYpcGsgfUFqkylv
3Ce7B2VozFHiD8z5a7CVAx3TqWpZKQbsb9Yma9vhcGbPUW5GbV0squ9460Ny+zlj6AIB8vNYj+iU
uIvJGl9CWBm4yOHbHaYCuCqosIQ5g8BdI46QYGaCfykiPhhTsnWd0GKxLy2oV+V0Q6cNY2OI5KCo
4dxHZQdat0vUC7d1H2oR7tDWA7EbOGpq/LV/T56T9QsxzFBxwLXfp0SQw+IMXM4j1DSzPVwVNVx0
o7nx2Bn3zl2jj2KuWaHZLPyB7e/B8qeMsRHmqbMmASuP40W6yg32p6zo7zewvezpuy6fY5FAMM3u
LgRktz56Xufj4mAipSWkxe7W1ziCIZVE51CTocl3Mhhzi0xBeVB/NSqKsS7q+3LYFRelvqSg659R
taXBWkMEkZgIZc4dihm4riWlpzbDQsJnJJW4aqHCRZymQ4DWop5pWJEwyFm9KIptZ4ixfYftzOMt
6kzj9Sh+NdM0PFzlUtDRVwa5eEy4SLJrrdxmXq8X+/YQH9RvUK5VOahFtV1XTGRcYjmgACfVF8We
YZIlDOJrYl5L+BECCUenltqP7gW4gpyvuvubD0a7j/GWfh/O4U6/YuGkYtZbBZfnruZ+ptX3C08p
PF4o0v/aXKzWJl6BBYW5kRLVF9PotWxPIAIfXy7Kryxp7Lzdfn8XgtDy2R0aynXjkRCOKKnGKell
4KiGCimgBfR/e1LDwcP8tayJKNeMB6QWnSENCaziJk/MT4QKuMLwNiGQKzVWfzh9CXcwdGgtGtC7
0dViujonF4wPhFORSA1TRZQA5Yvciox0Y3IISGw+fHG0BRWGRK9xzqVFq6mjs+hqYMJTYjGwFffu
bwE9jB/Pv5pXjpSEdPz1sYgdX+8mwcOau0ZbdCKkRfnTNQUsiJiq14fYopQcOxFp5tzHXAzuPVMr
3rfrbjYNsk91oHTbAeyRAbnhKxf37aUCxa2Ku8H5S+8y21GaMPOkR1oDI4FaDysRUumLfsFOZD3Y
8D2GgfNBV3t0sI0vYDSw3pLFzsnGirzoZs/LVVT4MlTeSZDfH+z2QdkSY4+21okfFH7KbiONnA0H
1jmn5guBHqdimV8SMQPvvoIDNjrowDgRBS9KFK3JukisiSXesxXpNGp3qei4WxJt7ytuS8uK6Ci8
fTuaajH+7ID4lwOYZwSCk34c/qZyq/O7xxX8ev5nDWobaVdpGZsjhLH2aZFJ0SLX3VSaQeEjt5vf
hli1E3tr1DmzKWL9Lcym8ADIj3vD0Uc51TCY8ldMrF/KwUJPllYrMPG2bbl8/b8Vsv4rgWrIrixK
Cs8BUSya2sdCufohdd5BuXezJ4FLHWxoNw2Q3HBS3LWmWIaQvXuXiKeduwSZyFmTLzEMs4ANIuYa
K4rUuW7e4DdvGDTPriDD34c1vv7+wlDQXsnoKk4ISeTRebUKNhGiOfFJxPrbNFJUPwrhxd9wuvtp
jzgFQFNfI08QDwAEfCS3w8xJ8w1ttFFpz2HuKRdAhNINFmXtKUJ7B5GgUumHqwrxed1BJ9iNWu0t
6U6luL6qC9MWankFttpEFfuZjvxCi1P3f6aWdtMN3/fcWcczmKxVTTJK+ndXYXPbZVWp05uyICUJ
RM63pHo8wY22KNzTRJXUqWNQHAvxVX9XAJ8KBsw3GErAffhfkw79fGWPk0/+YjuI6BNTmT0uVLjd
xAoyeuPprJwv3HiVAcfXDTKZJV9izc6npGdT9rQX07k2TJRnl0ALnlmpqB1uGi1q28al8IQCzUrR
soHe0QDkIfL0u/xOH+9E6BWTpGvMItQcj2fAzpJcaidVwwEY8IZydAnnWTsQUi+x4tPP4G8aqZ9w
pMfzyuPVXI/F/XHHs1OUQ2jcEW/34MgVhfo9B5hb93B5Xn6b/BqhnIAB142F8xCG2SYLp8veLmRn
cLGoPY5SXNLMX+G2NU0h9ZviIX3GcDfr79bhJ9n544vy0arFlP9A9vMh/RJStVQ5ek4KCKdiWDnB
qopiZn7vUxJiQrlTLqZb0Kmw/aXd38hYOz0Akj+nAVG+T2+sw1mOo6vDfJBs5OQe5eF+5/9lwgAP
ImPHnQZRYUV+qyrzfLj4ZbyxFCbXq26IFl2L8it7gENiFOAPcvuA+qkW96Ae6QkqEgXhU1AMWVn9
Xh6HZMYPMwi7hZzOTOEH5GC82JhZ5tUvHb6kJ1BfpMBVjOJXF+HKaDbimqShcAq3Gkuojw1w+DVi
3DKYgi5zJxIEAHDsTWNyr3KCdGyIuga4EEjy5CwB4N7tYbV9RVT1WyDoM5ap5xBr+UpsvxcOQTcs
AAR9Fs9l0CB1XxmFcb0qdaC5CsByQpQoLm2z0bgXKWbP3v0MdwxHuAR5rwu8/YbKcKV9YRWuSsR2
yk/U51QaVyCqQ6jr/r/1ILOmuLJMMEwCyIjt5IBGNOtLKgJ6uxVl/yJBCVKMWkDJVSBo9HRFLwU6
yUiIj2DHXURQvUHisKzH0lTDhvgcO/FPYe1mqLCUsnTSFLnxHw2sZRb4RAzVmhCy7Mv5jDvRVa3W
j+T6SLvng7T0eykOH04NUZxA+PsOUPPcsA0V7HvQQfbI7XGtpuyjJdkimTYcXCjw8Kz0BWAAjL3j
3OzC9Moa0VPI480TL/qQFp/SieXxIAgqpSeRhhCAKyRX2agILlZTE0jArKh5QGk3GGsKU+CUsnoH
DVTPAXsZfTxbyzFHG0xT5DUp40cTfVI0jz4CCWwBjk7vp+zGPmOWv97FzUql/ZzYt0bA1EIVnujB
FuNQzENqwU3L6rMHXbsO3BgI2llMVW+vzo36/iE5Tnkqrj8vmM7bRXW1M2PnVLStNFf2Gpz6XpwW
EByLbDideKrJsvN9HAdRrQG9gT65siCtsFRqhtHFvVnuwEPxyQ/5Cx8lpfgjASOkvafZMy8QERFp
hkUhLzHjOk9IPsdxjtZXs7fS9v7kjQIJHLzu0myO3Gz1OF+XiRe0OibeaOHeUBVwOCGHr1vNLEKH
qhFNQAbAxMigoLpcp2D89tIJHnFsBFiuafgGuNN/duZyu28qPcam3VhWAffF7LUpMqf6J4zvk9u4
43wqLfdMa/NrVcHn9kS9tKb0wps3mobiT9AeeEUTh9XDZZY/xKN5Ll6r2kG0Ypa6/ed7w+7EY3OM
imt/j3n2692MV5r1katr+eQuHOzbQKGpgR3JKICE4AHYLJEF+27uw0kmS43J30UGa6iygJ8MXpN5
TDh73dvoq1URIo3Lkj+Fkv8Ri4bFOByhiGY+s6Jsz3mWPGwzE/43yzuavdkq1UThD1uIkpGyUh1F
XlmqklxNIOQVdcq9MOyHTihoyNGM8NrHDmAVjKES1Q84mcZIcnEKqVj6sufOhZXPYatu03xBewnO
+KCgQNsdSZaRsTF3KSZbt7iS+BktTRekPiswJbgkQWejLEvzhLbNhrX/HL+4u69bGmfSsxk8z+Dc
qzmTGwD5WqalOhJbbyKlT80Q0CxEwoA04b+a54G2jEcfp7QaCUXHAHDS/Qv4pbfyag7L8TacgNGs
CON70a0y4jKbp26p/TzhPhv58c9XqoFC10GSbZOjFwFK79OzNeBp/mibfG98t+D4mMzz9LpvtZba
6kLtLKlA0Clq7z122jtFC5LiOEUSXNukUaiEt2GpDWgYzJDpc2AVhiDEbC/amSuwD9q474XUOXXC
PdhGCzyuLeeOfiUICvJUjcdL8/aIP4+DWhSnB1ytXFPW2aehlNZ717ruordYEQhwQOtDx+R7mf3P
Bj0F9gKts4b5WWNhNby8/1ceOsyGWNItSgweuoDFJY/9kNHN3/NcBuXPZ8kuy5z+zpvuQpFP3Qkp
PesAdrbFYDoqSxq7yZqX8BNlTGzjyvEG1ieox1Wq+fKVzC2kgXeXSPwsFaikzzuwB5Kp1gnKMP2z
+IMXaqFm+xY63WY0b0JkzW7IoYz3q1luKis8U7xhfi1TgNSRxtsMrZApCQ0uxJZMjRjDtKPhd52c
mumbOmkeBK6h9kEHsfoYsFmtNiI/yX3GvODjNZyaiVu/tmLT6HQLjiiinkc6BSydKBNYgBeZDr6p
sHcU1EXkAtvamTZYoGQ8DsCp6V91ynQQFzBow0lNEkca8swiNZBfQiO5MMzixPyTrgDgXfaU4d7Q
N5FMFWthul+zxRlL9MiWbmE8j9OG1E//aE76+dX0rMFk47nmUoUBvChL3TsTiNPVigZXVcv7U7G9
92hLPFUBUJh5qa6RVG46ZNpohGBj4Zcz97QWAZxRm06sp/NlFKnr24qtI0sAdoHjW8hDAY+5h9R5
krJiOaCzAVoDZA0KDpZmBqlz69XmLtFZaFbqUfNS/yj14dW3v54zWF8VLrwvYenE7GD8TpArQIZC
ICCoaSofPLN0Iyj6gVKciCsDQOlmOHLPka80+rgdr65KyE3USydF10kgsfPpeBhph3ML/FqXBU23
NIL5VY9qLm4Wa92ZUqeR5liFlmgMdKwhoh6HEkC4SsZbxnjhnlXvqNaquIWNbpba6td/yqWXywh5
fNPp0RWX71XqeAb8CHPo71hOWzoTwY4pKkQSIVHzU8BtbRca0oB8Hyg2uX0ot65y9Fj+mSsxgGHs
3PbroizM0bcPAMPSGYq+B3fnxBHdjFkEXq8sJAltjt5pJoJiP7ynYx6ipEolSdOIffsbo6gHhdst
NKjUjsJ6ThH165nT6ekAUYukgzocCHtAXx67Rv1r+RXkw9rTu+d2mdBLWdffGkiCx669NDHpVojE
y6K4m8yoVPmupNiJA/GepaKp2bWj3/IkJ9n3k6nLFigdySUJBw4WW16X36mGN1xMvGAiJWX8JbBC
xIe2SuuLhhFtNY2ke6L6hiBB9cWVIcrZgWkE54X8vkNGpOP4k375LvPnwl4FTxUqMzeG8a2GvPqh
W5LJgf/dHN6uD2W6LLMxFh/YF2MOwDg6sNvcWtSsRnWcyrZjN9nlLXaL9XM4zrnSCWG2TF9wVmF4
xy3X80Bm0THUXE2fGMR87RtWuEfYwI4qYMbBSGfmHbJlsZ6MkZaVKqObLJOtQy0HCJ8TdpBTfTwu
jwq2REx7m/MOdlYSc6hl+1u4PAPc9i4PAvXAX/D9ifzAbl1u7vuvNOj8LlehmSp3Jd5dM9rovc9t
c9UwxSJcfa2k54R/VWfwgcyJv7fdqrP12UcfvD24WPdqwGDLWbzv/ANRlvBqq+326w/sO3ZdDDa9
1O+c4lGXtYDDdf73FhDIHf5yLsL1o892jVHWXK7kitynX86GGm6mm+niegQN4D2chPErXLuEQgrT
9LllEKs5Jl2psqcwiuagTHO6rEFXWE+MmxnyVYVQrrpoZ30HHYh7F/TDXjX8v9AbTm/foAkZu4lk
XyfY4lSsxOuVChLTMPZ28lkf7Tmi7tZHHrAA2ey5xmJwGebZOViyDpm6GLLalVXtGEBc9kFEDpK0
nlvrwg7arMxQxclyCSQ2qII3m4MsWXlj7+306M/GARBOzvR0lDmyiLumpA8U2b/Jw0+kqsHV8tvi
h1hs+IFTxq+AQlLHhD5anYB8q9FjP8AnHywPlwj5J/pvAzdB3YTv6mgJVjTa4ZRpwXVt3UveROo9
RoNcUKrGngLiu4qF8mwiVDoxta4gsO9fW84lvALyxQ7AsZpG2XNAXxEVrUt4p6XE4t4pxCZPW2Aj
ZgoCfTPvEOBtiT3MKd523PJMEdxooZ8PaMJg2I+Mz8Scd/0GheKbjZ9ktZu1XU2sLPXNL5DXUFSU
W9AC8v4EFmNQ4FB3OQpl7g8r6vTrDQJxXqFfi9fSw517OJb+Rvl3G35rKZk36hrIbw67ervqtfKv
O8RONv+wPoaVpTALFY9h1C8IEsnGou0l1cuFDflj/zoUlGIs7CjUMMQ2f+hlGttrUVecXyTAisl0
4rXTHyYZ7Xc6j4WwNv9fKz93hWXgPGMvsnWcJ+GzZwEkctfoa4gDkjGyaghl8zup5UmzP9CLlENG
naYas+ds9v7vZWtKCi5tL3ZpDczJCL5b1pCmP1XCTDuhrTcchBc62H14eatUe/PAy2qiV6xs9lik
2PN+17tsD5tZglMtmbyU+QO8I945r3s0vww3XVIGSXcfZg/yYS56/JW/znlC089ser+uPR5NtkPZ
SwG5e6LgN4a5pa7CuDKg/J9hYPGwmr9Yh07Regu10gpE1tDDcQ+Z8JMPK/riF1WfyS7/Br6rdU3C
t3s73d5BnyD8APJ2VJ2EPjRTQIXiUmIHxHGeubebc2z0LW8AtwtHgdrFDYKRNnPvBVoxtti5Lev0
xB0+bxw/tpfzO3fSxQ0vnLcLqK/ks0+PyQE65OsybQExMigXCjvilw1D7nYb6HTnuvYl6xkXhOru
Bd6Lm27hjqY6IPS472kCsXV+/bA7kXbOVMBirXpxILQjO3Fz/yb6XF9DcaPGGcbl/52KLBBG6exk
LwMrlrsVj7Zonq3vCSmT19hqmFokzeal0US0t6gBfLpmBbBOZjETvTbHRjBtLRUfVWJMayzps6hs
cH0oaDrowq0DtTvJ91LOW95R7m0YGhV7kFDTtxc62yjm0Mo05NM2nXX+a0uzOIAcO6BLzb0Drjd2
4rx4QGcVMelM6gb32RjYk1FjJtX9jpYUd48v/tyo5Pu79NZ9He3q23Ujp61AOVnHbTPDbcP7ODq4
s5fys1mIpXZck3+brNKHHfCMnSq1b56/yh15v4Tjghh57oCb8Dj/wRF2pGYY2pDQaKlBrq3UZMNv
GyyFq7Tpy4oTJqp48EBBP1dvkpCESHQiFoVpqTWgnbxDkCAkK55v5hln57W/4KXNlDPt9rylq1wc
6AsSHM+wc1YmkyMoorZf18O1u/3z8QhV6gcCC2Bsi7aZ449sbSQn/E5ZzFOPgAVMKc+sEwwqSdH7
L7FDooX+mHTuDoQHJ5YYb2bvNZPCkLGAVRKxsWQDdDCl/L7dItEuKEyrWLgVNgtVH6eQREw5hqbX
O99hkH4yyGKodjWAr9CugGN60cT2wJ6ExiHmKFgfL4nb3fcm26DGdOvKcGYO7UTVyK8JGXfF6kBM
rb07J8ZrkDAHfUtYAmYlR9hVlUspSUsfXBHyWOGEbZ08JKnAodPItdhfUU9crXXwD63gPtYVH7G4
X+0LMH+I94PLS1Hl9J5GYBP4KEtbiSExt00mKbFMCOdvHmCtSk89ML/mEVekT24O6bX2/577cZhd
BhcPCo107GDZXDK7uZhLthD7nL7qXWcFDoG301/KEaJFp2/ctyRlCmucApWoY49R8GuYA7wfgrxW
LU2k0Ouh6NHGVOchJ7cFIyx6tZRBhl6p2MbW6vlB1xHemfO/P5Ta0GqVsq4qWU3hJKHPzA5RZJ0N
Ea3dkYpmER99wkdGjM35m1G7IhYuN8rRyopxPR4GPx/5CYpfHt45GoTum47wkKRce+CNESbbBwXF
Q1hyVLIP7NCBuGYdwSEP3dXw+4+NQTi1eFT+PFS5L1MEC/5MJRTk7R5sD6FQo027/6mmATGFybmD
cXZU9IONgXuCxUM17km2yOc1Eg2MKtj1UDkP/c/mX2klGqdp6Qb+ie2DkBsGpINV8W1+8DqomAHb
8EV/viEkMdJJny9nu7ob1ptfFK3n+SLshGc4WXczaCiR1EzYRIZ/Kh92sTqRJWt/pQt1Pt76atYH
urCKmJNgFnR6yeDCBHczL/EsFMyjlgVuI+vPfYq8DQ7Vg19F2fF5KwyipKqitsMDVtnCJKRSvdg4
15WohGmFigvZFnZspioaZ6b+IaistvEnl8t1qcm0w3yGbhYsodhTvsfn2aohYJtH8tIukJ3yxukI
U7yKWTYBuv2zo9DqjcW/fLOx5Yb2iarkT93k9UquGWlyEODtboEovsC1bTQjSJh3irC1tQl09i9M
y3z1c8xr2YsmAk1WdUAHeet3dRNoP7vIcrD+U8aLgay3WGVa99wvgvyBpZz+S5l4o6STz3cxhVio
x6yGCqHXGEZOyJkrH3tuY4N7JZbMdhSh785vjNeNNvIyMyMh/HDiJdU9kdE1E9JAtU/XAjGYeyxA
RP1juGWeuoFNh5+c1agCcYpV6b2VfaFa88x/j/7d2BzByOqU5TFxkeW5k5BvgQcO/0WYkfl0w1BF
AesvMAgygkfvvX7qIsCKoH1g/y0QY8qwaXCwYr2z8bKQntSrrikpylDra60Bg/qKw5ZzlqcZTXAJ
SR63UP2S2f4SrqoEAAsGHCLrcCykmM/oiEWqirFmb3HT5BXSdhx93V1X6gyRPdSi/1OPJoZuQAOb
tEdRn77jGi1fjKzdQj2sxKzZwFruUT9zxMAYGnHfdEcNTZVjFZugnDXftCL/116IvoTzrD1gNgvG
jWa59yAo6U9w8Wn4gaET07o+7im5Eib3RcRPy25f1Vi+cpwKBcLoikLsqL2zrKs7/+x+0+VHZ5Ye
sCeydQQPmXwn/eQBu6aHKTkiSioHOJ6XYefR62l3obrlAXwSdKztV44kKcd5ZO4NUrTFHpwCK73l
y9AvjcFJlgg78ro6nRU3TM9w+HKDd0gVJV+AnAg1u40Ja5CWGgouGgCRLQmxNBy8hA4/K3gjkiTo
47/0eBFrUjBVnt5epQG2nvQtQOYnJm7s4K5lM0D32s07Expbj0cNES9kHV9HGYe/KcgiFB8LJuM0
Roqo6aLmOjE5Rc4O2bdo66NA3NOUtwHT2b2ozApyaW+o4HMphxnO3Pwh/DprIKN248tut3Ocqc1L
k5Mqm/VsYHhrFm5pG9jEF44wja3Rgl0NBi25ltwSJ7AhcqsmmMe+oxWgCF1qwDfClAWH8+NLqALy
QobWzMYnWvRZCwTRFZNXgDD12zAhRDTNnfpdFg+hYiMOZ9837E7XfclDRTcG7bgy4IRESlpez+H/
G16kwvQfb7jzziJe6M9behJ6l+jKmck+ojh3nmmXBQf727wbgwZxP9JseC92j/RayO60VmC+2Qrc
znjKqCk5GJTB5+Uvo0EdVVOsOf3UMAgFXGbaqZJRzdUNXRbvz8yBsfGDrBsp9e5BDHvR1rzXyZee
hyNv5/Oe8aqBTjUojnJlrcfSQBEUrEbLIF7YaStxsE3aq1ukO9t1k9UYglLLrY4guNaBRugzfjGG
o+/Y8LIMHEGr4g1aHWc5vhx7evnBGm8EOIM4XavwJf6sIkL+KRV8WPvyeuil442O/Pm0gCg70SEP
H48vAA3En4HNkYIEhGDKh/N3ODwI3q35JXRSHS4sNVywPoACQv+phr3j2Hf21DqjC8vNjrDoZrO6
YWdJYXv3iglwdbQVD9kyxV1rhz3flTbM4AEyVZGGkeHQvUv7Va4BofNpVZcve73HSPePWaRgOPct
esGmgXz5UfzbSIDMt+4FS00at1zN/1p2NfQifRHOKkaEEWhmiQs+NyzPNOgbNU5igMm97jJyavM5
Kd1iPIPdxQhdYpyUHQxZ/reWLa4T/bwWIyxBJdq/9JYCRqh6I+Wc4v8drF2SRu1l0e+S3M1E9FRK
H5uNWy7HBYyvmPjcUhv9EZg8PLuMijmml+tYDeBn5Jn4ZSz8WmVImmVnB8dWIpBuek+Lb67eED0e
LahgPdBBUkly1xvc94xOANbYhcH1jz7is34Uy7SMP8KY1jobQoSEJk+qNnqX/CCnZPe5KkY8HDCw
XadqHYHJHLZ5yCISQOT6UI3bYaT+NCOYwAf0QmvCqbb+Vx+nbkmDBmjDr63F+7qy+uBV7M84xK6s
rWuwP8My85VSJVojkyAOVw9sGDkewDUlox/tFh10RuUIpERW+gjCE8WHv8MdqvqLmutoQhql8YOx
f17cqWITkR10c7f1a1PmM+3+thDGv9qx1l11qV6Sm8YX3vXPRUjJtsoC2lM9JgGViTUSCO8BA84x
rdnoCX3VTn22wYPQeWAU3FyaigvgIOVcTDNLCLe/bHZS1TNOk2PjFI+KjLKGA+lZF9dSuVsOa6Em
6MPIPHtKyt03eCv3fLVJRQSpma+U5SjXcI8MxV8rAERF111rB7woIqTaKeYCUpOppbUGuyx5X7MS
LBrpLYXe33Gn7ujEstIhnpxf+unKQJyajmG8bWLz+6LGt6BRMU6/eCDeCmmvzG6y0ML5pVVeg2cw
ZfceP1XOA7de+wbJxHULOvSYAmz9ZOtFoQVd5niquIaUGCfld9ZHXVQ+LEGYCUJDqdWgj7rvns0i
HMeDffXhPK9cGv4c8cIKMe6BWekCmWmWSS3399OmFsU93S/xOOZEpvkRuGsEH9t9OpX5ToolyhA9
aMloCyE79FXA6FOYzvua4kcrWZKvYnAsRs28N34riLMZFqkRVL/gjRaUUNHrDWvXu74eh6BvDVOg
pkirH01rcXJoaKQ/IP636zgCauGwjWp8Vme7pCZy3DQh9OUP+FCAgUxMttWK2glxjE7xghtbCaDp
FMCLmoRZ/9ciaOnb9MYNQGWq64/CEqSNC/igUhFnUMGKiQ/j8RGcH6CSZd95aLeWYYNpIhuwlm7f
R9FvNJ8RCIpMCN4zf+9BYBS2xLxm/WUxan/s3DH9YnrZZjUBg9ZNKNc7EfNFZVe0s3F5VG2eOw8b
xBstOUHc0U8i1rUlgoMu8zMLs+butLd3ePhdu850Etu7fhlXLDV5bWFw/77cU/DV2zdP+GyxUTm+
jSi6obfq5/zkQYrkBMpA+Ks8KRg8fknxEoYgdeW7LDop+vKg9yReWOMksIv8vBsarcRjhXe0/86T
/3725T+rh/Q5TenmgZUMXEKBMsgl8Xrd1X574caZssO1CgK2P6CxN4WGkipBMJiaQxal5X6fRVyE
gVW7+H9Ga6rqow7zukWqR0t0g+XIrriEA1b40GapnyLs8tWe7hfubSEm1kHmhFQFrNG45cC82956
g5UFcH0QN1ZkpdhNwkEaEzVeIIHdoFrGkC4XjLmjucWoD6pX0iCZGp51ekRKf3i0Z8rw3w8WU6PG
KBpDH2SK63Wus6ObOWh1rqnwJSspLEix6vsg/fII1Np2MrQAxN3E83ZTtRb3UECVkKoMjd/fX3QL
UGxpsoF60jHgIGKwnCpdc5leM8wYxkEMA/VMVlCWyzncgNtJGlcGgziNbUklWpRwo91kpAdN9uHt
MFkof3Q6MAg0koKWu5zdE8xVCgUKRbkmiCKRHPZcHV/Ch3SySktSfkjYNzSvq5LMIxkRLgqD3Pz5
x+IrYBlar31Brg9n1cerbHqTvuxFDb3HiLfK1bCM9OZ08LgwYIfSL69BRO29TNyFb5D9X27pwZCQ
+op9r0T/pgdFSzenmDoAas87ufkKtD9S58RLlVhKgVBHcFQ3xjZIh393FPN1xo74YSwGUvtlBBjZ
bQVmzy4t71srPuKopZI4AIikwm8AcnHyl4bVHFcXBk4pJmyfN5lIs3AccxpCrOVGB48FEHVQgszk
fJL0djHc2RvBVOFIgziwaA50nEl7Oa8gNYu3+5L5k3eThnqHeNyFC8KLetpryyKuSQEBg8FEYDtQ
jm5zExcUh7SVSHlmx2PbL77ob9ZlYWaZ69D97v5KE8m406Cjfb9DAUUK/KksT6HxLUCtDPDvBk0k
+a5YpCv8AlRtzCklQTNUtLSEJvOn6/O49N5oRApC5berxJDnr47tSX1jDFFVwsmhPYq+eiJR10VN
HbuQhQ3Cu4I9zwDaIaZ2ivDIPqMgn9vAh79DuYgPKangf2a/uawOsPLCGy3Y//eLuk+kRmkUR338
lZxYfYjG2g4yP5yM42+Qo+Bv/lorrXSwxiVKjyA/LoDVL7h6QTXu4sX39fK8k7myuO0Vh5LQ7s9O
ZNl4/+lgzeMTCgA7TikZmEJ4+UrP1HO+kiwVfiwkwmNWPoTog36s7ZnlsIdi35xrnu91LYcYan0l
zUWQGfeu6O6okkxVHobU3jeYVCCA7ZtIKrqJcOh/ubjxLwe1B48Tz/FYNYlu2rrx1/kRov6CkSaa
IL0o7zmvDa3RjsDdL+M0Al2trg2Ck36HRO/vCZ1USIkQe891LFls3kuU2KfC8+KrodKWVwE1BDU6
FQm2MUD2bzzQ0resiJALkEBJl7m4tTQDjNBcRs8Nl2qdiFGSWMyLCbYqGMWfobAndPhL9N8PKpG8
OANK3j/Bs8KpeyxHWOQuwPdzHnyMDVD7VEaWeuN097hn6tu1TuThYZfw6ZSW+2Z6Xg/+onZ9x8D1
VwpfXYx9kIJgmGo3n2bww7nASUu+2UCdkGW5rb65g8Lq2xXEImzDqvVBVAI993s5BDRBQWS9EXSi
jhffLHsCTE1ITQt1C6O5HnRCNMNdvvS2cKhotTnU1rZ0XmNA7pNFNBOhJbLPvvNHpJCzgxGdsrXE
3SNL55E7BgNp9DLOlWuCr5wqF9kau4BBeuJMouwe0qIAKi2drWVRxGYmN1hxehkCDysI0u0lPHwX
ikcNWTaooHEmfdHxz4xd4fC12kiJ6IJT0hQivxhsbp6c8p9/VcsE/L+zr+bNNfpxanRjfdAxPoGT
leoV/zsBhD0fPK3HwXDHB3uiZhrzz6L2TiAIp9Q9e9AujgMO5tv/mkz99Ppfq6Ohna4RJmLAYrnc
gxnB4H0pRQr+QCTc7Ft058e3YWGol7SRDqXvRLuSonYbs5IimFs7boqEHSZ+C0DlobgoikgUW+TV
0QgGjGrnj46aiZYFJRViFnwCfB+G5Ad4YRzpQpVez9cMA1z8qz81+Ae0GB/mxx69Ai+L4EjCrSE8
+b/367NVUonPnsnqYoajO2g82a/R9XXQBp7i4ysCTJb3PRecyudVO77x22hFJwDC+zEoyXnYwQA7
Jg7jmRxZpmUiP/EaEN+GwkWkqHgTKqXSMCb3Bw9u4gaXP8auhUO9MJ9efvoCpe7nkeX/KJbnc8Wb
v/qO6Pb2T6z1YEzAZeiWfAbiKe5l5d6zOoOUrjKOn6ZCxuyemgyzD5SnA+zvl2lnftsDs7qMHm1J
1dONvGV/OsOvKjWZKsyIsO96sIucxUyh5QeeRnvtj25LhzbodbCtJi6rbCC2nMS825btnGZ7cYZp
/4a4WdZE2lNwjJBRG6Xe7myCDrYVEIBrpw+9H8x17eB1u3AMd4xY41P24IBcOGDycunIFXlcMIPT
HUaKzvXEVsAcy0DMuHpk/J6FzCG/fkhrnkUGpui11ta8ppXEbgEAk60PgUCKahTROxPetaxSFX7T
F3UBWlQxLt8b/iwRBn2nuiToI9zgMQNVSDBA1R9k2/vE9imh0A3cfedwc2mzWMaZWgmy/EgJMsVF
sEnMMi+RhjPy8cnkFGHUeAAAg4ZDUXSu2pltaYGNxxfNEWnV93ZgZJ/nDNUnAZceh6DrcyCaFb7J
F/kqLW/XN+y1y4gPgzsfPRCIhAqPU41oDA2xzgd0EEifPCX2DzIY5T502ZuefI80Bb6oVFsV4l5S
cdNXpBzldKPUGsx0kf2vjPjERrbCUPUGHH/p6YPWL1a+ULXcN4gNhqwPQr861Pesjm0uzSzwTvKB
qtNdPoHOC7KMiPM+FiLL5c9EKCkDK6MZy+syRwjGY0iRrfEn1NqKrmnsQaskZT87ox5k3P4Q6nR7
q2YuNLBEhL/Dh2Z62c/r7l1U8+Om36KRerwNV8vsqgy5LETEO/Ub5v7u1s5PXPlIGX9HbjrQJXJy
VeIdwS3vDa5moBCl1D0FgDWjjsj0ByxWPuWKpkauoWWCzS8NM7vRWu9T42vWKgbvWAgHwM6OHIrQ
anWVKVj/GMl0omfn7vBRjbIzZFr+APWaDua9fDwnqxR6s9bs91aXDaVHBGswmoY/Lcm5lE3XJP5n
J29Rf+AYTXKxiHqtdywMsoljEJs0dOleNcpAmZCZM9BGh3Uycy9AlButbIBBe8rzmQ30VyDt6V75
2XvU3SwTsCMmVdbdg86Hdrw4fado67F9wjVkW7VVYv5J9NsIo65SKoHfiDSxOVy3jOr0C0paKeSP
LzhYV4WYtAJQm2svo2cEzUdWDI3yjYfqz3AG/5w3eSE0ryn3987ziXnyPgv3Db3BU5A+zrkJJXn2
6UXT2vnPcdtjR0Wc4iEnV09fj6LtZjigCpGv2W+t0C+x72ab6FBDSNkvQs5R2qeq7GUP739jlolJ
vyGvX1lK4Iv/dB64H9oqg+gu6gVQ2LsEt0nqzJJp+Emgb8uO3TW/duT9uWk3ovMqGK1AZ6/PDO8d
PWBLPia9WTBLTB7Fh2dFYUIitCk6iSWmdQOlrRKSafOmDh0prgU7D1H4EEkP/owGJ7mf7vC175hK
D+JZDhFx3pjCxMgPBSV2VvhnUmTg0L7z1NtCiBN+ybKQnC/zYo8hfYSGc1Ws2NQ1Rw9V22dHDld5
bCsuilbh3h/JMq2ykAKI9yaAqhV2fAhxXdrGhJXOLE9wmyclm+pa0CnJnTBDsFlpxS5NdaAHPJ5k
nVx0n3PlY7ST28z5kRcBxfB4YiylHRr4Y6OqhpgCdGW7v9lHki3ahHNVGaL/NOZ1lcuSyC+euHf1
LGavQl45pgVnR2qphS08NQ5BWzoxLGUHT6kK91PbOpbVis5+YeJXfxCDrI+oglmriLl1y4HsTmxx
0Z1G9J/LXAol9PF/MmDYDl5ltdDyX0G96ylVLvo4uShBXTNghSuklKhFfpL1PnaAz5+a03w8a0zh
ZO1dCmJeZ9NXM117H7uDF4gulUFRPZQJ/ggfMbvQicL55XzI/qUWrxJixH7N/caRRHErtCNV1ltP
D+S7yKFs/LocKTXUSpNQx1GHKEGcO2HuPRjP4yQQkpss6WiPH0kIAu70nIUFKDgXF0Oxx8DHj+51
b9NiSiGgR5X4gzgcIIHZpc4bDmSzYgVMh1Ds5vp6GHwey+6hQH8q/VOCTFVcg9XDm2bo5SqoYEYn
TPrbK1+XROE3K5Mj7/som31pP3Ve+fYioHO2QcGfgVtS0zd+t8SW/SDawVNsL+cxWB/NoG8nmXpH
yUtQtOjRAEukxR5K3LJnjLs8JycHFVJObe0p0qqeRCJPERtkaVQYuoFrJ0W3qP1C98SV6VJWdpPT
okNcecLSKngYTn4b3G38naMFZE4S3yH5hUYt0I9cInzIdmo1JOT1/2GCMucxtyzjc705wWvFYouZ
RsjRHVi18IkQxnpIcRyaLeLVZQWFSFAhfZ7D+CZeBbL1wCfgdC8dFmsn6+UjJtsa+PsnWRxZP2qq
JX73tm8zreFHa4KzZc+3rtIzyFWsp+PJQPKRWVH/mPuWJftlF5dOAN9GFLo+3fcAgOrolr4mCaH2
6O/UsII2O/lwhZFDCuL6xs7wPWXz1IeiMtL95FAgGHS+TJk0C/vw3Aou99Zlju8gMyOpGJeW/kKZ
vmWOWyT7kSu4bfyE9005s9rLzk7a/D6Q2tKGwnq2O+EfL9qyrs7WvjcvKiP1cDdzxQ5NtA307Ez4
A1fqq2/JNZ2sp3j+oupKX3XKTNcgbSspYnLrJg57O/Pl58CM9sX72r3HWt1paW8zeKXBDLZLh6w7
ZLXjQonRAKk3Z0YiXM6CZ/xeOJ7B00UVvK0dtyf++bgv2qnE8HNBdehsriIKEdpHY2t/wQfGjpnt
bImWtPj5kXT79/Ld14zKTqbRe4aLWc623HY0hXonHfLJXc6g8lCfhYDp6pXI0GzlFpyoQJyxDe1E
qDaIwN+b9L6NRmETvNTzUJFzMeWMXtfaLMBF9+pDJAzPXOprUzb4FsJ0IzSY9QmhOnD+Aq02YIL6
ztoXjcbC7IaWF9+XFy0twhBu3I8yiK62OjSmOYLASMSExV6JAVwkw77mGurZ30fJ5+nDitUoDAeX
9+0OvRK2/U2oCRmvo3j9JtZrcle1pwGHDsw8jOy7B7ceieaZjTAnCYGAhrlhb1q1XJlUzCIrsEBS
DeG4GcJ969eHmjewFhTHWKTngxrUUxGiR6pxiRLrJsfiJUthKqSo+O4mbVSftoIA2OEl/5LJbSAD
RbhhijIeGrk/e/y5Q6Mhe2y3dWAMMRrdV9GcBBnej0f8K2OzLdpOU+ubMA6/PmE/SG1Y4UxKYjRt
kwKu+WOh+ciVfgoUfeKN83sf0szI4UKAAX6DDMdNna024j2tarRu4oD3tTuCv3BkMRbPLw5T4/Fl
jV+8apnjVtKzMoDVnd8NNdCrkPmNnbwJ0zXHqbF2lKM3NqSC7lXdiNsIXoDcXUFJAGOE4QkBVS/a
uPfC2lFtSYOt4NjfMH2wYOm6iXuriKe2l6Wm7QTnnrVVThD2tA49R7Tou1ZnGp2KsOQa6rzgkiOD
iOoFMxahCkhfhbd4NCSKINeBZdZ4KFr6SRrbMt+9NeU4LM4coltjgmgp212VDvwXMNB8RRwDbAm5
IzuNVulobzn8j74lYmuanOL14aXpsF5c9pBhlTEnEFm47iNsYNKNzqJZTyu2RE0ROhu0ye/IREA8
t/4NG8ElzrXvcHseyQQpAE3U4yYuK7pwyvuPsAdVO/Z2gzO7iaThgYgGyPnbQSn91mpWAW3wI9ik
yqjTxs3J0aMOr2nQ/iwgDI0gAnXmnPGyq/WCO+VdM3TUKUgJiH3keS4KD4jSw5wjBPpXvCb1fYef
ohSZCx4fr4gUfgao12VDvMxGSyTJFRrXWhKVfz22fdL1DvOmpSXz2MxhX8d/ssbdn7i0QtLi3gBF
PNU/3kU0uNqLvGdbfJB+/4mjkcaLQvVehiuG+BKHQo+EFmoS1n018E2MeiIxWNOV9smdp1zLEs2K
qATNtdn/8lLXfFloY6oxTAwfO17CCwEAhK7abTPHCVs5+JHGcuEF1KL5ZASh2X5VPFQY/QyVk7jx
xgAXk/hK3u1V5fdKoDYO1t4Kmoh9Jg3T3ckUEG3pX6oKD4sGZOk14Jbn4O88q+e07kaP+BNZHeQ8
pmZZPBlu+VaI4SEL1UJ3g4DvBs9J/bARJZwhtnJ9VOhjDtOcQBjHwWOk/9KWd2vFC5S9TnZQOo6a
OYwi7S4r04krGEqjDs6EFQN/XEcGzfq+F/D8JdfD1cvi6Xh8tvPV9fLW5uxAs9o/12u+DcLCaSrX
cLJmIVUwx84g1b+TRvUeEfk423X4vULE5EZtIF2CeXiH18y9Sj087I8vMtEawgc4YcNTujWVMQuz
XEXbWoPih6cfDtLSxUxWRaH0Trxa+12Ix6uwVUpVFiWHBDoeDfi1uEuG0BBNTPOzb3WF6GFmiHwP
0wGPiF1ptluAZ1cPkQkL4DRYbg28G9p3TT4MucbHQCeREnghX9Lj140NaIok/z/FjmliYM0pLBxu
/d3YFVqkWhTuBl8QRmV974UzE4U5dL7PO2c1JFtKEH3wP/nRroRxwN/YD0y1QxGwSeHB/Pf4W8LF
SWzUZ3EtPy28zaGqPNyenhLRnCmxAQHHSt8z2JKTCMBJ+47ZENWkCxbHGT1H20Cc+igWWJGc/AJ4
mWJJ4cnvmsnnC67uzZSIKWTZC+et9HMy/JQ6lXiaS9P8f1DGORhrhi65UBNjBEXNYIhEIfYPq8UC
bRCHbIk31mXfKJ7ROe1OwxwO41TCWanYELMCiuEkatI2PPEaiLnP0ic4n3bphOJfc349RU+9qZLQ
ITLfcBY45hknF1QJl+GiDN2uyE7aj+7INHwaP5ryvZb6KMG694CQlFi8JgIBIKd8bsFlill5uLZX
HkqELl0ckV0jdVQcGwOKjirBtJshWMrHoC8Mai6KLBO3PQ6MOAxIbmWBvX9qnpE9x2BzBL85CFnf
K7XGMXNHvAqI0nOdBFUK1GcXqndTqEcNdj+FNW95N8Xjk7h/DSX5Tc5E2Ui3QuHfdACy3SUcDrqa
Gt+ZRp8/0YV6h0h0LUTBxyuvhxJXv+M2CM8sAL9FpSwloHwGYxLP36uSrhPm2eZKWYChK4E47NQi
QPFIw3tCdSYYf86hfK38m41ed20hH4m2DWk1JwxBfvDQyrP4ML220tpmQMFlamoaU5ATsDjNyH1L
y7x5YtfOnGcJihZq1At6Py3TyHrLe2/JownstycbuIInTiKTexyMehKUe42zjfkU81rZD9wgM15O
swolofGizs045LGYEa3RobXwBmMnixxCgdo0tCumRnV4ekFy9sLMVgIwjQ5ScsW8AFOy255xzFj+
c3xyK75PeqwqewNHhDG+pOY4YcKScL7B2s30bUiR8dY8TVerFolX9syg9qXOoA5fi013uvh5GNYa
93QL3th8+vdIbsBK414slDkC4DP9ER92EomZ+LViLz07n6dygja+GEHxJYbqTJHIpeDG/TzwawYN
YtUS6GgNCzNfLsGnofudgOGg6zejMD5/LPG6mZ6fB5yLVKaku4nTyPfnfhiBf7oCj/22L1tQoE9R
DHRK38otddfFMiu+dvUoeyARs8+PmokpG+3ShIN5jeX1d6IDEg68fcZZRDDlXqgqRM+yks6yUiPS
M4282+Pmw7STSs8zeVSZa11uUgzd+SK+kqbpyRyVCIhM9lm0pPYrer3UsU1UK2b1AWiZag74mXR2
Nwjn5XIjXAWf3eKGwuDPr6UVIt08meM8EDZ0/g9fdDWYlHmDkB/SluQQidm09z75j9wFpnujpLsK
YfM2WiKyIMNlRDRvEHUKFGuCiXsgAUqSfpuBoYQ7qI63/QJHwFWb1Jbrg2NgdX4bbe6EJaGChGyp
ubXW7gl3v1FcWZnVCozHeZ9q6BwyUxUS8jRyqcpIChvaLB6nGtZ9KBxCr/hEs99+fUtnaW9RmU0I
Q2u+atVgvC3t4AoPzHWkAZtCcoiKgdG+CEqP/CxCLGfHnUI0QZP9qylzmzdT8JeD9vueo5xvX0V/
KWRIgqdm7MOM/YZ0DnrmQNLFphfBeGXrCagIMZN4ZWQXuHxwfK/WLx2sSKK/hmWAR76OhK1yBGEY
gaLrlscGlOsuotAt9yz22kGuy6SG5E9PS2BPvq/yRohmnbhtW5zc+0S9OiPP54mL38N/vPBi7N4A
WAkNEER7Kvffec2yg1P7aJL2r9nwVFlpjpGyzSgc0ZtAAetDkkESYZnSnHSWsAfHoX8ZefdXp+tq
j2ka8ghddKBL46B412+0TB9oZTrHnTvhHLCcSNqZ42RZld2mHCeSXqgPgy/v7OhqSHhY5UvmcxpS
TNqadRcEuwL1MZZvObpb5emzpHttsaJYUiWpXV8a696/owy86PdMtOyrHYhUpPFBGkXG+YgpK2Aa
b4hIh2NzxgPgwUz3ZzlFn+vRa+kikEZA8xnUlLrt+OU+O8/TMh8TCm663FcMv5WGOTSQiKEFVhnO
kjGiXAlZOkJfsX6uA07OR+JZWN3cBEedc0iaKeEuBffYV4CWKSOBA9HRAZsBHHZ5Sobi+4fIIK0l
jk/hsnAemSfEuP375X2lgQ5aE8KJL5PKAFumbURFDtMHkQy1vLx+axyWbvqD9wSOqHe09rHsnwZj
oxH8fbtFKKn3BpjKXbgAQjkTjZsRZqtXgdWGK0XKRohqnfefxkdCzB3+BZSTp6Kcom8z1Mf8ERIv
ULM5eD1FI94UjTqijhFZ1nXMfWHpHLIOkA33fT1EwH5d8PAV2OT2TXhoYPhWN6QJSQ4yUGyy1N81
+6SxtolD4/9EUQ9bnrtqss+QmM2XKpHTTC7Gj6/q56hiFttnLsusJBBn0PpMBz2Kor0O0oCWcALX
0DlXtAuiBpgdA/UoIkUQiDlaZxDkBABZCP4B5GuN3WengB49e0s1VQznjTESHzAtf7HNfX+uR5R1
14yZN1Xj8DdBS476QszvwMiHtUS/ZYWzPhyJvzZIQ0rquGatRHNW7I6S71nGue8bmzZe13YU29oh
lZfywXFBADFstgZJS0TOyDJ9FRgLRQjBzsQw/ra5kiMPORLkEM+zaXg7DnB8VR7gmRplIt3QjsU/
cXt64oDia2LRidIUB1IJwD6h3O+uDe4dZWnOoT/VteyXr2GHINZDvki1jamyzTQXxAze9BefqnX0
PoXj9+lx+2AYstokF+4Y+XZFXb6baZlGvkJxhULzPjgKkatQJtl/XIxDZAEq1GRvLlby197wVzYM
Jz5Dxnmn5Rn3dTcbMOIlszp7Gc3t9bH5PKQX8o8hPKfq054/OH62ENzjqq2xD6yF8RWGxBrffL8J
CXFpQPclNI9ZVlk1lp9S9kZAWKO+s8NgxhJmgdvcqQ/GuGxZgiKSjwXpajB0Yby5WJzU0YuD5KXS
l9I3gUKWsihILyqBBsnCzaPfuRRDZaWc3zX+TVArdyB3Z0bMwH/jqXdaXsHtuxSfYpPU9Bpr79SF
qrowm3mpAGVl3mE32Pg66vTHPvmPANeRI3hlZz9OIlSOzuGkdqYksPupA6eW4G+nWf5V/KZJN0RK
IZJepXGDmSZzCqUEWBQFQQhMzisce62XC2TLk9cd8NDGgeKNvbr1bsa/A4PW/jExZzOCKGfuWquX
cXmY2McxYr4YQkCaTiX89NwaBpHFY97xwfFaOGyg4NTS5xIgqmuGl+QJct9r91lETjslM0fSDL6B
nH2sEncOgiqm64s2yFqjvJcXM0EAH8S6PtfkmVPGF3wwrT2ggTkhbGhWZPQFP9jwmpOPLyMlar1b
z2qeXLmx7fkzq1QlOryA3eiPt1yKvMepglt8WOMP2Fu1Xkqpe5m19PZynds3aAB+W8ciVQp1SAQz
cInsdcaG0wYKbp0sJCQftaOBsTknL+UqVNOmxBtuWyfrj7gkJTdPQlxbN63shWSyTWOOoRoE2RdZ
nr8WeljLB4pM5wkFQZY4Y3kjJAcRDF3YUzizAEW3B/RKaJBA2kBdBS2ipaxWsJMJj4IaBK5xycrY
fS6Hg/6lW0Uv36UPAh/moC+/+qPuW5IIa65SRJXB01qaU5MjZjpdWpAlYpSbK/y/csiyVwFZuY0p
SNYT7tv9zUaPi/9Vw9ueaiLQ/Vn9I+BhzDe2bGvlsxWjsHMx7LU17piKSKZECr7bWQhk0GiLq4Ic
Ohjg9ZqZvBkYqRYXQKEu7+aWPr59b13X93a4pKHx/Z/sXxNqSvSGWhSVlfFOtHpw9BAy+ZZH4IEc
7kVvAoegi9HIEtloj+ATF3KXDR0o9BxzZacVdv+uGDESdPHMllobIrU3BP5Gfu1DpnSsVJJ3Ff+V
L0BDrzTU2QEK0JpsEBOaxkHdnqslQL2TK1jg2K6ExZjNrY95tGsCvVgUX2kff5jVLVJCn1LEZRLi
p9+hdVqHuMXHz/SXDtJkWvcEUsRIZih8G3+e7fBFdhU4y/rjK7CDoZAeW0xoCQzWEhPG1vX3z0xI
7tYsdaDJCcf3wUKzr4AJ9pBAfvAIsIOxI8L3wonTqil8hG8OZi1Tq/Ngnt5engFKUBaD5fy65LlB
FejhxTOf583G88IgaTsVMCgMQWtSG5Xyc/R6Ikm43r7D0R27AsrIkF5hXSczn/o6Z4kdY6iQKSJE
YiSrF+p8W9VST0/+YHOUDBjJyEB6QvERiibsTfS/pDCnuzVCBUb9glRuuq7Qiw2QyH8LzGWusPiU
kF8FOxpMjKHRXamG08sMGnBiAWDKXiTf9RxQguzS59/AGjVfER9NRrLDlDf5Iu3TsOOa/OUR/PqM
j7gTnA/fgFa5a+dVtsWMN0UB8IDCb0pbv80sL2AMVStJVIYoL3i6NFwS2gxCkDm5KDNVSMDIX9Zh
owtKfNF373fAfdieTKZjOttJrc551Lo/LdugANNlwvSsYZOh3a37g1F2DGz/xQlyH2Sm+Vd3u/AO
H0ZQPwtQkoOLHWXa2Lq4IgsKH6T71bsKtYp+DfUWhLJ0TonJJmurS+r4Mu2aIVXXvN++S8Icruos
+Dmj0VNd1bJ04kSHVxXsYOKIxBtg8kyNQst1ErAl8yk3XVyddJtYOw0l7tf9HAtPak/ESJxAoGpy
sM1XCjn4LWPdWO32EAkItGNWWVhmmBTe9YUXr5n28oFCuk7XVS2Abp+FFWLMK+WscR4CRrAJ9iyo
u2S6lzIR1uCmSDjBjvzPtua02t7Ig9wgikfXDWuOZ86ODsKuGvLbbaw5sEFOfDJhoWYy2vgW3hmt
fUcKN4T15SasP6tqcqa5GhlXORuyrsB2ldaP9jHNKh7T9o3WaPgmT6V9k9eKvbJAZlR6Q8oEpqBX
crT/8/TWbqSS13/EhB3c6r3MZFLZtWT6DR+ibLXLmUs2Hr5zBzjISgJnXKjOzf7rZLRlQLFkhHMM
os2q4XmHm3OuBH6PucrETQENmsNjjH3PJYd8JoNLDtWaZdLtuOdVMgEqvgy2n26kDG9syZsJHDKS
0mb+g8+t31HaUPionqMfQMbpzQZ5Z2iPfgBWyb1Y43QLsXzoTxVTmCTyxjYDrwJ9D/DcERm6Dv1m
Y4cXobvhA69bOnvCmcHuzYICDCuUB8tTnqBLgY/Shqq8w5TbEbM66pAwJ9fMZsrJrzGqkunUqtb/
dbxv+e6vizzqtQ00LfW/EnraVPmzTwdzqnv8wWDBMSP/zbbAU5fGHISyjerEZq6rZrek7dEemZex
5vDayswGkzM3gIgXnVjeXgBBywmB9HwtL5qrMginPxgU8dH33BGxd4XGad+pv5qS1NahbGXJYSSB
FT4p1Xe9CY98H7Lf6Ac5q4T3RRDOzRDXKWkRqNCiDVEuRZR+cFibBrrmT+zonabBsc5rvQqSjI7t
1WkKw6vKP51Zl4N3eEjurXFmeLxpUXtazmgCaDj1rUBsYNJTbJHH07iUM7oXgRSSH6+XRXg0PyuC
KaMlctG4nSkNhVRNCeLLgI8hWUFpo+KMlgpMBGSPCWFUz7I4LZ/nnvL12yBwL8BlNi20vhAS3RO1
o84XeR65k72bRVOdH3KbiKeuLF3JeiDoa3JksOjrorpe6q3/5+xL1BzafbbWz6MdSEeNZZdlU79Z
B2uRGe3plncH2PiLYFRgGRg/NRufMouJEyz6ic6Ge9KDU+2BYKEtjIhrYKzIY5+rrCZVjeAkEB0o
vc0COSQ7Snqaj/3AwbJn/cHtLATE2RO/HC5H4wRpageDLtj99DS+ULT6i4tPwHCk0fzVdpEQX3LV
UuFDcNMRyIY0h7p/Abh0WM3/IXKw3YcNGUZrCDpTXoCXf9S06czGHsuCqbSpcNHzz+Adx5oTkilY
KyrGqBhOEfe/ZmySnWmY5dkYbvp59uvVxEg2VBECIdj00fBfvcG2MP+XBtfhC1yGdlQ5fcQhr21D
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CIUubfMZJXhT8q290L+Jk+gMZIbJmOW8n5wBEMlHdD9nfrj/3tMQrlPtsKBuo8PY7yBLkh0RO+N6
1O0ViyvngQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dWDkIUqoCr18uP2IOQ7eIIts71x4cuKPqRF4BY5zd2HyobL8xSB/eWjLCDw+OG35CsnQ+XYTB5hq
zzW4bLWxBpHoe6185diy0+bdlawVbLpX+aXOzSAv4Rs9M0yNORMXArOtEf7yQ7fZG10WtEgstNOl
uZq7U6Jwxufyd/AyAw0=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
iFf98W3FtvT2LKy0FiJm+Fm9AQ0Q0P7WL41zwwu+yqkV17os412waEov71Kq8TWysd/AFkv522ba
VaP+0CytBEZ8xgGzMZaZh2oV0iJrD9h2+5M0Ef2Cg11qJlcec9uSXyoawIuaH1cLMIapiankL9gV
XE66n/AXNsB3ITv/b4JjJCOD6KMh/sHwFq7XDMcKUg/PpKl3DluhpoTORDSbYDLobkbNVHFeU066
aENG6Meu6qThFVBHa4/bn02nt0daxpQVwT3tUFwibJezB/i8Rh84gJLT5rVGFJJN1GmsxprGLQmk
pGKUVlTuNnEBu83WGlwanP+9nE3Ia5oTOshZpg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
sZDq/NW5Lf43hZwk66H+W0vxDaUDR5KkMlewhBoLIlSkqqoP5ppBAyXbzB8Nnn3klz7HZiDvOFpN
X47He64rQJvtSGylr76SZBnQrR6aK0ZEjF4BdIxYiPMVD3x21xgfuga1I8fA4usEc+fLd2apeZ8U
2GHEYzEATL2PPimvlsE=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sE9rOnv2mwSHUOCIHQltVvAtLaYSHQlYOqVfTyRSckIHLgyJvAepgZtMd+M/gMEClW2swXJ3BOvH
CC3hwFk+S3uQFSyAe93lachQmMpJN8J51aMg06AAdWMCe2IcBQds7voMy9/pGGDQLFCfN0+zOxSW
ycKpfUjIOW772b9MNjLvMRsaUxQecAzn7s/APpxrislL+2+aYEDpv//AbQHdkmq1/WYBa51tpsSs
416EKdWL6CVKzSLtLwlYODDUH74qojWHXe2WIjGo99gQHml0j+VmvWDVj6w66QHkxbayTZgss9dn
2AVL5bgGwI6VP9Phcnn+14ptOFwRkZSAgdhfaA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 28272)
`protect data_block
zIiGbuqnnimBajPqIni5SH4F8Lzepm7pRBaiJZb3zk6l55baUQhJ0NkJ6lOPb4qxENvlpw4xn2Ol
X7KYgmJwahC4nrrRpjJkgl4qpItI1IFJtprZ4trNe+WM9VAmvXVmKXZQwEQ5gFbgeKMhI0oSfY8P
YBt8NHArCSST4RePK5vEpTEdn3zLhicb/Bs+Di0/eaEZSHrjLQ6jljGbUkcIE+l0fW+/aKb1h57v
RbIO26aWF3xiy+SVkE9EUjvSi10GpQ3nO/ES0TtsL0Y38MAl2id4mPx4wGQf+A8NHfrsjvwLgw6S
wb9dRyHfa3W4vZKKXdwswGDR9D06xgNqFoa59C6Xa6veOgE7FOAn41boXKoFOJZfsbU1APgxB3DV
0XxmLSBk8PoIF3C5+3DoLr801u8haWxtJrMaCIqDsWjpZow4zGvSfI6wJepu79EYk7Ze1eR0gRBj
B1CfzWaFWYd91UxPHPV3F73Jaz5m7m+hbGCtiKbOtDDOsqVGpj4ERC9JxIi65UizvfZ8eD0n/zrq
8iw6TtWOCJTudkCBXAszpOCTUMnCzEgKOslbaeTOZGDVXlgK0jBusS56nsJi7/p75920y8yCoL5S
MwTs1/X4m2uGcJyY23gmE28CxZOcvjgemiVT260GxsJKGTbAcP6Qt+9XPD1WAdkV6L8MJ1jwDWQk
qhY0VUw21+7+SNl/nPIBfeNWtwE8nga01W1QWbUZsa9CzPSSaXHaVdZbBoCDdcoPE5CaoHco6njC
VJJA8rkvgQSmb6zWEgpVO5nvGsGT6lmtKHEZXDB7rd3cmDwo8pVMcYpsM/BCi3gxFvfdQt13rOoE
6zwZ+hfa70RGt6PEVXfy7LWfGnR8iIZFwI1X73ApwLMY7TGYwtdD7SJoV8TZsYE9r5eJic91I8Lk
vZ0LFfc8aqgf36a22Zq5zsPc6WhoDklBKgrqdS1WDwspLr+TqQ95UFnU5PXnt+qlw7kdtC2NFEFh
nwE+bzkUyi/sFApPN+h7Ii9Bg8OubX+vEF0qSXgeMuovPDfLRjVWjxgt+rgPiX219d9fbZ+AJT9d
m+CLm6XHmV2Tu/pNgGqPvTOBtkdZkW84mF8LsFL71FLn9nVmkw/bkkTJt5cFAJcFgFOtrB9aYzUW
Fbdbbszp3ku1VhzztKyJ7iM3uBvclsBEqW3Vk37sIelLIz9jOA47gardYMCYMvSm7smx1iblhL0A
zw6jY+uYYD3SLEsAL29pKJ2e+iST7l62lMTjOzwrMP0+9DPsA+48NA9PknQR5fl1Z6WTHGN0SsXH
RXwyHUCOwE1dqqm0ogm/TGXd4qpJuirEoYt7PlM3YZiWyszMFnCzCNdzvkDBk2dxzRVjaU23WLeO
hz15gnMS8x/TT34uGcxxvFLLbvAxri7BmsdnXpyujkG6bpC+q8ffq0mAYbsluRilBviM1AMdIfJ8
bZ0u6nA9B02n1vs5+wzYXYne+jdIRJrKfnitEZu8/Ht4YPn+rcZ36HhQxk2bGd3R5lGNPt1cL9U4
4GEsJAkp2iMLMD03BPKumaqcG3cwlqJJg5u4mV8A8ul0lh3gzeWqqpSZLyu6vDXoF+9GvSUv7z7I
GtY4SlpiNHBDUvMcbi4hDXwojrpPrp82p6P5LvBJ0Ni9D1GHmTYm9YPSZcXjKlpH+MQ1P221QR/P
6cJsA4xNhgYGvHUVIyLFO7ND5DhXkPUhjdPYHXb0eMeIzgV/iBml3B2AvZZW3Jl5FQytWGHhMgsU
AFAG1Vu1ck+j8+sDMykHEGxBRVgQPLVX8/5Bc5Fd/duswbP+1ym2cTMwWNXVgbnu9Y3Za2+noNWp
fwR+vflEcFlmwQEF84m7e8rClmdICZeyovE1fjDbipd0RuIt+fai1eHqFtU0vsQ3TqwyIDD3y+38
oZyV0XBJ7ZkMwlaIizTNuXnAVExyoT+BdnlWMfqNxHZ7acw/P964/NgXdSdq/f6E5IV1Uw/htAEh
eHtlFrtR6jqX2oDcayz6DCfAp7tFjGxWqZ65vypuVhmxBDhl7chbS3d108Mipt6DPvZC22ZR+Z44
GfIkHjS39k/pni3RVKMdSkkNzU9IpagKtBo8NP58vYrIPnQbAaw4OKtEEzDF7//wvGRG2wOCG8Wp
cLbP8p2F+cZltKsVSEtawxtOeGk2a+s8xILB78DwrdN5jcWqmc5x8c1JGntcYegZ2dn3EzuIAdaD
9DfUp2sh752GiPTKQ6t/fyi3f+qyGaK5j15L5589XjV2hfUQzpEswifw7zpBmQBQilO9CuOOfftY
NZFWlvIoy0xRCk+OQTXlhdbDb9PgcikBSGxhzeKFDot5jknmMUl7NANW70en8f1CdU7TazXGU7x5
9V1gBl0ffTku1pmLPyNaGAoN4/IbMEteCzmRssZSamhL5zILo6+Eifx7ReCGOwUXFfx8Q3ThceQ4
Akr1qU5MV9Ahja4AHetCVpFA1PZ4yWsVJnyNOoWGcRL2519oabm91zUvChhiRonCE+VtSGDuGgC5
Zrfk09JOC8SXSBxxQL6wOInjphj0yPRgIu28vihOO37lRPZJntpv72m6RHDN5gWyb4AgD6CwDCPB
uaii2IrWlC1H6H2IqBZ+zUBD17TVR8cvtqkPrcUsifHpRi06KP6Ermn4/e/pF1Eimr7d0mY7hGx8
Q9lYzUBl4o3c3xY+BOR4JUQYQIdb2LDe+QbbRVPwOVZvQhzUFNV/tyKter9gh6P6LL2+7AsgqwuI
nnr8PiW0V6pMMEDeqSkuChcB2WUWNFZXGVNhRMV//TA2lMFPE8kQ7rcrjmEbt9D4rLrgNMA8Lu3+
SmF/QszlFpAHpa5jMIwt1qd6UT33yHxZ+LXWGPJ0fWF1BzOSXha/TCD9hm2qy3TkuzbXOJDj0XTf
qEyTPSVGLkKXYoIjIN1a++a3GIB8P5AUkoqGSOjecM/w24Sa0CZOK8fPigwDtH9AtH6+l+1bmmLB
YOwyTZSNFnbwneQMODoqGm7zW7ZT63+sAVYV4o8XQv4SI+t5dfRMtl5/Hop9OJxtY5D34tgguaYl
QsnpymtNXaqIVSX1Chq3kn98IgDsqIwXNXjvNNxHnwI2BuOnaLDSZ2Cr0WVpn9jz/LJe3QfPwFtt
jv0ZEzOexNb6Q+5xYIm/NVkz6NfRTgbIIZeTvYfwCHyF7invdJk3/pY8kXTIXhuoYLmIQUOuvySr
GIu7j98SZ5MCR8/xZZhbQAQxFvnxzij/2qsU/VpvEsGjRc7eScxd4mVlVcULnr0UKKunh5cGohTU
CTmJ17dMgTsXVgq2Fda/is2rgG6mkwWOnChk29h63HeyrxSK0x+PdFsDKJTRnO6IdPdiREKGcGSF
4GuATMCq1lTOT2frZL7suwxyQ8w8BSZjis9QkjqTd00ktzEoEgp6krG4YsLkrOZyXubMJijc1H/+
fPpjEA4R+ZsZZ+ffabq0Ja+NxCujs6VLeSk1iHzPH48SClJWZtf2gqCUEKmnPghlw8Yg44ZTYUfE
65HnR4xaLAJ598aSgaIkHoxBvnZK15VsuAG5EQ+a2uLjBthVtpEWQLVGNi0gBUu0mEzvqz58U/I/
Lwnbi9IWB1zd76CNqq0XRR0cBI95J8/lhZA4/V+hldVi6MqhVkrwGwLEZ0Qnv2ipwqr28FgbUHrk
Z063C8N/srNQ7lQgxLO5KnDL/n5KScGvoa1uHLWQ/6yFVawdsooHPANrzlbYFvF8bcqP62de0h2C
evrxWUi10+bsZFr6QEpz8wyJyt8dfiRxd4gUjnDr6fqI8igB/dZ+vCuPYndrc1eYMJoCWgc2f1Ae
wCDjha7NsqvHR+xfb+YTaXp9140VQd8t+aoG2HXoA0g/VmiXF39M8hesUwNBUlcGuiMxk1UHylqW
AI41Ogh5+eCPoAsKv3+fpLoo3noUpzPZB6Ark2wA46C3nK1y4PTTRqrEnitCbk0RlRalbt8MvfS3
pk/ybldBbATxotibv9THdZcRdh3+5zgqY2iEPXOXJsxfQAvgeJdLuRbzU+kGcAjAUMiVy4nxMFdP
Fp4BHpgEKC31lvNK+Z8WLPHu74StVQFI124u8jJkGLVGy8nIATdHFFcPet9gg1G/8womeIudfrLY
WFr1eyeAlrJ6BTa+Nb1mqpASxa5hyasMhd51gcDGMQbecxN53dUDl9mJKiN2XuA/WCW6O1MKf2l1
KkvDHPGfzUnqkG3mcEfdqtLtE1rRgS0+etGlU5rIEEieEXQBfHvOX+WsP52A2sRbPZ4xNcALgSDf
mJj9qMcstivy/8isJCZzpIWdykEV2dy9Wx6jXNZSAfPiX64K3NPwoU7lGzsPsWxPJj8cxxuZ43h4
y9nhDd3PBlzf4cpK06sSPMrS8lqz+u5U2tN9GVvgpsZe8e6pssMCLQcB4iQx3CE4oL3tElkYmEf+
rEW8KZjDXjx3+JH3z22U5SMrEFF+U/bSOJGO4vovnGCudsDW0fJKAxdFxbSZSjtDyv9aSvMQlzBn
kKDSDx9UcumOPAYsu2zt51wELLKvLbtNclMKEv/XLUjtYw2PLjHpB4q7p6hxYKLXLlZ9/dc/Rsu7
dXElrqm7i9r4mqKtFrW4dYOB0jMtZwz2sXMXJ6lKGfn2/jTkEVkTqa7OR+i5vUhYW99aIKl8XC+n
x2I2ciwvzWbWbVPiOEvPLMi8dHUqrFRroHus0C4CCAPGd2A87srpHK33fXMbyck/P041JgOhAX4e
4Lrb+Wtq3J8u5KNj9d25iVsya/9WmYJJ1+MvbL5i6W8/C4TFGE+4/Z1ii+CQO10Yt2IdzK3t80PS
ABLqZI8zQFrk4nXp/0YuxhLzrCfLqxf9C/I37RVcOGJYkPRWM3DjWDPNwQLD8raoTX3pAKRdJYYj
vE34DxfjA6F/VcdfwK8aBmhizqKLNbivzHv8UVQ+VpjXPfVIvMzMeiapeRV1V9152Be6z+KOG2h3
+Cfq4kfTzui6Q69VDouurutpnIz9NYzD7uIRezW77YdALQGfTlN2YuQ+yJpC+Sq+WPgh+GMLr0va
12aFehaUAb2/oEuMZWpRpcUIuy5KPg+NYZ0KwQ9F7sDfIW24Bk7mdxULpOdYFO0n0guOzt6Zy1Cs
WHRcyoZdQMhfOjfvUI13wxxKDss2yzbjgv/LJzBqCcPR+afHdC/fYw46AiGsJprEn+7Dz6MfFTQM
8MBC3CDz2/Ktuy0msuLRVpqLwHhVCIPzvSK1fPwOB62KzJFvHvqes/3GyO8U9S2bmqCBZ6ZLsjbB
DgyX9g/5rM4EwYQeT6iH4G0Ya4Y1n6BYdMLCMfu/LBxg9oMlttmNbHeL/k1Yvkytjl7OLZFdAGxR
mq/FOh48mppuuM36RKEWVH/QdMoF3XAWFX1t472MsT45grQt9YQnspMYhA17TBh+sH5axchckI0/
cWTEJp+iNHam8YjoaaA3TIbkl4XU0Gwn1mKiW9uWcC504eEbQwv0mhxAl+3p8q8We24pk6xS5bni
9rrnM6zOi523ykKNntx/9xr4SooGl71dP7X1/vndoJ8n710RN8JeHtF8/bI9sVR6j2nSUYnFiDZ5
abquNKMsGzJS75+xX302dBdMi+gE3qevc/5L0l52ld+U7C4UJwi7Yk1Srt/wqPfGWfcAwdVUTzPG
eq89w5xBd0ycsVE6A3GPTw3k1gpwnE18hDdQE/io8LYhjn4+sgUrehXjpeCUgNyo2Pk9Z9tYPffz
cpTvDLG98+KjRzlpf002Ljduk7wIFgT1ZpNwF5XymBkPvk40yVSvPytIsXZanzQrtX2epbDw/mvp
6iPbkJNNa2+lGU8trnXde7m17hOD4fz11PCDEoKbsvG85gDXiWf6QZa8Ctd+h09Hbw1F+5RaOpGZ
sJpOqHRaPpviv4DvRTxOZRDX56eCF4hRdjkrqnr179Kfiwiy4Ntx4xupeS/YGPSvWLlqO1xoRIlO
cqmpXKmlh7ZxGgbZniiicthG741ZYy1RDJ27M0f7XAWjOC5FkyXu+6vW3Yjzh42jiduzN1yo4xa9
KPAV8/n02j72l5yflYrV6Ika4ARW53ghYgvGSO3UDdGbd7jlr09A0GarqhW16iGHPOEns8zDmtyV
A9EokfkQcWIzYz2lf9Pz3lQPcto8hjVIqjAPivDG/gxedHbLMOhvWGKHDZb+vfIcDFRBpUoKda35
Mmkl5Nx9xOc7Eqx5WPq/HaQNPNjPda4pRRRjCLMDkz7rUGhzXTWymp1p1M5wRdkU74x7WVQwYx91
IzGB4/ED1xwaUK58Kj2U4M44m0sKnXngCAKPd947/6cHiDDgi/vZPx7ey7x4mF+5lQz2FBa7Yb1s
H++7EIQEGiKsjaVfOF1ZTOMqmgNeStzOAdjhGhJeD++LFKBbPZE36ZAnWp1cMjLbNrhku5a//BW6
C7IafwzWl6cDp3FfIYV1IrXgEEtoLiebD4fxl9q1RSvV4E3Yf9RLkxT6NLF6Gf/LIXMHrMki7s3f
+hEV3N34llxCL8Q+VmUYj3m4Mrp4tdEuDn95kM9N0hLbbb3bPKQOP1YvmvE5f0SBAhZiWj9zgAY5
ULAYaR+Vn1hKcqwsz9faTqr4DMsciWLNGuKRaj+oLQGrwQLs+DFmrFhCcTzQwoktA1fUgPITqZM1
wajV5ZUnPQC5ElHt8fqu17mLRYhCA4k2ojp71oThz7oAPMm/I8yGz2HdlAoCjWSFJERseMz6+1m9
7u87XKqxBkWvNHbUQCP1gMlAJAbMlO8TzUpE7vFohxUTnkQGO2c5OIlpzPAv9flAbpidKtiQc6Bf
V6qGttEf8dKrXJpfxfKlzGkfw02xPzTwzndnZ8hUJiMyjE3XwIWZGQdbEWNUckGzfIZJp/CrtN92
tJPReHOuCuJXSTIwaf6MK/SJq3PbXTW/+CqG9flhyOPIqetTNZ38CCPHONAAUNpQGk1vLaRJCMLQ
6xliBVfCP0NLS9mgPNHy/4TxgIsyFxMUWy0f6KvistMkdFin7yZ9YPuK6fgZOzhpxJJ0uV8Av0dr
7/z2e5PK+56mKPbjzrM5OHWE8Wq/j1uYtFHObqTh4yD+tU5QuZ8x5pPTciCj3Oho9hWTsiOxQtso
b4VQXg/vww/mdU2dV4SHrT1IOYmFv2K/N2D59s6Gar1kloj9pauqE2NxcVEH63z/HliaMLlgcKoD
FjHSVCeYTT81yfi+QDo6Zu9f7R4jYQsQYIWJ1YPGoTnsRg9qP4qCe7glULdauA8zu17KNboOl78F
O9hWpIK3+ZqdQmX9fluRzmOjO7p/Y/YQtLUFxgHGDfbW9HFMYD/Q02d7X5X4GXjKVVT1ipL7EPBn
+SjYcyX7IIe4nyca3DPHPPWc6KcYl+SS/F490EA852V6ehxUd8gCabBR2W1bv/yABaJePS6BYb6S
X/aeWl5pNbJf/ni3KCfqQG/rso0kwNddbxpon7LJ/MblY9eEvScOZiMzOn7CXIENTn1+lAAYhx7g
MvJpJmtI9cWs+Vn3hGAT+sHaNG4WjzAGwfLdqTx7r+Bd4sDs8KwqoAVIyQT4VRkkWWYRnUvdpbWm
FHPLTxHMpyxjrlFQHPo2hMEa4Z26HJUuzd3ajm+KMoZkHT8YFh5A+pDnwAk2kFZbFoHGKBY1yEOR
ZiKInITJYb4fkP4/bqhVdzjaZcU7cMCyNcKeNWM3HAwXd9bExBeS/st8Kz2rT/iCApXy8phKqYIV
Ujf9bmQqOTnDOV+e4IGCtH5NK20PaAfkMp+jyB/gHzrQf7MjqU7x7Jt1nd65wuH2G2mHW0Cymxj6
O0fW2qRMhmM1HTlK9R5MIjLnkeoPXFwrz+saLltEBLOy6nTcCeR48ea0+d1IB+2CiBS4oBbwqMEW
11qtfOzHABF/DlF3MuhYVF6xaLYCsghTEf1g61u0iia9mK9InQgB24f4GHjCG4fkpUkFoo3uyC0W
PYD+JIXuiXz60NvR7I8Fxxel85VKW9Bpk5sXZnoa0TZ59NTvLA6kCiKlvhVYf/SQNjNKrh5hFbfM
YzuSrkk6+Gry1ZNasLdDgSr9dluEcrv6JrYF1fKsse2P/tJMQhkE4MiNSAA5i+Iz8O1h0P6vNgpv
JPGXmYGYSzHpaJ4oiV4fqTsVbAuzuNhesjyGoAC8N2LSRZ5JBngODkm+MPEOeAqcHO3CpSlN3uYG
3NJgaCyxOfpLv6NsXy1SXdNRHzuPujkioZUneW59e6ww/OPky9ECUhbe65eqSX3ryvv0QyH4fFU2
J8ej/c3/e4cG90kKUK+ZL4wM0kgNowA+j/sqaKFkjHvioQI+OTS/96VnZJrMPeGXP7VQmnMYYXO8
/IraEHviqoWAxLomA2UmnlOmpUtLSRuZDxIvDoh1HqY4Ydg2QjpD7dniElPpihBa/QEg87+/2D42
DypfNrJH6vhcUfBZ9RCDuY5ax1Ev4jgpdZOZE95/Qjxa7Avwqybxqf5IZhOU0arIt21ELr3IUdz8
TGR4xxPtAm9XD3w4D7GDMBDIxn/qD20ZnmZmt4cFekYNlhqLBEXlsSTAdW1IBs8OrP5ysRqcu3nv
asb7nYeM9qLzKqcT1tYkMDr3+f3tjDugc5aHvxB1zgjEYCBkQqaMVd8MKqtuZ0dvk+LciZ6ey7rj
YUNAyEcP/gV3ZRd+Cw4jiSoOenxBkfsdCWlWqq6mwPz7zhrzx+68JCofqf09ANYerqC596oZR1OS
K+tWqUwf+J5SaKcp6JKcl1gWcLraZQAwn7sWUdnC/2pFm5gDRILgaxqysFEzYOm/B+u0Ud8mQBhb
oWpq0aY50rwd6LmyyreDqw0os96X1SYWJMKqbd2kAe+e0tRfWDTrxtQUQDk6KpbWHGExa6FheMm7
9kIi4FndM6lCM4zwWMPcFYH9Sn7WUTG/sVVGnnlO+65sAoXfIDUE+8dUiuvLPKnDKu6v22okBDEq
qrMWWGSVIMaJ9bJlski0qxjbbn4Bd1mQW5XK/MwaOa1COiOHhSfv7tWcD80h4eS/ESwnMLT0kudj
usENHycfrHchoUI7EygShG9S5ZANV70KoKWzA/St88QqZCp7M9F2PIWBEfsuE3pAuY/oEpys+bfk
cqXwwN7LDQ7zi9Apao8tMIwYAzCKYaqATnAOfcXGq4NVu7Pm5p45RUehDbPJ7yDflkYaI48XYS2K
K6H64okBNDq3dZT1XDQIO2whqEHIUAPTBtWBpI4NGIlTMQLtPlID6cxDvtlatSsvQnpinhhd+z3N
ZNuG4xnrdSxWiiZ88rFknq325KBZedix/W84EqNmQ3BZOLJqR0lj5DGMTgsVp1uDWkz6rYytWyhf
y6LuWdwYysDk0hM0J/s4hD+0p9dd/C35sWY7TsNL8qgqfnPU2s0We5R0dLQm5AmdDenhUGljubnU
k7pu5J0vBRILGfJSL0zc3/2kLQsWxaDzscbd+U2h0ZZAoO3F3/Wk4SMlkPuFhrN229I2v+qguTtX
ZhzDj+TtPVZyY60AM0PVaZC2srngv4I8s6Naa/gQtlC6s9VHZkgSu2mN7vVIIzcM+hyaLC48NEOm
UMswC4qqLrd0DhsH9gPSiSkbTQUiEtVMUHwxAMZMFR/+NaF4twkkaJpj3U0C2sPDxF8a/o9Vb1oi
WuTOIBB/uh6oGM8pOpHcrzk+qPY85mPPbz7ODyY+CQ0pFRYm2aUm1ysTrv1axoNRLcHrMYrhov3T
7Njm+rhB+wxFTCTADTCFCb4OuABWYBwjN45GIJyYAXCgu5Zl8W44AA0yXzOOvTtPCD3IW4+xeJQ3
E8iISe224LoOZUdHNVaCdKoTjUFSkK6NUJ055N5vlumXNtytNj8HxsKo3HkhmwY+dpW/AYbQ5grg
Zy4WgsvoZgVokK00PcTUqBpU5mg32hTiQJkVzJ3/o4Dlvg+eCfarFsoAAoZ3OAL4H0ju4O8HdV6M
wq0ItaCXGnMS7tWYaVODcHICImOq5Hu/EFoglp7/d82QFpSdyDBjfhSBlAiwt8vY7jAeucgCd++X
5nbvyGmu0JZc/w+kVUPj6r4ufQjwWp416CTm7S0ENb9GNFxaERGvMgg9RDpsprkPWqsU3NdPaykW
pkfZVfUepAs9XvxBQCT3AdUP6pE3EQ/ClGUOaUyr03eoiwgb1tRIZ2totaJmwLs1s/khVCbYkF6h
hKgM/oAjEkfaSwq1jpG//VtbXzHkDvpeAcv6WvOqvb/ddPHr5a5KvWWagMjOA26hqpXUgeYjshPL
zKIHJVh7ZF6qxmPffglueud0hQ2wXC94YmgK6EoHETD8CypSM928BHUWHnisFt25ceww6RG+w9kj
gqdPY0thzZJXQ+o79H+l4FX0HFEufYMGtTWbE6BcVzIBXIGgJl30kDlINWGUwZmH6d9J7Z1kFhv4
85YpW57zn71Rqwu5ZDxdsB4D8W4sfvmxzeRxmWHEU/ZGB6WOlcdMNdUS9WUCDErsR/ju0aVbPGpq
f38Mb3d1uxJCB8KQHa7o/+x741gvsHcN4azagWPkSuQsaXIkB+3zSsCTPKVap8KatBfUIqgyI/N3
9actJSqngTSSLhZCSddlcPAkTVegRHgJD4NY+ZEvo1+zAmGarmv5aN52q4ctve+a5oBeT81Sr0wN
0baEsesyTEZRDkiofVbAoCgQcIxvEW6urHRYa3l8Z0sURto2ZdyMq9U3BtuknKcn3s5C/cFJXokk
/CBoD0SxlWAfRnH47U0TyV9HV8nGyptVi3ugPx7donpPmVfFm0PwBAsOcWWvaOta/qIqBT1zMYcC
Rv88RRJXSNc8ujWRN0hPJVqTqqckhagFQywJ0nsN5LAjW8psdOKtA83k34B/n7PmIFyL85UVXCMa
ztSJSu8NNoDXAv9LlSPU0dpDNFYe/hp7LErhfqK2Nmy3xzR+t20dS+qauN6O/w1eIaj0SKID7qBI
TfzY2TGIDxA76DP+T6AAQQwXps9GU+dIZlLlrHkItWJYElQbx8VHuOsx/UqE2yyfdtNXQ7u/y1HD
dkjUpj5LRcbesCRO1bKEfG+sQFBLqEVL78ndfKs/y8Gm4XiqCvcgS68IgLcKBllwhQ3mGxHLIH5J
OIQCRQ4DE7Y43JEP6YEn/GGXBSw6KQA0CCkBtjDfAt4zdAoKVMfqhHCKAx3I7mX8f9+l8F4alUvo
KTxYvPNCWjGveKjIj9LPbEpiJvLJCa+HuZ+1pXn0HmohsEHn2MjLwGJNBkJ58Nl5jYxMrfrkHa8O
IYrnT8mWGc9xa7w7XzeC8JX2+vL9EwOsM8sEhaX39GPdR8+CFeGJyNV34pA8gRyk9AZ2gDo5jeVQ
t1EAbIDE9ryO52vJx98MAbrquWdlZlrGWQTERMonNs7VCuBG6C4cFwXfLqCNEN3N1fmU3H4PXbFR
WjO3kwnoQlgWfum7EWFIwr+ao2GBS+gxa7gReaKeebPyJGiBMArPvxwJx0an+tTFQljYDTyRHTHp
mJYR0mwZ1YKuDpFQBlciJpqvNb7HqP7+s5cyeIfif4Y7NsAy6EUQ9WLSkAXhRwx+oJTlKBJlFCbO
hrcXFpHFc44UrF7brjbrTFBIQJlJOzz+R8znTebq+9V6JTjgv7jaG1NsywLNQNBYFl5n3zuTyJRz
42KP2uKcEWk2f3hoUUnIgCb1d0Y6aTJ3r5fHQXJW3AaRajDJRytpy8rnTsJRSFsaR8hJHLQ218t0
ZLdHQRHORi3KkxVfWxbDGPz4INZlgOWfM+atZRv5smd8BAdGARWV5LUKDQ5u6z4hxfSnZngftfaf
OQQ8drqZmk/YCHPl72bT27io7v1vB79xvhR0Xgf0MQ607BpwXexep1pU8wPGcwa+jZo+qR7/nurW
Z2mooqsWKZSlM//oEhCwaBVUk64Thc7ENz138wM9dsHtQS9Z+qzrQDdQFKsqtFvj+863qW7G8vn9
RDsOxVcYzi8uPm4AaojYidPmOOGHE10XuKZY6Mh28Wtae/mJLZ1sPWanz6ioA3pjIImGT898OYJ3
YJXu/0xKfFvflD/3KwH++ATPN2vgYsK6Ii52S3FoBRELveBn1fLu9l8a7Swqtd6vhgunubsHYZo3
VsV96/Gp8ml3ZgDVyvHOordxWNCuO8Fk2g68zc+AY0IZ4nrDePDFQRnkssRqa1xxPQB4/XDJtDSZ
cRWM2tq1T1Nr47CzDoFgHhP2su8tIamZcl7wC1UHmUX0D7faa0eo0UTVm9/qDZpv+8GlppBuNQ/q
5by+rB+u6UyCrx1O3GODuQhPowNWtGEn49Jk3r5Xlkel9albsMTyebmJGOO0CJSRZ5hI/KQ0U0Vo
Gf4rDXyfCXWk2MFHyX56FnEgYC0nboB9IQ7pRf2FgGZKOw1tajhl9MRdSvcXFwytY7qNf+aQwYyG
GhIgdzXWahW+OAdk7m1SUZcH8/e+U4RBHvKnAG1aUuP6iy6fqLIVgMT/ut99vj/jeqQgIxFGL4wD
suOG8TL1OOnbZNJXN6TEgo03vgzkDSVfznXP45KiMq6Ub1cdJRuef4ofbJIpw4y/KIrIeK1DYQ4t
Mx7vT84kbgQH3uzGF2/NhB0DATv4Ulu2n/PwFNPUu4UA307usWfUNlZv+a9woYzSDp9KmWJXa/oW
OBzrv2fmO+jk2q0WmFSmZ6+LMB3e+t8ZENTS7QDS4ztVW8tZOrLkCppoJTkTEd/PjMcDIRdNuHR1
8Uv8b6efCq4aBUW8RrtaVsEIKZy27nO6BIPP2PFwliN/RWng59dtZBNHIhIM8zzI8rVGgVizhYMp
1FLfoVDKhZhdkPVYdl4zC46gc/DUce9VNpVVDJjs4a9ldn42fvBxuRbG4CSP0VFhyIDf4vxJ4deL
ceSiurdgiTYpIoB1x2tu1TC7dB4tuJh1pTv76wbpG9r8FZE5mImDfF4CGgmQWig9jpW2LQTGqO66
F8NraaFsbDN8lcJaucjB/OUSGyrbgLKs63J4u4Valbnkd3OLEC9HvOiZnoWntpIBlisSIqA9c8PB
TI0g2ztBaJyZ7J5N8/EWCSqU+A+hvfqNTn2PwxHe5KSCAnzIzgXf1+NRvh3kO+23foWYwG3rdhVu
9YRJOyRkq9oFBizjDrdwDdSinBn8kigxM0SY1hkqqwYhmFz8SSXcBWdP2eR/8zyiUEjXV+YEPpAt
IZLQp2T7poXbW/fbRKxJThMUrblFv7XbWPTEjd1lwvx+XAwOMHlU6146gjiTZdEmUQJfkn2IpAjy
sbN/p0e9pes0EMAxIDV4q5xD7m3fpJRcUFFlFhs9CO3LjTy0F0sN8NZxjWClbwooeCKKRow8tyjz
wZaiNbJ5X5YKi46QIpzCOq7AjRR9zBYNQo6uMTRqIKX5PMg0jH4FHUgUgl9lfBEKcS38e8uqNzHb
FNisM+iqwuzBkbnYtAekU0vnUvsBxC9sW7HqRIbPOMb8/DoD+vij6qHcBy9t54V8SH9c6Rtqp/2g
Xyy6v2i2C0/6mHZ6LkHXg/mxuzRloy4FRa+bIC0l6YYFyNF/amwtKTQaP0F1ai78F1u9wR3TtzNx
NNJ6OprlLVLLsK0txHesA6hfSx0TRMS8mzER0T5O9C72KNR0Gukw+2fqjxYTGTytMULFmX7xGmDy
EjeYTiqEgIpZml8NQPQRtyqtpkmWGm+3CCyCgkx9fLaqt617eNJKQy7dCNqmnj6q32FlJ2iObb9P
ZDVed3yxC0p+9BbUpIHdQeeaKhbPg+5itXeWlBEhPKTuvUD0nW3smSxFLfmCQerennLSuM6cdtpG
hWkvK9sqVQplhiQOquCSVILDv26Ni/uSvxtaLYbVZ904ubnareJg5U+oe9nGHppj3uyuJAGBb78Z
4kGojgvMXitlGAp4bw2jGDIUHSU+kvSoCgVBi3J30fb31CdCmxrIvT0f+mbIfM6F+O5VpusJeevI
xfu1+ikkpOqustLlpY1nzQxmKClNvcV6ckprF195abnZrae8D85Z3DS5JTpDUmppYM6h5FZvoiw1
aUYRJLhcgP+ihYu0YA844QCBUOwxWTgeApEHByXIdPtpm5uI1iJ1tfxK+TMwzCNgb/C/FHjc1CdA
POQLaCYy3ot+06yUpRJFlJkFZpJwh8AkqmXCWYZnwniYh6Hm7nkBY19qemD6PEBNsx2g/4Po8KuA
L3FatA7ySe+nj2QUlYevBvvoFtexYgCvdlnVRtjo6ozaGdilC+mpsXL8rwRSRzXx3vgXM8vAf7NO
WFRxSqBkWQYvWfvLeLi3BdPfOL4eD6n/wOqZe0Gu4brJKEVAbt7JggsAxQSKGD7dfXu/yZ8ECjK3
O7xMZfS2OHoz9i1aoFHbNr3sIKVOdMxoprl3yBPH3mOukM58ZsMuG1QlPAf58TQBPWnOfqDk9EvI
Bjhhc7KF1G8BF/ugGzMRUNAVGkuiJIK8M+A2VDeh6z8BY3WWD8Tm22VxgdCrY2amMv+8ZHvCB/Jh
oqXQs+JPySxEYn0wgtNFRxnVt6qBag/+RvsiDwEgNCq0pWmFw5wmDvuIQ/1KQHB4ai2BZiAw6KCr
tg9sJvnJQCixzWRE4VDOzlMrXalJ4j2gywsHehln3IFJ+BCaO09Fp2Ha7emLqu5uGCNyH12PBrPM
l5qSGEy/hlavyf7wkMDwsWPLmJJs4vBJnschA6Bj1sXaSbfmqaS03JOk2zXxJgekxzii3RHBJ6nN
MPyl/HHX2d+Naq6NwXCJ1emJA/1NTeA8O5D4QHnrXm40gy+xGfI6vvRVF9PZi2voRQl/DIjkomF4
eHJtDmbHFbooi8hU6RJsK42S35b3xj29HEXPBT/iKK7Y9jD0oI9MxVZDZenFbDYpcGsgfUFqkylv
3Ce7B2VozFHiD8z5a7CVAx3TqWpZKQbsb9Yma9vhcGbPUW5GbV0squ9460Ny+zlj6AIB8vNYj+iU
uIvJGl9CWBm4yOHbHaYCuCqosIQ5g8BdI46QYGaCfykiPhhTsnWd0GKxLy2oV+V0Q6cNY2OI5KCo
4dxHZQdat0vUC7d1H2oR7tDWA7EbOGpq/LV/T56T9QsxzFBxwLXfp0SQw+IMXM4j1DSzPVwVNVx0
o7nx2Bn3zl2jj2KuWaHZLPyB7e/B8qeMsRHmqbMmASuP40W6yg32p6zo7zewvezpuy6fY5FAMM3u
LgRktz56Xufj4mAipSWkxe7W1ziCIZVE51CTocl3Mhhzi0xBeVB/NSqKsS7q+3LYFRelvqSg659R
taXBWkMEkZgIZc4dihm4riWlpzbDQsJnJJW4aqHCRZymQ4DWop5pWJEwyFm9KIptZ4ixfYftzOMt
6kzj9Sh+NdM0PFzlUtDRVwa5eEy4SLJrrdxmXq8X+/YQH9RvUK5VOahFtV1XTGRcYjmgACfVF8We
YZIlDOJrYl5L+BECCUenltqP7gW4gpyvuvubD0a7j/GWfh/O4U6/YuGkYtZbBZfnruZ+ptX3C08p
PF4o0v/aXKzWJl6BBYW5kRLVF9PotWxPIAIfXy7Kryxp7Lzdfn8XgtDy2R0aynXjkRCOKKnGKell
4KiGCimgBfR/e1LDwcP8tayJKNeMB6QWnSENCaziJk/MT4QKuMLwNiGQKzVWfzh9CXcwdGgtGtC7
0dViujonF4wPhFORSA1TRZQA5Yvciox0Y3IISGw+fHG0BRWGRK9xzqVFq6mjs+hqYMJTYjGwFffu
bwE9jB/Pv5pXjpSEdPz1sYgdX+8mwcOau0ZbdCKkRfnTNQUsiJiq14fYopQcOxFp5tzHXAzuPVMr
3rfrbjYNsk91oHTbAeyRAbnhKxf37aUCxa2Ku8H5S+8y21GaMPOkR1oDI4FaDysRUumLfsFOZD3Y
8D2GgfNBV3t0sI0vYDSw3pLFzsnGirzoZs/LVVT4MlTeSZDfH+z2QdkSY4+21okfFH7KbiONnA0H
1jmn5guBHqdimV8SMQPvvoIDNjrowDgRBS9KFK3JukisiSXesxXpNGp3qei4WxJt7ytuS8uK6Ci8
fTuaajH+7ID4lwOYZwSCk34c/qZyq/O7xxX8ev5nDWobaVdpGZsjhLH2aZFJ0SLX3VSaQeEjt5vf
hli1E3tr1DmzKWL9Lcym8ADIj3vD0Uc51TCY8ldMrF/KwUJPllYrMPG2bbl8/b8Vsv4rgWrIrixK
Cs8BUSya2sdCufohdd5BuXezJ4FLHWxoNw2Q3HBS3LWmWIaQvXuXiKeduwSZyFmTLzEMs4ANIuYa
K4rUuW7e4DdvGDTPriDD34c1vv7+wlDQXsnoKk4ISeTRebUKNhGiOfFJxPrbNFJUPwrhxd9wuvtp
jzgFQFNfI08QDwAEfCS3w8xJ8w1ttFFpz2HuKRdAhNINFmXtKUJ7B5GgUumHqwrxed1BJ9iNWu0t
6U6luL6qC9MWankFttpEFfuZjvxCi1P3f6aWdtMN3/fcWcczmKxVTTJK+ndXYXPbZVWp05uyICUJ
RM63pHo8wY22KNzTRJXUqWNQHAvxVX9XAJ8KBsw3GErAffhfkw79fGWPk0/+YjuI6BNTmT0uVLjd
xAoyeuPprJwv3HiVAcfXDTKZJV9izc6npGdT9rQX07k2TJRnl0ALnlmpqB1uGi1q28al8IQCzUrR
soHe0QDkIfL0u/xOH+9E6BWTpGvMItQcj2fAzpJcaidVwwEY8IZydAnnWTsQUi+x4tPP4G8aqZ9w
pMfzyuPVXI/F/XHHs1OUQ2jcEW/34MgVhfo9B5hb93B5Xn6b/BqhnIAB142F8xCG2SYLp8veLmRn
cLGoPY5SXNLMX+G2NU0h9ZviIX3GcDfr79bhJ9n544vy0arFlP9A9vMh/RJStVQ5ek4KCKdiWDnB
qopiZn7vUxJiQrlTLqZb0Kmw/aXd38hYOz0Akj+nAVG+T2+sw1mOo6vDfJBs5OQe5eF+5/9lwgAP
ImPHnQZRYUV+qyrzfLj4ZbyxFCbXq26IFl2L8it7gENiFOAPcvuA+qkW96Ae6QkqEgXhU1AMWVn9
Xh6HZMYPMwi7hZzOTOEH5GC82JhZ5tUvHb6kJ1BfpMBVjOJXF+HKaDbimqShcAq3Gkuojw1w+DVi
3DKYgi5zJxIEAHDsTWNyr3KCdGyIuga4EEjy5CwB4N7tYbV9RVT1WyDoM5ap5xBr+UpsvxcOQTcs
AAR9Fs9l0CB1XxmFcb0qdaC5CsByQpQoLm2z0bgXKWbP3v0MdwxHuAR5rwu8/YbKcKV9YRWuSsR2
yk/U51QaVyCqQ6jr/r/1ILOmuLJMMEwCyIjt5IBGNOtLKgJ6uxVl/yJBCVKMWkDJVSBo9HRFLwU6
yUiIj2DHXURQvUHisKzH0lTDhvgcO/FPYe1mqLCUsnTSFLnxHw2sZRb4RAzVmhCy7Mv5jDvRVa3W
j+T6SLvng7T0eykOH04NUZxA+PsOUPPcsA0V7HvQQfbI7XGtpuyjJdkimTYcXCjw8Kz0BWAAjL3j
3OzC9Moa0VPI480TL/qQFp/SieXxIAgqpSeRhhCAKyRX2agILlZTE0jArKh5QGk3GGsKU+CUsnoH
DVTPAXsZfTxbyzFHG0xT5DUp40cTfVI0jz4CCWwBjk7vp+zGPmOWv97FzUql/ZzYt0bA1EIVnujB
FuNQzENqwU3L6rMHXbsO3BgI2llMVW+vzo36/iE5Tnkqrj8vmM7bRXW1M2PnVLStNFf2Gpz6XpwW
EByLbDideKrJsvN9HAdRrQG9gT65siCtsFRqhtHFvVnuwEPxyQ/5Cx8lpfgjASOkvafZMy8QERFp
hkUhLzHjOk9IPsdxjtZXs7fS9v7kjQIJHLzu0myO3Gz1OF+XiRe0OibeaOHeUBVwOCGHr1vNLEKH
qhFNQAbAxMigoLpcp2D89tIJHnFsBFiuafgGuNN/duZyu28qPcam3VhWAffF7LUpMqf6J4zvk9u4
43wqLfdMa/NrVcHn9kS9tKb0wps3mobiT9AeeEUTh9XDZZY/xKN5Ll6r2kG0Ypa6/ed7w+7EY3OM
imt/j3n2692MV5r1katr+eQuHOzbQKGpgR3JKICE4AHYLJEF+27uw0kmS43J30UGa6iygJ8MXpN5
TDh73dvoq1URIo3Lkj+Fkv8Ri4bFOByhiGY+s6Jsz3mWPGwzE/43yzuavdkq1UThD1uIkpGyUh1F
XlmqklxNIOQVdcq9MOyHTihoyNGM8NrHDmAVjKES1Q84mcZIcnEKqVj6sufOhZXPYatu03xBewnO
+KCgQNsdSZaRsTF3KSZbt7iS+BktTRekPiswJbgkQWejLEvzhLbNhrX/HL+4u69bGmfSsxk8z+Dc
qzmTGwD5WqalOhJbbyKlT80Q0CxEwoA04b+a54G2jEcfp7QaCUXHAHDS/Qv4pbfyag7L8TacgNGs
CON70a0y4jKbp26p/TzhPhv58c9XqoFC10GSbZOjFwFK79OzNeBp/mibfG98t+D4mMzz9LpvtZba
6kLtLKlA0Clq7z122jtFC5LiOEUSXNukUaiEt2GpDWgYzJDpc2AVhiDEbC/amSuwD9q474XUOXXC
PdhGCzyuLeeOfiUICvJUjcdL8/aIP4+DWhSnB1ytXFPW2aehlNZ717ruordYEQhwQOtDx+R7mf3P
Bj0F9gKts4b5WWNhNby8/1ceOsyGWNItSgweuoDFJY/9kNHN3/NcBuXPZ8kuy5z+zpvuQpFP3Qkp
PesAdrbFYDoqSxq7yZqX8BNlTGzjyvEG1ieox1Wq+fKVzC2kgXeXSPwsFaikzzuwB5Kp1gnKMP2z
+IMXaqFm+xY63WY0b0JkzW7IoYz3q1luKis8U7xhfi1TgNSRxtsMrZApCQ0uxJZMjRjDtKPhd52c
mumbOmkeBK6h9kEHsfoYsFmtNiI/yX3GvODjNZyaiVu/tmLT6HQLjiiinkc6BSydKBNYgBeZDr6p
sHcU1EXkAtvamTZYoGQ8DsCp6V91ynQQFzBow0lNEkca8swiNZBfQiO5MMzixPyTrgDgXfaU4d7Q
N5FMFWthul+zxRlL9MiWbmE8j9OG1E//aE76+dX0rMFk47nmUoUBvChL3TsTiNPVigZXVcv7U7G9
92hLPFUBUJh5qa6RVG46ZNpohGBj4Zcz97QWAZxRm06sp/NlFKnr24qtI0sAdoHjW8hDAY+5h9R5
krJiOaCzAVoDZA0KDpZmBqlz69XmLtFZaFbqUfNS/yj14dW3v54zWF8VLrwvYenE7GD8TpArQIZC
ICCoaSofPLN0Iyj6gVKciCsDQOlmOHLPka80+rgdr65KyE3USydF10kgsfPpeBhph3ML/FqXBU23
NIL5VY9qLm4Wa92ZUqeR5liFlmgMdKwhoh6HEkC4SsZbxnjhnlXvqNaquIWNbpba6td/yqWXywh5
fNPp0RWX71XqeAb8CHPo71hOWzoTwY4pKkQSIVHzU8BtbRca0oB8Hyg2uX0ot65y9Fj+mSsxgGHs
3PbroizM0bcPAMPSGYq+B3fnxBHdjFkEXq8sJAltjt5pJoJiP7ynYx6ipEolSdOIffsbo6gHhdst
NKjUjsJ6ThH165nT6ekAUYukgzocCHtAXx67Rv1r+RXkw9rTu+d2mdBLWdffGkiCx669NDHpVojE
y6K4m8yoVPmupNiJA/GepaKp2bWj3/IkJ9n3k6nLFigdySUJBw4WW16X36mGN1xMvGAiJWX8JbBC
xIe2SuuLhhFtNY2ke6L6hiBB9cWVIcrZgWkE54X8vkNGpOP4k375LvPnwl4FTxUqMzeG8a2GvPqh
W5LJgf/dHN6uD2W6LLMxFh/YF2MOwDg6sNvcWtSsRnWcyrZjN9nlLXaL9XM4zrnSCWG2TF9wVmF4
xy3X80Bm0THUXE2fGMR87RtWuEfYwI4qYMbBSGfmHbJlsZ6MkZaVKqObLJOtQy0HCJ8TdpBTfTwu
jwq2REx7m/MOdlYSc6hl+1u4PAPc9i4PAvXAX/D9ifzAbl1u7vuvNOj8LlehmSp3Jd5dM9rovc9t
c9UwxSJcfa2k54R/VWfwgcyJv7fdqrP12UcfvD24WPdqwGDLWbzv/ANRlvBqq+326w/sO3ZdDDa9
1O+c4lGXtYDDdf73FhDIHf5yLsL1o892jVHWXK7kitynX86GGm6mm+niegQN4D2chPErXLuEQgrT
9LllEKs5Jl2psqcwiuagTHO6rEFXWE+MmxnyVYVQrrpoZ30HHYh7F/TDXjX8v9AbTm/foAkZu4lk
XyfY4lSsxOuVChLTMPZ28lkf7Tmi7tZHHrAA2ey5xmJwGebZOViyDpm6GLLalVXtGEBc9kFEDpK0
nlvrwg7arMxQxclyCSQ2qII3m4MsWXlj7+306M/GARBOzvR0lDmyiLumpA8U2b/Jw0+kqsHV8tvi
h1hs+IFTxq+AQlLHhD5anYB8q9FjP8AnHywPlwj5J/pvAzdB3YTv6mgJVjTa4ZRpwXVt3UveROo9
RoNcUKrGngLiu4qF8mwiVDoxta4gsO9fW84lvALyxQ7AsZpG2XNAXxEVrUt4p6XE4t4pxCZPW2Aj
ZgoCfTPvEOBtiT3MKd523PJMEdxooZ8PaMJg2I+Mz8Scd/0GheKbjZ9ktZu1XU2sLPXNL5DXUFSU
W9AC8v4EFmNQ4FB3OQpl7g8r6vTrDQJxXqFfi9fSw517OJb+Rvl3G35rKZk36hrIbw67ervqtfKv
O8RONv+wPoaVpTALFY9h1C8IEsnGou0l1cuFDflj/zoUlGIs7CjUMMQ2f+hlGttrUVecXyTAisl0
4rXTHyYZ7Xc6j4WwNv9fKz93hWXgPGMvsnWcJ+GzZwEkctfoa4gDkjGyaghl8zup5UmzP9CLlENG
naYas+ds9v7vZWtKCi5tL3ZpDczJCL5b1pCmP1XCTDuhrTcchBc62H14eatUe/PAy2qiV6xs9lik
2PN+17tsD5tZglMtmbyU+QO8I945r3s0vww3XVIGSXcfZg/yYS56/JW/znlC089ser+uPR5NtkPZ
SwG5e6LgN4a5pa7CuDKg/J9hYPGwmr9Yh07Regu10gpE1tDDcQ+Z8JMPK/riF1WfyS7/Br6rdU3C
t3s73d5BnyD8APJ2VJ2EPjRTQIXiUmIHxHGeubebc2z0LW8AtwtHgdrFDYKRNnPvBVoxtti5Lev0
xB0+bxw/tpfzO3fSxQ0vnLcLqK/ks0+PyQE65OsybQExMigXCjvilw1D7nYb6HTnuvYl6xkXhOru
Bd6Lm27hjqY6IPS472kCsXV+/bA7kXbOVMBirXpxILQjO3Fz/yb6XF9DcaPGGcbl/52KLBBG6exk
LwMrlrsVj7Zonq3vCSmT19hqmFokzeal0US0t6gBfLpmBbBOZjETvTbHRjBtLRUfVWJMayzps6hs
cH0oaDrowq0DtTvJ91LOW95R7m0YGhV7kFDTtxc62yjm0Mo05NM2nXX+a0uzOIAcO6BLzb0Drjd2
4rx4QGcVMelM6gb32RjYk1FjJtX9jpYUd48v/tyo5Pu79NZ9He3q23Ujp61AOVnHbTPDbcP7ODq4
s5fys1mIpXZck3+brNKHHfCMnSq1b56/yh15v4Tjghh57oCb8Dj/wRF2pGYY2pDQaKlBrq3UZMNv
GyyFq7Tpy4oTJqp48EBBP1dvkpCESHQiFoVpqTWgnbxDkCAkK55v5hln57W/4KXNlDPt9rylq1wc
6AsSHM+wc1YmkyMoorZf18O1u/3z8QhV6gcCC2Bsi7aZ449sbSQn/E5ZzFOPgAVMKc+sEwwqSdH7
L7FDooX+mHTuDoQHJ5YYb2bvNZPCkLGAVRKxsWQDdDCl/L7dItEuKEyrWLgVNgtVH6eQREw5hqbX
O99hkH4yyGKodjWAr9CugGN60cT2wJ6ExiHmKFgfL4nb3fcm26DGdOvKcGYO7UTVyK8JGXfF6kBM
rb07J8ZrkDAHfUtYAmYlR9hVlUspSUsfXBHyWOGEbZ08JKnAodPItdhfUU9crXXwD63gPtYVH7G4
X+0LMH+I94PLS1Hl9J5GYBP4KEtbiSExt00mKbFMCOdvHmCtSk89ML/mEVekT24O6bX2/577cZhd
BhcPCo107GDZXDK7uZhLthD7nL7qXWcFDoG301/KEaJFp2/ctyRlCmucApWoY49R8GuYA7wfgrxW
LU2k0Ouh6NHGVOchJ7cFIyx6tZRBhl6p2MbW6vlB1xHemfO/P5Ta0GqVsq4qWU3hJKHPzA5RZJ0N
Ea3dkYpmER99wkdGjM35m1G7IhYuN8rRyopxPR4GPx/5CYpfHt45GoTum47wkKRce+CNESbbBwXF
Q1hyVLIP7NCBuGYdwSEP3dXw+4+NQTi1eFT+PFS5L1MEC/5MJRTk7R5sD6FQo027/6mmATGFybmD
cXZU9IONgXuCxUM17km2yOc1Eg2MKtj1UDkP/c/mX2klGqdp6Qb+ie2DkBsGpINV8W1+8DqomAHb
8EV/viEkMdJJny9nu7ob1ptfFK3n+SLshGc4WXczaCiR1EzYRIZ/Kh92sTqRJWt/pQt1Pt76atYH
urCKmJNgFnR6yeDCBHczL/EsFMyjlgVuI+vPfYq8DQ7Vg19F2fF5KwyipKqitsMDVtnCJKRSvdg4
15WohGmFigvZFnZspioaZ6b+IaistvEnl8t1qcm0w3yGbhYsodhTvsfn2aohYJtH8tIukJ3yxukI
U7yKWTYBuv2zo9DqjcW/fLOx5Yb2iarkT93k9UquGWlyEODtboEovsC1bTQjSJh3irC1tQl09i9M
y3z1c8xr2YsmAk1WdUAHeet3dRNoP7vIcrD+U8aLgay3WGVa99wvgvyBpZz+S5l4o6STz3cxhVio
x6yGCqHXGEZOyJkrH3tuY4N7JZbMdhSh785vjNeNNvIyMyMh/HDiJdU9kdE1E9JAtU/XAjGYeyxA
RP1juGWeuoFNh5+c1agCcYpV6b2VfaFa88x/j/7d2BzByOqU5TFxkeW5k5BvgQcO/0WYkfl0w1BF
AesvMAgygkfvvX7qIsCKoH1g/y0QY8qwaXCwYr2z8bKQntSrrikpylDra60Bg/qKw5ZzlqcZTXAJ
SR63UP2S2f4SrqoEAAsGHCLrcCykmM/oiEWqirFmb3HT5BXSdhx93V1X6gyRPdSi/1OPJoZuQAOb
tEdRn77jGi1fjKzdQj2sxKzZwFruUT9zxMAYGnHfdEcNTZVjFZugnDXftCL/116IvoTzrD1gNgvG
jWa59yAo6U9w8Wn4gaET07o+7im5Eib3RcRPy25f1Vi+cpwKBcLoikLsqL2zrKs7/+x+0+VHZ5Ye
sCeydQQPmXwn/eQBu6aHKTkiSioHOJ6XYefR62l3obrlAXwSdKztV44kKcd5ZO4NUrTFHpwCK73l
y9AvjcFJlgg78ro6nRU3TM9w+HKDd0gVJV+AnAg1u40Ja5CWGgouGgCRLQmxNBy8hA4/K3gjkiTo
47/0eBFrUjBVnt5epQG2nvQtQOYnJm7s4K5lM0D32s07Expbj0cNES9kHV9HGYe/KcgiFB8LJuM0
Roqo6aLmOjE5Rc4O2bdo66NA3NOUtwHT2b2ozApyaW+o4HMphxnO3Pwh/DprIKN248tut3Ocqc1L
k5Mqm/VsYHhrFm5pG9jEF44wja3Rgl0NBi25ltwSJ7AhcqsmmMe+oxWgCF1qwDfClAWH8+NLqALy
QobWzMYnWvRZCwTRFZNXgDD12zAhRDTNnfpdFg+hYiMOZ9837E7XfclDRTcG7bgy4IRESlpez+H/
G16kwvQfb7jzziJe6M9behJ6l+jKmck+ojh3nmmXBQf727wbgwZxP9JseC92j/RayO60VmC+2Qrc
znjKqCk5GJTB5+Uvo0EdVVOsOf3UMAgFXGbaqZJRzdUNXRbvz8yBsfGDrBsp9e5BDHvR1rzXyZee
hyNv5/Oe8aqBTjUojnJlrcfSQBEUrEbLIF7YaStxsE3aq1ukO9t1k9UYglLLrY4guNaBRugzfjGG
o+/Y8LIMHEGr4g1aHWc5vhx7evnBGm8EOIM4XavwJf6sIkL+KRV8WPvyeuil442O/Pm0gCg70SEP
H48vAA3En4HNkYIEhGDKh/N3ODwI3q35JXRSHS4sNVywPoACQv+phr3j2Hf21DqjC8vNjrDoZrO6
YWdJYXv3iglwdbQVD9kyxV1rhz3flTbM4AEyVZGGkeHQvUv7Va4BofNpVZcve73HSPePWaRgOPct
esGmgXz5UfzbSIDMt+4FS00at1zN/1p2NfQifRHOKkaEEWhmiQs+NyzPNOgbNU5igMm97jJyavM5
Kd1iPIPdxQhdYpyUHQxZ/reWLa4T/bwWIyxBJdq/9JYCRqh6I+Wc4v8drF2SRu1l0e+S3M1E9FRK
H5uNWy7HBYyvmPjcUhv9EZg8PLuMijmml+tYDeBn5Jn4ZSz8WmVImmVnB8dWIpBuek+Lb67eED0e
LahgPdBBUkly1xvc94xOANbYhcH1jz7is34Uy7SMP8KY1jobQoSEJk+qNnqX/CCnZPe5KkY8HDCw
XadqHYHJHLZ5yCISQOT6UI3bYaT+NCOYwAf0QmvCqbb+Vx+nbkmDBmjDr63F+7qy+uBV7M84xK6s
rWuwP8My85VSJVojkyAOVw9sGDkewDUlox/tFh10RuUIpERW+gjCE8WHv8MdqvqLmutoQhql8YOx
f17cqWITkR10c7f1a1PmM+3+thDGv9qx1l11qV6Sm8YX3vXPRUjJtsoC2lM9JgGViTUSCO8BA84x
rdnoCX3VTn22wYPQeWAU3FyaigvgIOVcTDNLCLe/bHZS1TNOk2PjFI+KjLKGA+lZF9dSuVsOa6Em
6MPIPHtKyt03eCv3fLVJRQSpma+U5SjXcI8MxV8rAERF111rB7woIqTaKeYCUpOppbUGuyx5X7MS
LBrpLYXe33Gn7ujEstIhnpxf+unKQJyajmG8bWLz+6LGt6BRMU6/eCDeCmmvzG6y0ML5pVVeg2cw
ZfceP1XOA7de+wbJxHULOvSYAmz9ZOtFoQVd5niquIaUGCfld9ZHXVQ+LEGYCUJDqdWgj7rvns0i
HMeDffXhPK9cGv4c8cIKMe6BWekCmWmWSS3399OmFsU93S/xOOZEpvkRuGsEH9t9OpX5ToolyhA9
aMloCyE79FXA6FOYzvua4kcrWZKvYnAsRs28N34riLMZFqkRVL/gjRaUUNHrDWvXu74eh6BvDVOg
pkirH01rcXJoaKQ/IP636zgCauGwjWp8Vme7pCZy3DQh9OUP+FCAgUxMttWK2glxjE7xghtbCaDp
FMCLmoRZ/9ciaOnb9MYNQGWq64/CEqSNC/igUhFnUMGKiQ/j8RGcH6CSZd95aLeWYYNpIhuwlm7f
R9FvNJ8RCIpMCN4zf+9BYBS2xLxm/WUxan/s3DH9YnrZZjUBg9ZNKNc7EfNFZVe0s3F5VG2eOw8b
xBstOUHc0U8i1rUlgoMu8zMLs+butLd3ePhdu850Etu7fhlXLDV5bWFw/77cU/DV2zdP+GyxUTm+
jSi6obfq5/zkQYrkBMpA+Ks8KRg8fknxEoYgdeW7LDop+vKg9yReWOMksIv8vBsarcRjhXe0/86T
/3725T+rh/Q5TenmgZUMXEKBMsgl8Xrd1X574caZssO1CgK2P6CxN4WGkipBMJiaQxal5X6fRVyE
gVW7+H9Ga6rqow7zukWqR0t0g+XIrriEA1b40GapnyLs8tWe7hfubSEm1kHmhFQFrNG45cC82956
g5UFcH0QN1ZkpdhNwkEaEzVeIIHdoFrGkC4XjLmjucWoD6pX0iCZGp51ekRKf3i0Z8rw3w8WU6PG
KBpDH2SK63Wus6ObOWh1rqnwJSspLEix6vsg/fII1Np2MrQAxN3E83ZTtRb3UECVkKoMjd/fX3QL
UGxpsoF60jHgIGKwnCpdc5leM8wYxkEMA/VMVlCWyzncgNtJGlcGgziNbUklWpRwo91kpAdN9uHt
MFkof3Q6MAg0koKWu5zdE8xVCgUKRbkmiCKRHPZcHV/Ch3SySktSfkjYNzSvq5LMIxkRLgqD3Pz5
x+IrYBlar31Brg9n1cerbHqTvuxFDb3HiLfK1bCM9OZ08LgwYIfSL69BRO29TNyFb5D9X27pwZCQ
+op9r0T/pgdFSzenmDoAas87ufkKtD9S58RLlVhKgVBHcFQ3xjZIh393FPN1xo74YSwGUvtlBBjZ
bQVmzy4t71srPuKopZI4AIikwm8AcnHyl4bVHFcXBk4pJmyfN5lIs3AccxpCrOVGB48FEHVQgszk
fJL0djHc2RvBVOFIgziwaA50nEl7Oa8gNYu3+5L5k3eThnqHeNyFC8KLetpryyKuSQEBg8FEYDtQ
jm5zExcUh7SVSHlmx2PbL77ob9ZlYWaZ69D97v5KE8m406Cjfb9DAUUK/KksT6HxLUCtDPDvBk0k
+a5YpCv8AlRtzCklQTNUtLSEJvOn6/O49N5oRApC5berxJDnr47tSX1jDFFVwsmhPYq+eiJR10VN
HbuQhQ3Cu4I9zwDaIaZ2ivDIPqMgn9vAh79DuYgPKangf2a/uawOsPLCGy3Y//eLuk+kRmkUR338
lZxYfYjG2g4yP5yM42+Qo+Bv/lorrXSwxiVKjyA/LoDVL7h6QTXu4sX39fK8k7myuO0Vh5LQ7s9O
ZNl4/+lgzeMTCgA7TikZmEJ4+UrP1HO+kiwVfiwkwmNWPoTog36s7ZnlsIdi35xrnu91LYcYan0l
zUWQGfeu6O6okkxVHobU3jeYVCCA7ZtIKrqJcOh/ubjxLwe1B48Tz/FYNYlu2rrx1/kRov6CkSaa
IL0o7zmvDa3RjsDdL+M0Al2trg2Ck36HRO/vCZ1USIkQe891LFls3kuU2KfC8+KrodKWVwE1BDU6
FQm2MUD2bzzQ0resiJALkEBJl7m4tTQDjNBcRs8Nl2qdiFGSWMyLCbYqGMWfobAndPhL9N8PKpG8
OANK3j/Bs8KpeyxHWOQuwPdzHnyMDVD7VEaWeuN097hn6tu1TuThYZfw6ZSW+2Z6Xg/+onZ9x8D1
VwpfXYx9kIJgmGo3n2bww7nASUu+2UCdkGW5rb65g8Lq2xXEImzDqvVBVAI993s5BDRBQWS9EXSi
jhffLHsCTE1ITQt1C6O5HnRCNMNdvvS2cKhotTnU1rZ0XmNA7pNFNBOhJbLPvvNHpJCzgxGdsrXE
3SNL55E7BgNp9DLOlWuCr5wqF9kau4BBeuJMouwe0qIAKi2drWVRxGYmN1hxehkCDysI0u0lPHwX
ikcNWTaooHEmfdHxz4xd4fC12kiJ6IJT0hQivxhsbp6c8p9/VcsE/L+zr+bNNfpxanRjfdAxPoGT
leoV/zsBhD0fPK3HwXDHB3uiZhrzz6L2TiAIp9Q9e9AujgMO5tv/mkz99Ppfq6Ohna4RJmLAYrnc
gxnB4H0pRQr+QCTc7Ft058e3YWGol7SRDqXvRLuSonYbs5IimFs7boqEHSZ+C0DlobgoikgUW+TV
0QgGjGrnj46aiZYFJRViFnwCfB+G5Ad4YRzpQpVez9cMA1z8qz81+Ae0GB/mxx69Ai+L4EjCrSE8
+b/367NVUonPnsnqYoajO2g82a/R9XXQBp7i4ysCTJb3PRecyudVO77x22hFJwDC+zEoyXnYwQA7
Jg7jmRxZpmUiP/EaEN+GwkWkqHgTKqXSMCb3Bw9u4gaXP8auhUO9MJ9efvoCpe7nkeX/KJbnc8Wb
v/qO6Pb2T6z1YEzAZeiWfAbiKe5l5d6zOoOUrjKOn6ZCxuyemgyzD5SnA+zvl2lnftsDs7qMHm1J
1dONvGV/OsOvKjWZKsyIsO96sIucxUyh5QeeRnvtj25LhzbodbCtJi6rbCC2nMS825btnGZ7cYZp
/4a4WdZE2lNwjJBRG6Xe7myCDrYVEIBrpw+9H8x17eB1u3AMd4xY41P24IBcOGDycunIFXlcMIPT
HUaKzvXEVsAcy0DMuHpk/J6FzCG/fkhrnkUGpui11ta8ppXEbgEAk60PgUCKahTROxPetaxSFX7T
F3UBWlQxLt8b/iwRBn2nuiToI9zgMQNVSDBA1R9k2/vE9imh0A3cfedwc2mzWMaZWgmy/EgJMsVF
sEnMMi+RhjPy8cnkFGHUeAAAg4ZDUXSu2pltaYGNxxfNEWnV93ZgZJ/nDNUnAZceh6DrcyCaFb7J
F/kqLW/XN+y1y4gPgzsfPRCIhAqPU41oDA2xzgd0EEifPCX2DzIY5T502ZuefI80Bb6oVFsV4l5S
cdNXpBzldKPUGsx0kf2vjPjERrbCUPUGHH/p6YPWL1a+ULXcN4gNhqwPQr861Pesjm0uzSzwTvKB
qtNdPoHOC7KMiPM+FiLL5c9EKCkDK6MZy+syRwjGY0iRrfEn1NqKrmnsQaskZT87ox5k3P4Q6nR7
q2YuNLBEhL/Dh2Z62c/r7l1U8+Om36KRerwNV8vsqgy5LETEO/Ub5v7u1s5PXPlIGX9HbjrQJXJy
VeIdwS3vDa5moBCl1D0FgDWjjsj0ByxWPuWKpkauoWWCzS8NM7vRWu9T42vWKgbvWAgHwM6OHIrQ
anWVKVj/GMl0omfn7vBRjbIzZFr+APWaDua9fDwnqxR6s9bs91aXDaVHBGswmoY/Lcm5lE3XJP5n
J29Rf+AYTXKxiHqtdywMsoljEJs0dOleNcpAmZCZM9BGh3Uycy9AlButbIBBe8rzmQ30VyDt6V75
2XvU3SwTsCMmVdbdg86Hdrw4fado67F9wjVkW7VVYv5J9NsIo65SKoHfiDSxOVy3jOr0C0paKeSP
LzhYV4WYtAJQm2svo2cEzUdWDI3yjYfqz3AG/5w3eSE0ryn3987ziXnyPgv3Db3BU5A+zrkJJXn2
6UXT2vnPcdtjR0Wc4iEnV09fj6LtZjigCpGv2W+t0C+x72ab6FBDSNkvQs5R2qeq7GUP739jlolJ
vyGvX1lK4Iv/dB64H9oqg+gu6gVQ2LsEt0nqzJJp+Emgb8uO3TW/duT9uWk3ovMqGK1AZ6/PDO8d
PWBLPia9WTBLTB7Fh2dFYUIitCk6iSWmdQOlrRKSafOmDh0prgU7D1H4EEkP/owGJ7mf7vC175hK
D+JZDhFx3pjCxMgPBSV2VvhnUmTg0L7z1NtCiBN+ybKQnC/zYo8hfYSGc1Ws2NQ1Rw9V22dHDld5
bCsuilbh3h/JMq2ykAKI9yaAqhV2fAhxXdrGhJXOLE9wmyclm+pa0CnJnTBDsFlpxS5NdaAHPJ5k
nVx0n3PlY7ST28z5kRcBxfB4YiylHRr4Y6OqhpgCdGW7v9lHki3ahHNVGaL/NOZ1lcuSyC+euHf1
LGavQl45pgVnR2qphS08NQ5BWzoxLGUHT6kK91PbOpbVis5+YeJXfxCDrI+oglmriLl1y4HsTmxx
0Z1G9J/LXAol9PF/MmDYDl5ltdDyX0G96ylVLvo4uShBXTNghSuklKhFfpL1PnaAz5+a03w8a0zh
ZO1dCmJeZ9NXM117H7uDF4gulUFRPZQJ/ggfMbvQicL55XzI/qUWrxJixH7N/caRRHErtCNV1ltP
D+S7yKFs/LocKTXUSpNQx1GHKEGcO2HuPRjP4yQQkpss6WiPH0kIAu70nIUFKDgXF0Oxx8DHj+51
b9NiSiGgR5X4gzgcIIHZpc4bDmSzYgVMh1Ds5vp6GHwey+6hQH8q/VOCTFVcg9XDm2bo5SqoYEYn
TPrbK1+XROE3K5Mj7/som31pP3Ve+fYioHO2QcGfgVtS0zd+t8SW/SDawVNsL+cxWB/NoG8nmXpH
yUtQtOjRAEukxR5K3LJnjLs8JycHFVJObe0p0qqeRCJPERtkaVQYuoFrJ0W3qP1C98SV6VJWdpPT
okNcecLSKngYTn4b3G38naMFZE4S3yH5hUYt0I9cInzIdmo1JOT1/2GCMucxtyzjc705wWvFYouZ
RsjRHVi18IkQxnpIcRyaLeLVZQWFSFAhfZ7D+CZeBbL1wCfgdC8dFmsn6+UjJtsa+PsnWRxZP2qq
JX73tm8zreFHa4KzZc+3rtIzyFWsp+PJQPKRWVH/mPuWJftlF5dOAN9GFLo+3fcAgOrolr4mCaH2
6O/UsII2O/lwhZFDCuL6xs7wPWXz1IeiMtL95FAgGHS+TJk0C/vw3Aou99Zlju8gMyOpGJeW/kKZ
vmWOWyT7kSu4bfyE9005s9rLzk7a/D6Q2tKGwnq2O+EfL9qyrs7WvjcvKiP1cDdzxQ5NtA307Ez4
A1fqq2/JNZ2sp3j+oupKX3XKTNcgbSspYnLrJg57O/Pl58CM9sX72r3HWt1paW8zeKXBDLZLh6w7
ZLXjQonRAKk3Z0YiXM6CZ/xeOJ7B00UVvK0dtyf++bgv2qnE8HNBdehsriIKEdpHY2t/wQfGjpnt
bImWtPj5kXT79/Ld14zKTqbRe4aLWc623HY0hXonHfLJXc6g8lCfhYDp6pXI0GzlFpyoQJyxDe1E
qDaIwN+b9L6NRmETvNTzUJFzMeWMXtfaLMBF9+pDJAzPXOprUzb4FsJ0IzSY9QmhOnD+Aq02YIL6
ztoXjcbC7IaWF9+XFy0twhBu3I8yiK62OjSmOYLASMSExV6JAVwkw77mGurZ30fJ5+nDitUoDAeX
9+0OvRK2/U2oCRmvo3j9JtZrcle1pwGHDsw8jOy7B7ceieaZjTAnCYGAhrlhb1q1XJlUzCIrsEBS
DeG4GcJ969eHmjewFhTHWKTngxrUUxGiR6pxiRLrJsfiJUthKqSo+O4mbVSftoIA2OEl/5LJbSAD
RbhhijIeGrk/e/y5Q6Mhe2y3dWAMMRrdV9GcBBnej0f8K2OzLdpOU+ubMA6/PmE/SG1Y4UxKYjRt
kwKu+WOh+ciVfgoUfeKN83sf0szI4UKAAX6DDMdNna024j2tarRu4oD3tTuCv3BkMRbPLw5T4/Fl
jV+8apnjVtKzMoDVnd8NNdCrkPmNnbwJ0zXHqbF2lKM3NqSC7lXdiNsIXoDcXUFJAGOE4QkBVS/a
uPfC2lFtSYOt4NjfMH2wYOm6iXuriKe2l6Wm7QTnnrVVThD2tA49R7Tou1ZnGp2KsOQa6rzgkiOD
iOoFMxahCkhfhbd4NCSKINeBZdZ4KFr6SRrbMt+9NeU4LM4coltjgmgp212VDvwXMNB8RRwDbAm5
IzuNVulobzn8j74lYmuanOL14aXpsF5c9pBhlTEnEFm47iNsYNKNzqJZTyu2RE0ROhu0ye/IREA8
t/4NG8ElzrXvcHseyQQpAE3U4yYuK7pwyvuPsAdVO/Z2gzO7iaThgYgGyPnbQSn91mpWAW3wI9ik
yqjTxs3J0aMOr2nQ/iwgDI0gAnXmnPGyq/WCO+VdM3TUKUgJiH3keS4KD4jSw5wjBPpXvCb1fYef
ohSZCx4fr4gUfgao12VDvMxGSyTJFRrXWhKVfz22fdL1DvOmpSXz2MxhX8d/ssbdn7i0QtLi3gBF
PNU/3kU0uNqLvGdbfJB+/4mjkcaLQvVehiuG+BKHQo+EFmoS1n018E2MeiIxWNOV9smdp1zLEs2K
qATNtdn/8lLXfFloY6oxTAwfO17CCwEAhK7abTPHCVs5+JHGcuEF1KL5ZASh2X5VPFQY/QyVk7jx
xgAXk/hK3u1V5fdKoDYO1t4Kmoh9Jg3T3ckUEG3pX6oKD4sGZOk14Jbn4O88q+e07kaP+BNZHeQ8
pmZZPBlu+VaI4SEL1UJ3g4DvBs9J/bARJZwhtnJ9VOhjDtOcQBjHwWOk/9KWd2vFC5S9TnZQOo6a
OYwi7S4r04krGEqjDs6EFQN/XEcGzfq+F/D8JdfD1cvi6Xh8tvPV9fLW5uxAs9o/12u+DcLCaSrX
cLJmIVUwx84g1b+TRvUeEfk423X4vULE5EZtIF2CeXiH18y9Sj087I8vMtEawgc4YcNTujWVMQuz
XEXbWoPih6cfDtLSxUxWRaH0Trxa+12Ix6uwVUpVFiWHBDoeDfi1uEuG0BBNTPOzb3WF6GFmiHwP
0wGPiF1ptluAZ1cPkQkL4DRYbg28G9p3TT4MucbHQCeREnghX9Lj140NaIok/z/FjmliYM0pLBxu
/d3YFVqkWhTuBl8QRmV974UzE4U5dL7PO2c1JFtKEH3wP/nRroRxwN/YD0y1QxGwSeHB/Pf4W8LF
SWzUZ3EtPy28zaGqPNyenhLRnCmxAQHHSt8z2JKTCMBJ+47ZENWkCxbHGT1H20Cc+igWWJGc/AJ4
mWJJ4cnvmsnnC67uzZSIKWTZC+et9HMy/JQ6lXiaS9P8f1DGORhrhi65UBNjBEXNYIhEIfYPq8UC
bRCHbIk31mXfKJ7ROe1OwxwO41TCWanYELMCiuEkatI2PPEaiLnP0ic4n3bphOJfc349RU+9qZLQ
ITLfcBY45hknF1QJl+GiDN2uyE7aj+7INHwaP5ryvZb6KMG694CQlFi8JgIBIKd8bsFlill5uLZX
HkqELl0ckV0jdVQcGwOKjirBtJshWMrHoC8Mai6KLBO3PQ6MOAxIbmWBvX9qnpE9x2BzBL85CFnf
K7XGMXNHvAqI0nOdBFUK1GcXqndTqEcNdj+FNW95N8Xjk7h/DSX5Tc5E2Ui3QuHfdACy3SUcDrqa
Gt+ZRp8/0YV6h0h0LUTBxyuvhxJXv+M2CM8sAL9FpSwloHwGYxLP36uSrhPm2eZKWYChK4E47NQi
QPFIw3tCdSYYf86hfK38m41ed20hH4m2DWk1JwxBfvDQyrP4ML220tpmQMFlamoaU5ATsDjNyH1L
y7x5YtfOnGcJihZq1At6Py3TyHrLe2/JownstycbuIInTiKTexyMehKUe42zjfkU81rZD9wgM15O
swolofGizs045LGYEa3RobXwBmMnixxCgdo0tCumRnV4ekFy9sLMVgIwjQ5ScsW8AFOy255xzFj+
c3xyK75PeqwqewNHhDG+pOY4YcKScL7B2s30bUiR8dY8TVerFolX9syg9qXOoA5fi013uvh5GNYa
93QL3th8+vdIbsBK414slDkC4DP9ER92EomZ+LViLz07n6dygja+GEHxJYbqTJHIpeDG/TzwawYN
YtUS6GgNCzNfLsGnofudgOGg6zejMD5/LPG6mZ6fB5yLVKaku4nTyPfnfhiBf7oCj/22L1tQoE9R
DHRK38otddfFMiu+dvUoeyARs8+PmokpG+3ShIN5jeX1d6IDEg68fcZZRDDlXqgqRM+yks6yUiPS
M4282+Pmw7STSs8zeVSZa11uUgzd+SK+kqbpyRyVCIhM9lm0pPYrer3UsU1UK2b1AWiZag74mXR2
Nwjn5XIjXAWf3eKGwuDPr6UVIt08meM8EDZ0/g9fdDWYlHmDkB/SluQQidm09z75j9wFpnujpLsK
YfM2WiKyIMNlRDRvEHUKFGuCiXsgAUqSfpuBoYQ7qI63/QJHwFWb1Jbrg2NgdX4bbe6EJaGChGyp
ubXW7gl3v1FcWZnVCozHeZ9q6BwyUxUS8jRyqcpIChvaLB6nGtZ9KBxCr/hEs99+fUtnaW9RmU0I
Q2u+atVgvC3t4AoPzHWkAZtCcoiKgdG+CEqP/CxCLGfHnUI0QZP9qylzmzdT8JeD9vueo5xvX0V/
KWRIgqdm7MOM/YZ0DnrmQNLFphfBeGXrCagIMZN4ZWQXuHxwfK/WLx2sSKK/hmWAR76OhK1yBGEY
gaLrlscGlOsuotAt9yz22kGuy6SG5E9PS2BPvq/yRohmnbhtW5zc+0S9OiPP54mL38N/vPBi7N4A
WAkNEER7Kvffec2yg1P7aJL2r9nwVFlpjpGyzSgc0ZtAAetDkkESYZnSnHSWsAfHoX8ZefdXp+tq
j2ka8ghddKBL46B412+0TB9oZTrHnTvhHLCcSNqZ42RZld2mHCeSXqgPgy/v7OhqSHhY5UvmcxpS
TNqadRcEuwL1MZZvObpb5emzpHttsaJYUiWpXV8a696/owy86PdMtOyrHYhUpPFBGkXG+YgpK2Aa
b4hIh2NzxgPgwUz3ZzlFn+vRa+kikEZA8xnUlLrt+OU+O8/TMh8TCm663FcMv5WGOTSQiKEFVhnO
kjGiXAlZOkJfsX6uA07OR+JZWN3cBEedc0iaKeEuBffYV4CWKSOBA9HRAZsBHHZ5Sobi+4fIIK0l
jk/hsnAemSfEuP375X2lgQ5aE8KJL5PKAFumbURFDtMHkQy1vLx+axyWbvqD9wSOqHe09rHsnwZj
oxH8fbtFKKn3BpjKXbgAQjkTjZsRZqtXgdWGK0XKRohqnfefxkdCzB3+BZSTp6Kcom8z1Mf8ERIv
ULM5eD1FI94UjTqijhFZ1nXMfWHpHLIOkA33fT1EwH5d8PAV2OT2TXhoYPhWN6QJSQ4yUGyy1N81
+6SxtolD4/9EUQ9bnrtqss+QmM2XKpHTTC7Gj6/q56hiFttnLsusJBBn0PpMBz2Kor0O0oCWcALX
0DlXtAuiBpgdA/UoIkUQiDlaZxDkBABZCP4B5GuN3WengB49e0s1VQznjTESHzAtf7HNfX+uR5R1
14yZN1Xj8DdBS476QszvwMiHtUS/ZYWzPhyJvzZIQ0rquGatRHNW7I6S71nGue8bmzZe13YU29oh
lZfywXFBADFstgZJS0TOyDJ9FRgLRQjBzsQw/ra5kiMPORLkEM+zaXg7DnB8VR7gmRplIt3QjsU/
cXt64oDia2LRidIUB1IJwD6h3O+uDe4dZWnOoT/VteyXr2GHINZDvki1jamyzTQXxAze9BefqnX0
PoXj9+lx+2AYstokF+4Y+XZFXb6baZlGvkJxhULzPjgKkatQJtl/XIxDZAEq1GRvLlby197wVzYM
Jz5Dxnmn5Rn3dTcbMOIlszp7Gc3t9bH5PKQX8o8hPKfq054/OH62ENzjqq2xD6yF8RWGxBrffL8J
CXFpQPclNI9ZVlk1lp9S9kZAWKO+s8NgxhJmgdvcqQ/GuGxZgiKSjwXpajB0Yby5WJzU0YuD5KXS
l9I3gUKWsihILyqBBsnCzaPfuRRDZaWc3zX+TVArdyB3Z0bMwH/jqXdaXsHtuxSfYpPU9Bpr79SF
qrowm3mpAGVl3mE32Pg66vTHPvmPANeRI3hlZz9OIlSOzuGkdqYksPupA6eW4G+nWf5V/KZJN0RK
IZJepXGDmSZzCqUEWBQFQQhMzisce62XC2TLk9cd8NDGgeKNvbr1bsa/A4PW/jExZzOCKGfuWquX
cXmY2McxYr4YQkCaTiX89NwaBpHFY97xwfFaOGyg4NTS5xIgqmuGl+QJct9r91lETjslM0fSDL6B
nH2sEncOgiqm64s2yFqjvJcXM0EAH8S6PtfkmVPGF3wwrT2ggTkhbGhWZPQFP9jwmpOPLyMlar1b
z2qeXLmx7fkzq1QlOryA3eiPt1yKvMepglt8WOMP2Fu1Xkqpe5m19PZynds3aAB+W8ciVQp1SAQz
cInsdcaG0wYKbp0sJCQftaOBsTknL+UqVNOmxBtuWyfrj7gkJTdPQlxbN63shWSyTWOOoRoE2RdZ
nr8WeljLB4pM5wkFQZY4Y3kjJAcRDF3YUzizAEW3B/RKaJBA2kBdBS2ipaxWsJMJj4IaBK5xycrY
fS6Hg/6lW0Uv36UPAh/moC+/+qPuW5IIa65SRJXB01qaU5MjZjpdWpAlYpSbK/y/csiyVwFZuY0p
SNYT7tv9zUaPi/9Vw9ueaiLQ/Vn9I+BhzDe2bGvlsxWjsHMx7LU17piKSKZECr7bWQhk0GiLq4Ic
Ohjg9ZqZvBkYqRYXQKEu7+aWPr59b13X93a4pKHx/Z/sXxNqSvSGWhSVlfFOtHpw9BAy+ZZH4IEc
7kVvAoegi9HIEtloj+ATF3KXDR0o9BxzZacVdv+uGDESdPHMllobIrU3BP5Gfu1DpnSsVJJ3Ff+V
L0BDrzTU2QEK0JpsEBOaxkHdnqslQL2TK1jg2K6ExZjNrY95tGsCvVgUX2kff5jVLVJCn1LEZRLi
p9+hdVqHuMXHz/SXDtJkWvcEUsRIZih8G3+e7fBFdhU4y/rjK7CDoZAeW0xoCQzWEhPG1vX3z0xI
7tYsdaDJCcf3wUKzr4AJ9pBAfvAIsIOxI8L3wonTqil8hG8OZi1Tq/Ngnt5engFKUBaD5fy65LlB
FejhxTOf583G88IgaTsVMCgMQWtSG5Xyc/R6Ikm43r7D0R27AsrIkF5hXSczn/o6Z4kdY6iQKSJE
YiSrF+p8W9VST0/+YHOUDBjJyEB6QvERiibsTfS/pDCnuzVCBUb9glRuuq7Qiw2QyH8LzGWusPiU
kF8FOxpMjKHRXamG08sMGnBiAWDKXiTf9RxQguzS59/AGjVfER9NRrLDlDf5Iu3TsOOa/OUR/PqM
j7gTnA/fgFa5a+dVtsWMN0UB8IDCb0pbv80sL2AMVStJVIYoL3i6NFwS2gxCkDm5KDNVSMDIX9Zh
owtKfNF373fAfdieTKZjOttJrc551Lo/LdugANNlwvSsYZOh3a37g1F2DGz/xQlyH2Sm+Vd3u/AO
H0ZQPwtQkoOLHWXa2Lq4IgsKH6T71bsKtYp+DfUWhLJ0TonJJmurS+r4Mu2aIVXXvN++S8Icruos
+Dmj0VNd1bJ04kSHVxXsYOKIxBtg8kyNQst1ErAl8yk3XVyddJtYOw0l7tf9HAtPak/ESJxAoGpy
sM1XCjn4LWPdWO32EAkItGNWWVhmmBTe9YUXr5n28oFCuk7XVS2Abp+FFWLMK+WscR4CRrAJ9iyo
u2S6lzIR1uCmSDjBjvzPtua02t7Ig9wgikfXDWuOZ86ODsKuGvLbbaw5sEFOfDJhoWYy2vgW3hmt
fUcKN4T15SasP6tqcqa5GhlXORuyrsB2ldaP9jHNKh7T9o3WaPgmT6V9k9eKvbJAZlR6Q8oEpqBX
crT/8/TWbqSS13/EhB3c6r3MZFLZtWT6DR+ibLXLmUs2Hr5zBzjISgJnXKjOzf7rZLRlQLFkhHMM
os2q4XmHm3OuBH6PucrETQENmsNjjH3PJYd8JoNLDtWaZdLtuOdVMgEqvgy2n26kDG9syZsJHDKS
0mb+g8+t31HaUPionqMfQMbpzQZ5Z2iPfgBWyb1Y43QLsXzoTxVTmCTyxjYDrwJ9D/DcERm6Dv1m
Y4cXobvhA69bOnvCmcHuzYICDCuUB8tTnqBLgY/Shqq8w5TbEbM66pAwJ9fMZsrJrzGqkunUqtb/
dbxv+e6vizzqtQ00LfW/EnraVPmzTwdzqnv8wWDBMSP/zbbAU5fGHISyjerEZq6rZrek7dEemZex
5vDayswGkzM3gIgXnVjeXgBBywmB9HwtL5qrMginPxgU8dH33BGxd4XGad+pv5qS1NahbGXJYSSB
FT4p1Xe9CY98H7Lf6Ac5q4T3RRDOzRDXKWkRqNCiDVEuRZR+cFibBrrmT+zonabBsc5rvQqSjI7t
1WkKw6vKP51Zl4N3eEjurXFmeLxpUXtazmgCaDj1rUBsYNJTbJHH07iUM7oXgRSSH6+XRXg0PyuC
KaMlctG4nSkNhVRNCeLLgI8hWUFpo+KMlgpMBGSPCWFUz7I4LZ/nnvL12yBwL8BlNi20vhAS3RO1
o84XeR65k72bRVOdH3KbiKeuLF3JeiDoa3JksOjrorpe6q3/5+xL1BzafbbWz6MdSEeNZZdlU79Z
B2uRGe3plncH2PiLYFRgGRg/NRufMouJEyz6ic6Ge9KDU+2BYKEtjIhrYKzIY5+rrCZVjeAkEB0o
vc0COSQ7Snqaj/3AwbJn/cHtLATE2RO/HC5H4wRpageDLtj99DS+ULT6i4tPwHCk0fzVdpEQX3LV
UuFDcNMRyIY0h7p/Abh0WM3/IXKw3YcNGUZrCDpTXoCXf9S06czGHsuCqbSpcNHzz+Adx5oTkilY
KyrGqBhOEfe/ZmySnWmY5dkYbvp59uvVxEg2VBECIdj00fBfvcG2MP+XBtfhC1yGdlQ5fcQhr21D
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
CIUubfMZJXhT8q290L+Jk+gMZIbJmOW8n5wBEMlHdD9nfrj/3tMQrlPtsKBuo8PY7yBLkh0RO+N6
1O0ViyvngQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
dWDkIUqoCr18uP2IOQ7eIIts71x4cuKPqRF4BY5zd2HyobL8xSB/eWjLCDw+OG35CsnQ+XYTB5hq
zzW4bLWxBpHoe6185diy0+bdlawVbLpX+aXOzSAv4Rs9M0yNORMXArOtEf7yQ7fZG10WtEgstNOl
uZq7U6Jwxufyd/AyAw0=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
iFf98W3FtvT2LKy0FiJm+Fm9AQ0Q0P7WL41zwwu+yqkV17os412waEov71Kq8TWysd/AFkv522ba
VaP+0CytBEZ8xgGzMZaZh2oV0iJrD9h2+5M0Ef2Cg11qJlcec9uSXyoawIuaH1cLMIapiankL9gV
XE66n/AXNsB3ITv/b4JjJCOD6KMh/sHwFq7XDMcKUg/PpKl3DluhpoTORDSbYDLobkbNVHFeU066
aENG6Meu6qThFVBHa4/bn02nt0daxpQVwT3tUFwibJezB/i8Rh84gJLT5rVGFJJN1GmsxprGLQmk
pGKUVlTuNnEBu83WGlwanP+9nE3Ia5oTOshZpg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
sZDq/NW5Lf43hZwk66H+W0vxDaUDR5KkMlewhBoLIlSkqqoP5ppBAyXbzB8Nnn3klz7HZiDvOFpN
X47He64rQJvtSGylr76SZBnQrR6aK0ZEjF4BdIxYiPMVD3x21xgfuga1I8fA4usEc+fLd2apeZ8U
2GHEYzEATL2PPimvlsE=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sE9rOnv2mwSHUOCIHQltVvAtLaYSHQlYOqVfTyRSckIHLgyJvAepgZtMd+M/gMEClW2swXJ3BOvH
CC3hwFk+S3uQFSyAe93lachQmMpJN8J51aMg06AAdWMCe2IcBQds7voMy9/pGGDQLFCfN0+zOxSW
ycKpfUjIOW772b9MNjLvMRsaUxQecAzn7s/APpxrislL+2+aYEDpv//AbQHdkmq1/WYBa51tpsSs
416EKdWL6CVKzSLtLwlYODDUH74qojWHXe2WIjGo99gQHml0j+VmvWDVj6w66QHkxbayTZgss9dn
2AVL5bgGwI6VP9Phcnn+14ptOFwRkZSAgdhfaA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 28272)
`protect data_block
zIiGbuqnnimBajPqIni5SH4F8Lzepm7pRBaiJZb3zk6l55baUQhJ0NkJ6lOPb4qxENvlpw4xn2Ol
X7KYgmJwahC4nrrRpjJkgl4qpItI1IFJtprZ4trNe+WM9VAmvXVmKXZQwEQ5gFbgeKMhI0oSfY8P
YBt8NHArCSST4RePK5vEpTEdn3zLhicb/Bs+Di0/eaEZSHrjLQ6jljGbUkcIE+l0fW+/aKb1h57v
RbIO26aWF3xiy+SVkE9EUjvSi10GpQ3nO/ES0TtsL0Y38MAl2id4mPx4wGQf+A8NHfrsjvwLgw6S
wb9dRyHfa3W4vZKKXdwswGDR9D06xgNqFoa59C6Xa6veOgE7FOAn41boXKoFOJZfsbU1APgxB3DV
0XxmLSBk8PoIF3C5+3DoLr801u8haWxtJrMaCIqDsWjpZow4zGvSfI6wJepu79EYk7Ze1eR0gRBj
B1CfzWaFWYd91UxPHPV3F73Jaz5m7m+hbGCtiKbOtDDOsqVGpj4ERC9JxIi65UizvfZ8eD0n/zrq
8iw6TtWOCJTudkCBXAszpOCTUMnCzEgKOslbaeTOZGDVXlgK0jBusS56nsJi7/p75920y8yCoL5S
MwTs1/X4m2uGcJyY23gmE28CxZOcvjgemiVT260GxsJKGTbAcP6Qt+9XPD1WAdkV6L8MJ1jwDWQk
qhY0VUw21+7+SNl/nPIBfeNWtwE8nga01W1QWbUZsa9CzPSSaXHaVdZbBoCDdcoPE5CaoHco6njC
VJJA8rkvgQSmb6zWEgpVO5nvGsGT6lmtKHEZXDB7rd3cmDwo8pVMcYpsM/BCi3gxFvfdQt13rOoE
6zwZ+hfa70RGt6PEVXfy7LWfGnR8iIZFwI1X73ApwLMY7TGYwtdD7SJoV8TZsYE9r5eJic91I8Lk
vZ0LFfc8aqgf36a22Zq5zsPc6WhoDklBKgrqdS1WDwspLr+TqQ95UFnU5PXnt+qlw7kdtC2NFEFh
nwE+bzkUyi/sFApPN+h7Ii9Bg8OubX+vEF0qSXgeMuovPDfLRjVWjxgt+rgPiX219d9fbZ+AJT9d
m+CLm6XHmV2Tu/pNgGqPvTOBtkdZkW84mF8LsFL71FLn9nVmkw/bkkTJt5cFAJcFgFOtrB9aYzUW
Fbdbbszp3ku1VhzztKyJ7iM3uBvclsBEqW3Vk37sIelLIz9jOA47gardYMCYMvSm7smx1iblhL0A
zw6jY+uYYD3SLEsAL29pKJ2e+iST7l62lMTjOzwrMP0+9DPsA+48NA9PknQR5fl1Z6WTHGN0SsXH
RXwyHUCOwE1dqqm0ogm/TGXd4qpJuirEoYt7PlM3YZiWyszMFnCzCNdzvkDBk2dxzRVjaU23WLeO
hz15gnMS8x/TT34uGcxxvFLLbvAxri7BmsdnXpyujkG6bpC+q8ffq0mAYbsluRilBviM1AMdIfJ8
bZ0u6nA9B02n1vs5+wzYXYne+jdIRJrKfnitEZu8/Ht4YPn+rcZ36HhQxk2bGd3R5lGNPt1cL9U4
4GEsJAkp2iMLMD03BPKumaqcG3cwlqJJg5u4mV8A8ul0lh3gzeWqqpSZLyu6vDXoF+9GvSUv7z7I
GtY4SlpiNHBDUvMcbi4hDXwojrpPrp82p6P5LvBJ0Ni9D1GHmTYm9YPSZcXjKlpH+MQ1P221QR/P
6cJsA4xNhgYGvHUVIyLFO7ND5DhXkPUhjdPYHXb0eMeIzgV/iBml3B2AvZZW3Jl5FQytWGHhMgsU
AFAG1Vu1ck+j8+sDMykHEGxBRVgQPLVX8/5Bc5Fd/duswbP+1ym2cTMwWNXVgbnu9Y3Za2+noNWp
fwR+vflEcFlmwQEF84m7e8rClmdICZeyovE1fjDbipd0RuIt+fai1eHqFtU0vsQ3TqwyIDD3y+38
oZyV0XBJ7ZkMwlaIizTNuXnAVExyoT+BdnlWMfqNxHZ7acw/P964/NgXdSdq/f6E5IV1Uw/htAEh
eHtlFrtR6jqX2oDcayz6DCfAp7tFjGxWqZ65vypuVhmxBDhl7chbS3d108Mipt6DPvZC22ZR+Z44
GfIkHjS39k/pni3RVKMdSkkNzU9IpagKtBo8NP58vYrIPnQbAaw4OKtEEzDF7//wvGRG2wOCG8Wp
cLbP8p2F+cZltKsVSEtawxtOeGk2a+s8xILB78DwrdN5jcWqmc5x8c1JGntcYegZ2dn3EzuIAdaD
9DfUp2sh752GiPTKQ6t/fyi3f+qyGaK5j15L5589XjV2hfUQzpEswifw7zpBmQBQilO9CuOOfftY
NZFWlvIoy0xRCk+OQTXlhdbDb9PgcikBSGxhzeKFDot5jknmMUl7NANW70en8f1CdU7TazXGU7x5
9V1gBl0ffTku1pmLPyNaGAoN4/IbMEteCzmRssZSamhL5zILo6+Eifx7ReCGOwUXFfx8Q3ThceQ4
Akr1qU5MV9Ahja4AHetCVpFA1PZ4yWsVJnyNOoWGcRL2519oabm91zUvChhiRonCE+VtSGDuGgC5
Zrfk09JOC8SXSBxxQL6wOInjphj0yPRgIu28vihOO37lRPZJntpv72m6RHDN5gWyb4AgD6CwDCPB
uaii2IrWlC1H6H2IqBZ+zUBD17TVR8cvtqkPrcUsifHpRi06KP6Ermn4/e/pF1Eimr7d0mY7hGx8
Q9lYzUBl4o3c3xY+BOR4JUQYQIdb2LDe+QbbRVPwOVZvQhzUFNV/tyKter9gh6P6LL2+7AsgqwuI
nnr8PiW0V6pMMEDeqSkuChcB2WUWNFZXGVNhRMV//TA2lMFPE8kQ7rcrjmEbt9D4rLrgNMA8Lu3+
SmF/QszlFpAHpa5jMIwt1qd6UT33yHxZ+LXWGPJ0fWF1BzOSXha/TCD9hm2qy3TkuzbXOJDj0XTf
qEyTPSVGLkKXYoIjIN1a++a3GIB8P5AUkoqGSOjecM/w24Sa0CZOK8fPigwDtH9AtH6+l+1bmmLB
YOwyTZSNFnbwneQMODoqGm7zW7ZT63+sAVYV4o8XQv4SI+t5dfRMtl5/Hop9OJxtY5D34tgguaYl
QsnpymtNXaqIVSX1Chq3kn98IgDsqIwXNXjvNNxHnwI2BuOnaLDSZ2Cr0WVpn9jz/LJe3QfPwFtt
jv0ZEzOexNb6Q+5xYIm/NVkz6NfRTgbIIZeTvYfwCHyF7invdJk3/pY8kXTIXhuoYLmIQUOuvySr
GIu7j98SZ5MCR8/xZZhbQAQxFvnxzij/2qsU/VpvEsGjRc7eScxd4mVlVcULnr0UKKunh5cGohTU
CTmJ17dMgTsXVgq2Fda/is2rgG6mkwWOnChk29h63HeyrxSK0x+PdFsDKJTRnO6IdPdiREKGcGSF
4GuATMCq1lTOT2frZL7suwxyQ8w8BSZjis9QkjqTd00ktzEoEgp6krG4YsLkrOZyXubMJijc1H/+
fPpjEA4R+ZsZZ+ffabq0Ja+NxCujs6VLeSk1iHzPH48SClJWZtf2gqCUEKmnPghlw8Yg44ZTYUfE
65HnR4xaLAJ598aSgaIkHoxBvnZK15VsuAG5EQ+a2uLjBthVtpEWQLVGNi0gBUu0mEzvqz58U/I/
Lwnbi9IWB1zd76CNqq0XRR0cBI95J8/lhZA4/V+hldVi6MqhVkrwGwLEZ0Qnv2ipwqr28FgbUHrk
Z063C8N/srNQ7lQgxLO5KnDL/n5KScGvoa1uHLWQ/6yFVawdsooHPANrzlbYFvF8bcqP62de0h2C
evrxWUi10+bsZFr6QEpz8wyJyt8dfiRxd4gUjnDr6fqI8igB/dZ+vCuPYndrc1eYMJoCWgc2f1Ae
wCDjha7NsqvHR+xfb+YTaXp9140VQd8t+aoG2HXoA0g/VmiXF39M8hesUwNBUlcGuiMxk1UHylqW
AI41Ogh5+eCPoAsKv3+fpLoo3noUpzPZB6Ark2wA46C3nK1y4PTTRqrEnitCbk0RlRalbt8MvfS3
pk/ybldBbATxotibv9THdZcRdh3+5zgqY2iEPXOXJsxfQAvgeJdLuRbzU+kGcAjAUMiVy4nxMFdP
Fp4BHpgEKC31lvNK+Z8WLPHu74StVQFI124u8jJkGLVGy8nIATdHFFcPet9gg1G/8womeIudfrLY
WFr1eyeAlrJ6BTa+Nb1mqpASxa5hyasMhd51gcDGMQbecxN53dUDl9mJKiN2XuA/WCW6O1MKf2l1
KkvDHPGfzUnqkG3mcEfdqtLtE1rRgS0+etGlU5rIEEieEXQBfHvOX+WsP52A2sRbPZ4xNcALgSDf
mJj9qMcstivy/8isJCZzpIWdykEV2dy9Wx6jXNZSAfPiX64K3NPwoU7lGzsPsWxPJj8cxxuZ43h4
y9nhDd3PBlzf4cpK06sSPMrS8lqz+u5U2tN9GVvgpsZe8e6pssMCLQcB4iQx3CE4oL3tElkYmEf+
rEW8KZjDXjx3+JH3z22U5SMrEFF+U/bSOJGO4vovnGCudsDW0fJKAxdFxbSZSjtDyv9aSvMQlzBn
kKDSDx9UcumOPAYsu2zt51wELLKvLbtNclMKEv/XLUjtYw2PLjHpB4q7p6hxYKLXLlZ9/dc/Rsu7
dXElrqm7i9r4mqKtFrW4dYOB0jMtZwz2sXMXJ6lKGfn2/jTkEVkTqa7OR+i5vUhYW99aIKl8XC+n
x2I2ciwvzWbWbVPiOEvPLMi8dHUqrFRroHus0C4CCAPGd2A87srpHK33fXMbyck/P041JgOhAX4e
4Lrb+Wtq3J8u5KNj9d25iVsya/9WmYJJ1+MvbL5i6W8/C4TFGE+4/Z1ii+CQO10Yt2IdzK3t80PS
ABLqZI8zQFrk4nXp/0YuxhLzrCfLqxf9C/I37RVcOGJYkPRWM3DjWDPNwQLD8raoTX3pAKRdJYYj
vE34DxfjA6F/VcdfwK8aBmhizqKLNbivzHv8UVQ+VpjXPfVIvMzMeiapeRV1V9152Be6z+KOG2h3
+Cfq4kfTzui6Q69VDouurutpnIz9NYzD7uIRezW77YdALQGfTlN2YuQ+yJpC+Sq+WPgh+GMLr0va
12aFehaUAb2/oEuMZWpRpcUIuy5KPg+NYZ0KwQ9F7sDfIW24Bk7mdxULpOdYFO0n0guOzt6Zy1Cs
WHRcyoZdQMhfOjfvUI13wxxKDss2yzbjgv/LJzBqCcPR+afHdC/fYw46AiGsJprEn+7Dz6MfFTQM
8MBC3CDz2/Ktuy0msuLRVpqLwHhVCIPzvSK1fPwOB62KzJFvHvqes/3GyO8U9S2bmqCBZ6ZLsjbB
DgyX9g/5rM4EwYQeT6iH4G0Ya4Y1n6BYdMLCMfu/LBxg9oMlttmNbHeL/k1Yvkytjl7OLZFdAGxR
mq/FOh48mppuuM36RKEWVH/QdMoF3XAWFX1t472MsT45grQt9YQnspMYhA17TBh+sH5axchckI0/
cWTEJp+iNHam8YjoaaA3TIbkl4XU0Gwn1mKiW9uWcC504eEbQwv0mhxAl+3p8q8We24pk6xS5bni
9rrnM6zOi523ykKNntx/9xr4SooGl71dP7X1/vndoJ8n710RN8JeHtF8/bI9sVR6j2nSUYnFiDZ5
abquNKMsGzJS75+xX302dBdMi+gE3qevc/5L0l52ld+U7C4UJwi7Yk1Srt/wqPfGWfcAwdVUTzPG
eq89w5xBd0ycsVE6A3GPTw3k1gpwnE18hDdQE/io8LYhjn4+sgUrehXjpeCUgNyo2Pk9Z9tYPffz
cpTvDLG98+KjRzlpf002Ljduk7wIFgT1ZpNwF5XymBkPvk40yVSvPytIsXZanzQrtX2epbDw/mvp
6iPbkJNNa2+lGU8trnXde7m17hOD4fz11PCDEoKbsvG85gDXiWf6QZa8Ctd+h09Hbw1F+5RaOpGZ
sJpOqHRaPpviv4DvRTxOZRDX56eCF4hRdjkrqnr179Kfiwiy4Ntx4xupeS/YGPSvWLlqO1xoRIlO
cqmpXKmlh7ZxGgbZniiicthG741ZYy1RDJ27M0f7XAWjOC5FkyXu+6vW3Yjzh42jiduzN1yo4xa9
KPAV8/n02j72l5yflYrV6Ika4ARW53ghYgvGSO3UDdGbd7jlr09A0GarqhW16iGHPOEns8zDmtyV
A9EokfkQcWIzYz2lf9Pz3lQPcto8hjVIqjAPivDG/gxedHbLMOhvWGKHDZb+vfIcDFRBpUoKda35
Mmkl5Nx9xOc7Eqx5WPq/HaQNPNjPda4pRRRjCLMDkz7rUGhzXTWymp1p1M5wRdkU74x7WVQwYx91
IzGB4/ED1xwaUK58Kj2U4M44m0sKnXngCAKPd947/6cHiDDgi/vZPx7ey7x4mF+5lQz2FBa7Yb1s
H++7EIQEGiKsjaVfOF1ZTOMqmgNeStzOAdjhGhJeD++LFKBbPZE36ZAnWp1cMjLbNrhku5a//BW6
C7IafwzWl6cDp3FfIYV1IrXgEEtoLiebD4fxl9q1RSvV4E3Yf9RLkxT6NLF6Gf/LIXMHrMki7s3f
+hEV3N34llxCL8Q+VmUYj3m4Mrp4tdEuDn95kM9N0hLbbb3bPKQOP1YvmvE5f0SBAhZiWj9zgAY5
ULAYaR+Vn1hKcqwsz9faTqr4DMsciWLNGuKRaj+oLQGrwQLs+DFmrFhCcTzQwoktA1fUgPITqZM1
wajV5ZUnPQC5ElHt8fqu17mLRYhCA4k2ojp71oThz7oAPMm/I8yGz2HdlAoCjWSFJERseMz6+1m9
7u87XKqxBkWvNHbUQCP1gMlAJAbMlO8TzUpE7vFohxUTnkQGO2c5OIlpzPAv9flAbpidKtiQc6Bf
V6qGttEf8dKrXJpfxfKlzGkfw02xPzTwzndnZ8hUJiMyjE3XwIWZGQdbEWNUckGzfIZJp/CrtN92
tJPReHOuCuJXSTIwaf6MK/SJq3PbXTW/+CqG9flhyOPIqetTNZ38CCPHONAAUNpQGk1vLaRJCMLQ
6xliBVfCP0NLS9mgPNHy/4TxgIsyFxMUWy0f6KvistMkdFin7yZ9YPuK6fgZOzhpxJJ0uV8Av0dr
7/z2e5PK+56mKPbjzrM5OHWE8Wq/j1uYtFHObqTh4yD+tU5QuZ8x5pPTciCj3Oho9hWTsiOxQtso
b4VQXg/vww/mdU2dV4SHrT1IOYmFv2K/N2D59s6Gar1kloj9pauqE2NxcVEH63z/HliaMLlgcKoD
FjHSVCeYTT81yfi+QDo6Zu9f7R4jYQsQYIWJ1YPGoTnsRg9qP4qCe7glULdauA8zu17KNboOl78F
O9hWpIK3+ZqdQmX9fluRzmOjO7p/Y/YQtLUFxgHGDfbW9HFMYD/Q02d7X5X4GXjKVVT1ipL7EPBn
+SjYcyX7IIe4nyca3DPHPPWc6KcYl+SS/F490EA852V6ehxUd8gCabBR2W1bv/yABaJePS6BYb6S
X/aeWl5pNbJf/ni3KCfqQG/rso0kwNddbxpon7LJ/MblY9eEvScOZiMzOn7CXIENTn1+lAAYhx7g
MvJpJmtI9cWs+Vn3hGAT+sHaNG4WjzAGwfLdqTx7r+Bd4sDs8KwqoAVIyQT4VRkkWWYRnUvdpbWm
FHPLTxHMpyxjrlFQHPo2hMEa4Z26HJUuzd3ajm+KMoZkHT8YFh5A+pDnwAk2kFZbFoHGKBY1yEOR
ZiKInITJYb4fkP4/bqhVdzjaZcU7cMCyNcKeNWM3HAwXd9bExBeS/st8Kz2rT/iCApXy8phKqYIV
Ujf9bmQqOTnDOV+e4IGCtH5NK20PaAfkMp+jyB/gHzrQf7MjqU7x7Jt1nd65wuH2G2mHW0Cymxj6
O0fW2qRMhmM1HTlK9R5MIjLnkeoPXFwrz+saLltEBLOy6nTcCeR48ea0+d1IB+2CiBS4oBbwqMEW
11qtfOzHABF/DlF3MuhYVF6xaLYCsghTEf1g61u0iia9mK9InQgB24f4GHjCG4fkpUkFoo3uyC0W
PYD+JIXuiXz60NvR7I8Fxxel85VKW9Bpk5sXZnoa0TZ59NTvLA6kCiKlvhVYf/SQNjNKrh5hFbfM
YzuSrkk6+Gry1ZNasLdDgSr9dluEcrv6JrYF1fKsse2P/tJMQhkE4MiNSAA5i+Iz8O1h0P6vNgpv
JPGXmYGYSzHpaJ4oiV4fqTsVbAuzuNhesjyGoAC8N2LSRZ5JBngODkm+MPEOeAqcHO3CpSlN3uYG
3NJgaCyxOfpLv6NsXy1SXdNRHzuPujkioZUneW59e6ww/OPky9ECUhbe65eqSX3ryvv0QyH4fFU2
J8ej/c3/e4cG90kKUK+ZL4wM0kgNowA+j/sqaKFkjHvioQI+OTS/96VnZJrMPeGXP7VQmnMYYXO8
/IraEHviqoWAxLomA2UmnlOmpUtLSRuZDxIvDoh1HqY4Ydg2QjpD7dniElPpihBa/QEg87+/2D42
DypfNrJH6vhcUfBZ9RCDuY5ax1Ev4jgpdZOZE95/Qjxa7Avwqybxqf5IZhOU0arIt21ELr3IUdz8
TGR4xxPtAm9XD3w4D7GDMBDIxn/qD20ZnmZmt4cFekYNlhqLBEXlsSTAdW1IBs8OrP5ysRqcu3nv
asb7nYeM9qLzKqcT1tYkMDr3+f3tjDugc5aHvxB1zgjEYCBkQqaMVd8MKqtuZ0dvk+LciZ6ey7rj
YUNAyEcP/gV3ZRd+Cw4jiSoOenxBkfsdCWlWqq6mwPz7zhrzx+68JCofqf09ANYerqC596oZR1OS
K+tWqUwf+J5SaKcp6JKcl1gWcLraZQAwn7sWUdnC/2pFm5gDRILgaxqysFEzYOm/B+u0Ud8mQBhb
oWpq0aY50rwd6LmyyreDqw0os96X1SYWJMKqbd2kAe+e0tRfWDTrxtQUQDk6KpbWHGExa6FheMm7
9kIi4FndM6lCM4zwWMPcFYH9Sn7WUTG/sVVGnnlO+65sAoXfIDUE+8dUiuvLPKnDKu6v22okBDEq
qrMWWGSVIMaJ9bJlski0qxjbbn4Bd1mQW5XK/MwaOa1COiOHhSfv7tWcD80h4eS/ESwnMLT0kudj
usENHycfrHchoUI7EygShG9S5ZANV70KoKWzA/St88QqZCp7M9F2PIWBEfsuE3pAuY/oEpys+bfk
cqXwwN7LDQ7zi9Apao8tMIwYAzCKYaqATnAOfcXGq4NVu7Pm5p45RUehDbPJ7yDflkYaI48XYS2K
K6H64okBNDq3dZT1XDQIO2whqEHIUAPTBtWBpI4NGIlTMQLtPlID6cxDvtlatSsvQnpinhhd+z3N
ZNuG4xnrdSxWiiZ88rFknq325KBZedix/W84EqNmQ3BZOLJqR0lj5DGMTgsVp1uDWkz6rYytWyhf
y6LuWdwYysDk0hM0J/s4hD+0p9dd/C35sWY7TsNL8qgqfnPU2s0We5R0dLQm5AmdDenhUGljubnU
k7pu5J0vBRILGfJSL0zc3/2kLQsWxaDzscbd+U2h0ZZAoO3F3/Wk4SMlkPuFhrN229I2v+qguTtX
ZhzDj+TtPVZyY60AM0PVaZC2srngv4I8s6Naa/gQtlC6s9VHZkgSu2mN7vVIIzcM+hyaLC48NEOm
UMswC4qqLrd0DhsH9gPSiSkbTQUiEtVMUHwxAMZMFR/+NaF4twkkaJpj3U0C2sPDxF8a/o9Vb1oi
WuTOIBB/uh6oGM8pOpHcrzk+qPY85mPPbz7ODyY+CQ0pFRYm2aUm1ysTrv1axoNRLcHrMYrhov3T
7Njm+rhB+wxFTCTADTCFCb4OuABWYBwjN45GIJyYAXCgu5Zl8W44AA0yXzOOvTtPCD3IW4+xeJQ3
E8iISe224LoOZUdHNVaCdKoTjUFSkK6NUJ055N5vlumXNtytNj8HxsKo3HkhmwY+dpW/AYbQ5grg
Zy4WgsvoZgVokK00PcTUqBpU5mg32hTiQJkVzJ3/o4Dlvg+eCfarFsoAAoZ3OAL4H0ju4O8HdV6M
wq0ItaCXGnMS7tWYaVODcHICImOq5Hu/EFoglp7/d82QFpSdyDBjfhSBlAiwt8vY7jAeucgCd++X
5nbvyGmu0JZc/w+kVUPj6r4ufQjwWp416CTm7S0ENb9GNFxaERGvMgg9RDpsprkPWqsU3NdPaykW
pkfZVfUepAs9XvxBQCT3AdUP6pE3EQ/ClGUOaUyr03eoiwgb1tRIZ2totaJmwLs1s/khVCbYkF6h
hKgM/oAjEkfaSwq1jpG//VtbXzHkDvpeAcv6WvOqvb/ddPHr5a5KvWWagMjOA26hqpXUgeYjshPL
zKIHJVh7ZF6qxmPffglueud0hQ2wXC94YmgK6EoHETD8CypSM928BHUWHnisFt25ceww6RG+w9kj
gqdPY0thzZJXQ+o79H+l4FX0HFEufYMGtTWbE6BcVzIBXIGgJl30kDlINWGUwZmH6d9J7Z1kFhv4
85YpW57zn71Rqwu5ZDxdsB4D8W4sfvmxzeRxmWHEU/ZGB6WOlcdMNdUS9WUCDErsR/ju0aVbPGpq
f38Mb3d1uxJCB8KQHa7o/+x741gvsHcN4azagWPkSuQsaXIkB+3zSsCTPKVap8KatBfUIqgyI/N3
9actJSqngTSSLhZCSddlcPAkTVegRHgJD4NY+ZEvo1+zAmGarmv5aN52q4ctve+a5oBeT81Sr0wN
0baEsesyTEZRDkiofVbAoCgQcIxvEW6urHRYa3l8Z0sURto2ZdyMq9U3BtuknKcn3s5C/cFJXokk
/CBoD0SxlWAfRnH47U0TyV9HV8nGyptVi3ugPx7donpPmVfFm0PwBAsOcWWvaOta/qIqBT1zMYcC
Rv88RRJXSNc8ujWRN0hPJVqTqqckhagFQywJ0nsN5LAjW8psdOKtA83k34B/n7PmIFyL85UVXCMa
ztSJSu8NNoDXAv9LlSPU0dpDNFYe/hp7LErhfqK2Nmy3xzR+t20dS+qauN6O/w1eIaj0SKID7qBI
TfzY2TGIDxA76DP+T6AAQQwXps9GU+dIZlLlrHkItWJYElQbx8VHuOsx/UqE2yyfdtNXQ7u/y1HD
dkjUpj5LRcbesCRO1bKEfG+sQFBLqEVL78ndfKs/y8Gm4XiqCvcgS68IgLcKBllwhQ3mGxHLIH5J
OIQCRQ4DE7Y43JEP6YEn/GGXBSw6KQA0CCkBtjDfAt4zdAoKVMfqhHCKAx3I7mX8f9+l8F4alUvo
KTxYvPNCWjGveKjIj9LPbEpiJvLJCa+HuZ+1pXn0HmohsEHn2MjLwGJNBkJ58Nl5jYxMrfrkHa8O
IYrnT8mWGc9xa7w7XzeC8JX2+vL9EwOsM8sEhaX39GPdR8+CFeGJyNV34pA8gRyk9AZ2gDo5jeVQ
t1EAbIDE9ryO52vJx98MAbrquWdlZlrGWQTERMonNs7VCuBG6C4cFwXfLqCNEN3N1fmU3H4PXbFR
WjO3kwnoQlgWfum7EWFIwr+ao2GBS+gxa7gReaKeebPyJGiBMArPvxwJx0an+tTFQljYDTyRHTHp
mJYR0mwZ1YKuDpFQBlciJpqvNb7HqP7+s5cyeIfif4Y7NsAy6EUQ9WLSkAXhRwx+oJTlKBJlFCbO
hrcXFpHFc44UrF7brjbrTFBIQJlJOzz+R8znTebq+9V6JTjgv7jaG1NsywLNQNBYFl5n3zuTyJRz
42KP2uKcEWk2f3hoUUnIgCb1d0Y6aTJ3r5fHQXJW3AaRajDJRytpy8rnTsJRSFsaR8hJHLQ218t0
ZLdHQRHORi3KkxVfWxbDGPz4INZlgOWfM+atZRv5smd8BAdGARWV5LUKDQ5u6z4hxfSnZngftfaf
OQQ8drqZmk/YCHPl72bT27io7v1vB79xvhR0Xgf0MQ607BpwXexep1pU8wPGcwa+jZo+qR7/nurW
Z2mooqsWKZSlM//oEhCwaBVUk64Thc7ENz138wM9dsHtQS9Z+qzrQDdQFKsqtFvj+863qW7G8vn9
RDsOxVcYzi8uPm4AaojYidPmOOGHE10XuKZY6Mh28Wtae/mJLZ1sPWanz6ioA3pjIImGT898OYJ3
YJXu/0xKfFvflD/3KwH++ATPN2vgYsK6Ii52S3FoBRELveBn1fLu9l8a7Swqtd6vhgunubsHYZo3
VsV96/Gp8ml3ZgDVyvHOordxWNCuO8Fk2g68zc+AY0IZ4nrDePDFQRnkssRqa1xxPQB4/XDJtDSZ
cRWM2tq1T1Nr47CzDoFgHhP2su8tIamZcl7wC1UHmUX0D7faa0eo0UTVm9/qDZpv+8GlppBuNQ/q
5by+rB+u6UyCrx1O3GODuQhPowNWtGEn49Jk3r5Xlkel9albsMTyebmJGOO0CJSRZ5hI/KQ0U0Vo
Gf4rDXyfCXWk2MFHyX56FnEgYC0nboB9IQ7pRf2FgGZKOw1tajhl9MRdSvcXFwytY7qNf+aQwYyG
GhIgdzXWahW+OAdk7m1SUZcH8/e+U4RBHvKnAG1aUuP6iy6fqLIVgMT/ut99vj/jeqQgIxFGL4wD
suOG8TL1OOnbZNJXN6TEgo03vgzkDSVfznXP45KiMq6Ub1cdJRuef4ofbJIpw4y/KIrIeK1DYQ4t
Mx7vT84kbgQH3uzGF2/NhB0DATv4Ulu2n/PwFNPUu4UA307usWfUNlZv+a9woYzSDp9KmWJXa/oW
OBzrv2fmO+jk2q0WmFSmZ6+LMB3e+t8ZENTS7QDS4ztVW8tZOrLkCppoJTkTEd/PjMcDIRdNuHR1
8Uv8b6efCq4aBUW8RrtaVsEIKZy27nO6BIPP2PFwliN/RWng59dtZBNHIhIM8zzI8rVGgVizhYMp
1FLfoVDKhZhdkPVYdl4zC46gc/DUce9VNpVVDJjs4a9ldn42fvBxuRbG4CSP0VFhyIDf4vxJ4deL
ceSiurdgiTYpIoB1x2tu1TC7dB4tuJh1pTv76wbpG9r8FZE5mImDfF4CGgmQWig9jpW2LQTGqO66
F8NraaFsbDN8lcJaucjB/OUSGyrbgLKs63J4u4Valbnkd3OLEC9HvOiZnoWntpIBlisSIqA9c8PB
TI0g2ztBaJyZ7J5N8/EWCSqU+A+hvfqNTn2PwxHe5KSCAnzIzgXf1+NRvh3kO+23foWYwG3rdhVu
9YRJOyRkq9oFBizjDrdwDdSinBn8kigxM0SY1hkqqwYhmFz8SSXcBWdP2eR/8zyiUEjXV+YEPpAt
IZLQp2T7poXbW/fbRKxJThMUrblFv7XbWPTEjd1lwvx+XAwOMHlU6146gjiTZdEmUQJfkn2IpAjy
sbN/p0e9pes0EMAxIDV4q5xD7m3fpJRcUFFlFhs9CO3LjTy0F0sN8NZxjWClbwooeCKKRow8tyjz
wZaiNbJ5X5YKi46QIpzCOq7AjRR9zBYNQo6uMTRqIKX5PMg0jH4FHUgUgl9lfBEKcS38e8uqNzHb
FNisM+iqwuzBkbnYtAekU0vnUvsBxC9sW7HqRIbPOMb8/DoD+vij6qHcBy9t54V8SH9c6Rtqp/2g
Xyy6v2i2C0/6mHZ6LkHXg/mxuzRloy4FRa+bIC0l6YYFyNF/amwtKTQaP0F1ai78F1u9wR3TtzNx
NNJ6OprlLVLLsK0txHesA6hfSx0TRMS8mzER0T5O9C72KNR0Gukw+2fqjxYTGTytMULFmX7xGmDy
EjeYTiqEgIpZml8NQPQRtyqtpkmWGm+3CCyCgkx9fLaqt617eNJKQy7dCNqmnj6q32FlJ2iObb9P
ZDVed3yxC0p+9BbUpIHdQeeaKhbPg+5itXeWlBEhPKTuvUD0nW3smSxFLfmCQerennLSuM6cdtpG
hWkvK9sqVQplhiQOquCSVILDv26Ni/uSvxtaLYbVZ904ubnareJg5U+oe9nGHppj3uyuJAGBb78Z
4kGojgvMXitlGAp4bw2jGDIUHSU+kvSoCgVBi3J30fb31CdCmxrIvT0f+mbIfM6F+O5VpusJeevI
xfu1+ikkpOqustLlpY1nzQxmKClNvcV6ckprF195abnZrae8D85Z3DS5JTpDUmppYM6h5FZvoiw1
aUYRJLhcgP+ihYu0YA844QCBUOwxWTgeApEHByXIdPtpm5uI1iJ1tfxK+TMwzCNgb/C/FHjc1CdA
POQLaCYy3ot+06yUpRJFlJkFZpJwh8AkqmXCWYZnwniYh6Hm7nkBY19qemD6PEBNsx2g/4Po8KuA
L3FatA7ySe+nj2QUlYevBvvoFtexYgCvdlnVRtjo6ozaGdilC+mpsXL8rwRSRzXx3vgXM8vAf7NO
WFRxSqBkWQYvWfvLeLi3BdPfOL4eD6n/wOqZe0Gu4brJKEVAbt7JggsAxQSKGD7dfXu/yZ8ECjK3
O7xMZfS2OHoz9i1aoFHbNr3sIKVOdMxoprl3yBPH3mOukM58ZsMuG1QlPAf58TQBPWnOfqDk9EvI
Bjhhc7KF1G8BF/ugGzMRUNAVGkuiJIK8M+A2VDeh6z8BY3WWD8Tm22VxgdCrY2amMv+8ZHvCB/Jh
oqXQs+JPySxEYn0wgtNFRxnVt6qBag/+RvsiDwEgNCq0pWmFw5wmDvuIQ/1KQHB4ai2BZiAw6KCr
tg9sJvnJQCixzWRE4VDOzlMrXalJ4j2gywsHehln3IFJ+BCaO09Fp2Ha7emLqu5uGCNyH12PBrPM
l5qSGEy/hlavyf7wkMDwsWPLmJJs4vBJnschA6Bj1sXaSbfmqaS03JOk2zXxJgekxzii3RHBJ6nN
MPyl/HHX2d+Naq6NwXCJ1emJA/1NTeA8O5D4QHnrXm40gy+xGfI6vvRVF9PZi2voRQl/DIjkomF4
eHJtDmbHFbooi8hU6RJsK42S35b3xj29HEXPBT/iKK7Y9jD0oI9MxVZDZenFbDYpcGsgfUFqkylv
3Ce7B2VozFHiD8z5a7CVAx3TqWpZKQbsb9Yma9vhcGbPUW5GbV0squ9460Ny+zlj6AIB8vNYj+iU
uIvJGl9CWBm4yOHbHaYCuCqosIQ5g8BdI46QYGaCfykiPhhTsnWd0GKxLy2oV+V0Q6cNY2OI5KCo
4dxHZQdat0vUC7d1H2oR7tDWA7EbOGpq/LV/T56T9QsxzFBxwLXfp0SQw+IMXM4j1DSzPVwVNVx0
o7nx2Bn3zl2jj2KuWaHZLPyB7e/B8qeMsRHmqbMmASuP40W6yg32p6zo7zewvezpuy6fY5FAMM3u
LgRktz56Xufj4mAipSWkxe7W1ziCIZVE51CTocl3Mhhzi0xBeVB/NSqKsS7q+3LYFRelvqSg659R
taXBWkMEkZgIZc4dihm4riWlpzbDQsJnJJW4aqHCRZymQ4DWop5pWJEwyFm9KIptZ4ixfYftzOMt
6kzj9Sh+NdM0PFzlUtDRVwa5eEy4SLJrrdxmXq8X+/YQH9RvUK5VOahFtV1XTGRcYjmgACfVF8We
YZIlDOJrYl5L+BECCUenltqP7gW4gpyvuvubD0a7j/GWfh/O4U6/YuGkYtZbBZfnruZ+ptX3C08p
PF4o0v/aXKzWJl6BBYW5kRLVF9PotWxPIAIfXy7Kryxp7Lzdfn8XgtDy2R0aynXjkRCOKKnGKell
4KiGCimgBfR/e1LDwcP8tayJKNeMB6QWnSENCaziJk/MT4QKuMLwNiGQKzVWfzh9CXcwdGgtGtC7
0dViujonF4wPhFORSA1TRZQA5Yvciox0Y3IISGw+fHG0BRWGRK9xzqVFq6mjs+hqYMJTYjGwFffu
bwE9jB/Pv5pXjpSEdPz1sYgdX+8mwcOau0ZbdCKkRfnTNQUsiJiq14fYopQcOxFp5tzHXAzuPVMr
3rfrbjYNsk91oHTbAeyRAbnhKxf37aUCxa2Ku8H5S+8y21GaMPOkR1oDI4FaDysRUumLfsFOZD3Y
8D2GgfNBV3t0sI0vYDSw3pLFzsnGirzoZs/LVVT4MlTeSZDfH+z2QdkSY4+21okfFH7KbiONnA0H
1jmn5guBHqdimV8SMQPvvoIDNjrowDgRBS9KFK3JukisiSXesxXpNGp3qei4WxJt7ytuS8uK6Ci8
fTuaajH+7ID4lwOYZwSCk34c/qZyq/O7xxX8ev5nDWobaVdpGZsjhLH2aZFJ0SLX3VSaQeEjt5vf
hli1E3tr1DmzKWL9Lcym8ADIj3vD0Uc51TCY8ldMrF/KwUJPllYrMPG2bbl8/b8Vsv4rgWrIrixK
Cs8BUSya2sdCufohdd5BuXezJ4FLHWxoNw2Q3HBS3LWmWIaQvXuXiKeduwSZyFmTLzEMs4ANIuYa
K4rUuW7e4DdvGDTPriDD34c1vv7+wlDQXsnoKk4ISeTRebUKNhGiOfFJxPrbNFJUPwrhxd9wuvtp
jzgFQFNfI08QDwAEfCS3w8xJ8w1ttFFpz2HuKRdAhNINFmXtKUJ7B5GgUumHqwrxed1BJ9iNWu0t
6U6luL6qC9MWankFttpEFfuZjvxCi1P3f6aWdtMN3/fcWcczmKxVTTJK+ndXYXPbZVWp05uyICUJ
RM63pHo8wY22KNzTRJXUqWNQHAvxVX9XAJ8KBsw3GErAffhfkw79fGWPk0/+YjuI6BNTmT0uVLjd
xAoyeuPprJwv3HiVAcfXDTKZJV9izc6npGdT9rQX07k2TJRnl0ALnlmpqB1uGi1q28al8IQCzUrR
soHe0QDkIfL0u/xOH+9E6BWTpGvMItQcj2fAzpJcaidVwwEY8IZydAnnWTsQUi+x4tPP4G8aqZ9w
pMfzyuPVXI/F/XHHs1OUQ2jcEW/34MgVhfo9B5hb93B5Xn6b/BqhnIAB142F8xCG2SYLp8veLmRn
cLGoPY5SXNLMX+G2NU0h9ZviIX3GcDfr79bhJ9n544vy0arFlP9A9vMh/RJStVQ5ek4KCKdiWDnB
qopiZn7vUxJiQrlTLqZb0Kmw/aXd38hYOz0Akj+nAVG+T2+sw1mOo6vDfJBs5OQe5eF+5/9lwgAP
ImPHnQZRYUV+qyrzfLj4ZbyxFCbXq26IFl2L8it7gENiFOAPcvuA+qkW96Ae6QkqEgXhU1AMWVn9
Xh6HZMYPMwi7hZzOTOEH5GC82JhZ5tUvHb6kJ1BfpMBVjOJXF+HKaDbimqShcAq3Gkuojw1w+DVi
3DKYgi5zJxIEAHDsTWNyr3KCdGyIuga4EEjy5CwB4N7tYbV9RVT1WyDoM5ap5xBr+UpsvxcOQTcs
AAR9Fs9l0CB1XxmFcb0qdaC5CsByQpQoLm2z0bgXKWbP3v0MdwxHuAR5rwu8/YbKcKV9YRWuSsR2
yk/U51QaVyCqQ6jr/r/1ILOmuLJMMEwCyIjt5IBGNOtLKgJ6uxVl/yJBCVKMWkDJVSBo9HRFLwU6
yUiIj2DHXURQvUHisKzH0lTDhvgcO/FPYe1mqLCUsnTSFLnxHw2sZRb4RAzVmhCy7Mv5jDvRVa3W
j+T6SLvng7T0eykOH04NUZxA+PsOUPPcsA0V7HvQQfbI7XGtpuyjJdkimTYcXCjw8Kz0BWAAjL3j
3OzC9Moa0VPI480TL/qQFp/SieXxIAgqpSeRhhCAKyRX2agILlZTE0jArKh5QGk3GGsKU+CUsnoH
DVTPAXsZfTxbyzFHG0xT5DUp40cTfVI0jz4CCWwBjk7vp+zGPmOWv97FzUql/ZzYt0bA1EIVnujB
FuNQzENqwU3L6rMHXbsO3BgI2llMVW+vzo36/iE5Tnkqrj8vmM7bRXW1M2PnVLStNFf2Gpz6XpwW
EByLbDideKrJsvN9HAdRrQG9gT65siCtsFRqhtHFvVnuwEPxyQ/5Cx8lpfgjASOkvafZMy8QERFp
hkUhLzHjOk9IPsdxjtZXs7fS9v7kjQIJHLzu0myO3Gz1OF+XiRe0OibeaOHeUBVwOCGHr1vNLEKH
qhFNQAbAxMigoLpcp2D89tIJHnFsBFiuafgGuNN/duZyu28qPcam3VhWAffF7LUpMqf6J4zvk9u4
43wqLfdMa/NrVcHn9kS9tKb0wps3mobiT9AeeEUTh9XDZZY/xKN5Ll6r2kG0Ypa6/ed7w+7EY3OM
imt/j3n2692MV5r1katr+eQuHOzbQKGpgR3JKICE4AHYLJEF+27uw0kmS43J30UGa6iygJ8MXpN5
TDh73dvoq1URIo3Lkj+Fkv8Ri4bFOByhiGY+s6Jsz3mWPGwzE/43yzuavdkq1UThD1uIkpGyUh1F
XlmqklxNIOQVdcq9MOyHTihoyNGM8NrHDmAVjKES1Q84mcZIcnEKqVj6sufOhZXPYatu03xBewnO
+KCgQNsdSZaRsTF3KSZbt7iS+BktTRekPiswJbgkQWejLEvzhLbNhrX/HL+4u69bGmfSsxk8z+Dc
qzmTGwD5WqalOhJbbyKlT80Q0CxEwoA04b+a54G2jEcfp7QaCUXHAHDS/Qv4pbfyag7L8TacgNGs
CON70a0y4jKbp26p/TzhPhv58c9XqoFC10GSbZOjFwFK79OzNeBp/mibfG98t+D4mMzz9LpvtZba
6kLtLKlA0Clq7z122jtFC5LiOEUSXNukUaiEt2GpDWgYzJDpc2AVhiDEbC/amSuwD9q474XUOXXC
PdhGCzyuLeeOfiUICvJUjcdL8/aIP4+DWhSnB1ytXFPW2aehlNZ717ruordYEQhwQOtDx+R7mf3P
Bj0F9gKts4b5WWNhNby8/1ceOsyGWNItSgweuoDFJY/9kNHN3/NcBuXPZ8kuy5z+zpvuQpFP3Qkp
PesAdrbFYDoqSxq7yZqX8BNlTGzjyvEG1ieox1Wq+fKVzC2kgXeXSPwsFaikzzuwB5Kp1gnKMP2z
+IMXaqFm+xY63WY0b0JkzW7IoYz3q1luKis8U7xhfi1TgNSRxtsMrZApCQ0uxJZMjRjDtKPhd52c
mumbOmkeBK6h9kEHsfoYsFmtNiI/yX3GvODjNZyaiVu/tmLT6HQLjiiinkc6BSydKBNYgBeZDr6p
sHcU1EXkAtvamTZYoGQ8DsCp6V91ynQQFzBow0lNEkca8swiNZBfQiO5MMzixPyTrgDgXfaU4d7Q
N5FMFWthul+zxRlL9MiWbmE8j9OG1E//aE76+dX0rMFk47nmUoUBvChL3TsTiNPVigZXVcv7U7G9
92hLPFUBUJh5qa6RVG46ZNpohGBj4Zcz97QWAZxRm06sp/NlFKnr24qtI0sAdoHjW8hDAY+5h9R5
krJiOaCzAVoDZA0KDpZmBqlz69XmLtFZaFbqUfNS/yj14dW3v54zWF8VLrwvYenE7GD8TpArQIZC
ICCoaSofPLN0Iyj6gVKciCsDQOlmOHLPka80+rgdr65KyE3USydF10kgsfPpeBhph3ML/FqXBU23
NIL5VY9qLm4Wa92ZUqeR5liFlmgMdKwhoh6HEkC4SsZbxnjhnlXvqNaquIWNbpba6td/yqWXywh5
fNPp0RWX71XqeAb8CHPo71hOWzoTwY4pKkQSIVHzU8BtbRca0oB8Hyg2uX0ot65y9Fj+mSsxgGHs
3PbroizM0bcPAMPSGYq+B3fnxBHdjFkEXq8sJAltjt5pJoJiP7ynYx6ipEolSdOIffsbo6gHhdst
NKjUjsJ6ThH165nT6ekAUYukgzocCHtAXx67Rv1r+RXkw9rTu+d2mdBLWdffGkiCx669NDHpVojE
y6K4m8yoVPmupNiJA/GepaKp2bWj3/IkJ9n3k6nLFigdySUJBw4WW16X36mGN1xMvGAiJWX8JbBC
xIe2SuuLhhFtNY2ke6L6hiBB9cWVIcrZgWkE54X8vkNGpOP4k375LvPnwl4FTxUqMzeG8a2GvPqh
W5LJgf/dHN6uD2W6LLMxFh/YF2MOwDg6sNvcWtSsRnWcyrZjN9nlLXaL9XM4zrnSCWG2TF9wVmF4
xy3X80Bm0THUXE2fGMR87RtWuEfYwI4qYMbBSGfmHbJlsZ6MkZaVKqObLJOtQy0HCJ8TdpBTfTwu
jwq2REx7m/MOdlYSc6hl+1u4PAPc9i4PAvXAX/D9ifzAbl1u7vuvNOj8LlehmSp3Jd5dM9rovc9t
c9UwxSJcfa2k54R/VWfwgcyJv7fdqrP12UcfvD24WPdqwGDLWbzv/ANRlvBqq+326w/sO3ZdDDa9
1O+c4lGXtYDDdf73FhDIHf5yLsL1o892jVHWXK7kitynX86GGm6mm+niegQN4D2chPErXLuEQgrT
9LllEKs5Jl2psqcwiuagTHO6rEFXWE+MmxnyVYVQrrpoZ30HHYh7F/TDXjX8v9AbTm/foAkZu4lk
XyfY4lSsxOuVChLTMPZ28lkf7Tmi7tZHHrAA2ey5xmJwGebZOViyDpm6GLLalVXtGEBc9kFEDpK0
nlvrwg7arMxQxclyCSQ2qII3m4MsWXlj7+306M/GARBOzvR0lDmyiLumpA8U2b/Jw0+kqsHV8tvi
h1hs+IFTxq+AQlLHhD5anYB8q9FjP8AnHywPlwj5J/pvAzdB3YTv6mgJVjTa4ZRpwXVt3UveROo9
RoNcUKrGngLiu4qF8mwiVDoxta4gsO9fW84lvALyxQ7AsZpG2XNAXxEVrUt4p6XE4t4pxCZPW2Aj
ZgoCfTPvEOBtiT3MKd523PJMEdxooZ8PaMJg2I+Mz8Scd/0GheKbjZ9ktZu1XU2sLPXNL5DXUFSU
W9AC8v4EFmNQ4FB3OQpl7g8r6vTrDQJxXqFfi9fSw517OJb+Rvl3G35rKZk36hrIbw67ervqtfKv
O8RONv+wPoaVpTALFY9h1C8IEsnGou0l1cuFDflj/zoUlGIs7CjUMMQ2f+hlGttrUVecXyTAisl0
4rXTHyYZ7Xc6j4WwNv9fKz93hWXgPGMvsnWcJ+GzZwEkctfoa4gDkjGyaghl8zup5UmzP9CLlENG
naYas+ds9v7vZWtKCi5tL3ZpDczJCL5b1pCmP1XCTDuhrTcchBc62H14eatUe/PAy2qiV6xs9lik
2PN+17tsD5tZglMtmbyU+QO8I945r3s0vww3XVIGSXcfZg/yYS56/JW/znlC089ser+uPR5NtkPZ
SwG5e6LgN4a5pa7CuDKg/J9hYPGwmr9Yh07Regu10gpE1tDDcQ+Z8JMPK/riF1WfyS7/Br6rdU3C
t3s73d5BnyD8APJ2VJ2EPjRTQIXiUmIHxHGeubebc2z0LW8AtwtHgdrFDYKRNnPvBVoxtti5Lev0
xB0+bxw/tpfzO3fSxQ0vnLcLqK/ks0+PyQE65OsybQExMigXCjvilw1D7nYb6HTnuvYl6xkXhOru
Bd6Lm27hjqY6IPS472kCsXV+/bA7kXbOVMBirXpxILQjO3Fz/yb6XF9DcaPGGcbl/52KLBBG6exk
LwMrlrsVj7Zonq3vCSmT19hqmFokzeal0US0t6gBfLpmBbBOZjETvTbHRjBtLRUfVWJMayzps6hs
cH0oaDrowq0DtTvJ91LOW95R7m0YGhV7kFDTtxc62yjm0Mo05NM2nXX+a0uzOIAcO6BLzb0Drjd2
4rx4QGcVMelM6gb32RjYk1FjJtX9jpYUd48v/tyo5Pu79NZ9He3q23Ujp61AOVnHbTPDbcP7ODq4
s5fys1mIpXZck3+brNKHHfCMnSq1b56/yh15v4Tjghh57oCb8Dj/wRF2pGYY2pDQaKlBrq3UZMNv
GyyFq7Tpy4oTJqp48EBBP1dvkpCESHQiFoVpqTWgnbxDkCAkK55v5hln57W/4KXNlDPt9rylq1wc
6AsSHM+wc1YmkyMoorZf18O1u/3z8QhV6gcCC2Bsi7aZ449sbSQn/E5ZzFOPgAVMKc+sEwwqSdH7
L7FDooX+mHTuDoQHJ5YYb2bvNZPCkLGAVRKxsWQDdDCl/L7dItEuKEyrWLgVNgtVH6eQREw5hqbX
O99hkH4yyGKodjWAr9CugGN60cT2wJ6ExiHmKFgfL4nb3fcm26DGdOvKcGYO7UTVyK8JGXfF6kBM
rb07J8ZrkDAHfUtYAmYlR9hVlUspSUsfXBHyWOGEbZ08JKnAodPItdhfUU9crXXwD63gPtYVH7G4
X+0LMH+I94PLS1Hl9J5GYBP4KEtbiSExt00mKbFMCOdvHmCtSk89ML/mEVekT24O6bX2/577cZhd
BhcPCo107GDZXDK7uZhLthD7nL7qXWcFDoG301/KEaJFp2/ctyRlCmucApWoY49R8GuYA7wfgrxW
LU2k0Ouh6NHGVOchJ7cFIyx6tZRBhl6p2MbW6vlB1xHemfO/P5Ta0GqVsq4qWU3hJKHPzA5RZJ0N
Ea3dkYpmER99wkdGjM35m1G7IhYuN8rRyopxPR4GPx/5CYpfHt45GoTum47wkKRce+CNESbbBwXF
Q1hyVLIP7NCBuGYdwSEP3dXw+4+NQTi1eFT+PFS5L1MEC/5MJRTk7R5sD6FQo027/6mmATGFybmD
cXZU9IONgXuCxUM17km2yOc1Eg2MKtj1UDkP/c/mX2klGqdp6Qb+ie2DkBsGpINV8W1+8DqomAHb
8EV/viEkMdJJny9nu7ob1ptfFK3n+SLshGc4WXczaCiR1EzYRIZ/Kh92sTqRJWt/pQt1Pt76atYH
urCKmJNgFnR6yeDCBHczL/EsFMyjlgVuI+vPfYq8DQ7Vg19F2fF5KwyipKqitsMDVtnCJKRSvdg4
15WohGmFigvZFnZspioaZ6b+IaistvEnl8t1qcm0w3yGbhYsodhTvsfn2aohYJtH8tIukJ3yxukI
U7yKWTYBuv2zo9DqjcW/fLOx5Yb2iarkT93k9UquGWlyEODtboEovsC1bTQjSJh3irC1tQl09i9M
y3z1c8xr2YsmAk1WdUAHeet3dRNoP7vIcrD+U8aLgay3WGVa99wvgvyBpZz+S5l4o6STz3cxhVio
x6yGCqHXGEZOyJkrH3tuY4N7JZbMdhSh785vjNeNNvIyMyMh/HDiJdU9kdE1E9JAtU/XAjGYeyxA
RP1juGWeuoFNh5+c1agCcYpV6b2VfaFa88x/j/7d2BzByOqU5TFxkeW5k5BvgQcO/0WYkfl0w1BF
AesvMAgygkfvvX7qIsCKoH1g/y0QY8qwaXCwYr2z8bKQntSrrikpylDra60Bg/qKw5ZzlqcZTXAJ
SR63UP2S2f4SrqoEAAsGHCLrcCykmM/oiEWqirFmb3HT5BXSdhx93V1X6gyRPdSi/1OPJoZuQAOb
tEdRn77jGi1fjKzdQj2sxKzZwFruUT9zxMAYGnHfdEcNTZVjFZugnDXftCL/116IvoTzrD1gNgvG
jWa59yAo6U9w8Wn4gaET07o+7im5Eib3RcRPy25f1Vi+cpwKBcLoikLsqL2zrKs7/+x+0+VHZ5Ye
sCeydQQPmXwn/eQBu6aHKTkiSioHOJ6XYefR62l3obrlAXwSdKztV44kKcd5ZO4NUrTFHpwCK73l
y9AvjcFJlgg78ro6nRU3TM9w+HKDd0gVJV+AnAg1u40Ja5CWGgouGgCRLQmxNBy8hA4/K3gjkiTo
47/0eBFrUjBVnt5epQG2nvQtQOYnJm7s4K5lM0D32s07Expbj0cNES9kHV9HGYe/KcgiFB8LJuM0
Roqo6aLmOjE5Rc4O2bdo66NA3NOUtwHT2b2ozApyaW+o4HMphxnO3Pwh/DprIKN248tut3Ocqc1L
k5Mqm/VsYHhrFm5pG9jEF44wja3Rgl0NBi25ltwSJ7AhcqsmmMe+oxWgCF1qwDfClAWH8+NLqALy
QobWzMYnWvRZCwTRFZNXgDD12zAhRDTNnfpdFg+hYiMOZ9837E7XfclDRTcG7bgy4IRESlpez+H/
G16kwvQfb7jzziJe6M9behJ6l+jKmck+ojh3nmmXBQf727wbgwZxP9JseC92j/RayO60VmC+2Qrc
znjKqCk5GJTB5+Uvo0EdVVOsOf3UMAgFXGbaqZJRzdUNXRbvz8yBsfGDrBsp9e5BDHvR1rzXyZee
hyNv5/Oe8aqBTjUojnJlrcfSQBEUrEbLIF7YaStxsE3aq1ukO9t1k9UYglLLrY4guNaBRugzfjGG
o+/Y8LIMHEGr4g1aHWc5vhx7evnBGm8EOIM4XavwJf6sIkL+KRV8WPvyeuil442O/Pm0gCg70SEP
H48vAA3En4HNkYIEhGDKh/N3ODwI3q35JXRSHS4sNVywPoACQv+phr3j2Hf21DqjC8vNjrDoZrO6
YWdJYXv3iglwdbQVD9kyxV1rhz3flTbM4AEyVZGGkeHQvUv7Va4BofNpVZcve73HSPePWaRgOPct
esGmgXz5UfzbSIDMt+4FS00at1zN/1p2NfQifRHOKkaEEWhmiQs+NyzPNOgbNU5igMm97jJyavM5
Kd1iPIPdxQhdYpyUHQxZ/reWLa4T/bwWIyxBJdq/9JYCRqh6I+Wc4v8drF2SRu1l0e+S3M1E9FRK
H5uNWy7HBYyvmPjcUhv9EZg8PLuMijmml+tYDeBn5Jn4ZSz8WmVImmVnB8dWIpBuek+Lb67eED0e
LahgPdBBUkly1xvc94xOANbYhcH1jz7is34Uy7SMP8KY1jobQoSEJk+qNnqX/CCnZPe5KkY8HDCw
XadqHYHJHLZ5yCISQOT6UI3bYaT+NCOYwAf0QmvCqbb+Vx+nbkmDBmjDr63F+7qy+uBV7M84xK6s
rWuwP8My85VSJVojkyAOVw9sGDkewDUlox/tFh10RuUIpERW+gjCE8WHv8MdqvqLmutoQhql8YOx
f17cqWITkR10c7f1a1PmM+3+thDGv9qx1l11qV6Sm8YX3vXPRUjJtsoC2lM9JgGViTUSCO8BA84x
rdnoCX3VTn22wYPQeWAU3FyaigvgIOVcTDNLCLe/bHZS1TNOk2PjFI+KjLKGA+lZF9dSuVsOa6Em
6MPIPHtKyt03eCv3fLVJRQSpma+U5SjXcI8MxV8rAERF111rB7woIqTaKeYCUpOppbUGuyx5X7MS
LBrpLYXe33Gn7ujEstIhnpxf+unKQJyajmG8bWLz+6LGt6BRMU6/eCDeCmmvzG6y0ML5pVVeg2cw
ZfceP1XOA7de+wbJxHULOvSYAmz9ZOtFoQVd5niquIaUGCfld9ZHXVQ+LEGYCUJDqdWgj7rvns0i
HMeDffXhPK9cGv4c8cIKMe6BWekCmWmWSS3399OmFsU93S/xOOZEpvkRuGsEH9t9OpX5ToolyhA9
aMloCyE79FXA6FOYzvua4kcrWZKvYnAsRs28N34riLMZFqkRVL/gjRaUUNHrDWvXu74eh6BvDVOg
pkirH01rcXJoaKQ/IP636zgCauGwjWp8Vme7pCZy3DQh9OUP+FCAgUxMttWK2glxjE7xghtbCaDp
FMCLmoRZ/9ciaOnb9MYNQGWq64/CEqSNC/igUhFnUMGKiQ/j8RGcH6CSZd95aLeWYYNpIhuwlm7f
R9FvNJ8RCIpMCN4zf+9BYBS2xLxm/WUxan/s3DH9YnrZZjUBg9ZNKNc7EfNFZVe0s3F5VG2eOw8b
xBstOUHc0U8i1rUlgoMu8zMLs+butLd3ePhdu850Etu7fhlXLDV5bWFw/77cU/DV2zdP+GyxUTm+
jSi6obfq5/zkQYrkBMpA+Ks8KRg8fknxEoYgdeW7LDop+vKg9yReWOMksIv8vBsarcRjhXe0/86T
/3725T+rh/Q5TenmgZUMXEKBMsgl8Xrd1X574caZssO1CgK2P6CxN4WGkipBMJiaQxal5X6fRVyE
gVW7+H9Ga6rqow7zukWqR0t0g+XIrriEA1b40GapnyLs8tWe7hfubSEm1kHmhFQFrNG45cC82956
g5UFcH0QN1ZkpdhNwkEaEzVeIIHdoFrGkC4XjLmjucWoD6pX0iCZGp51ekRKf3i0Z8rw3w8WU6PG
KBpDH2SK63Wus6ObOWh1rqnwJSspLEix6vsg/fII1Np2MrQAxN3E83ZTtRb3UECVkKoMjd/fX3QL
UGxpsoF60jHgIGKwnCpdc5leM8wYxkEMA/VMVlCWyzncgNtJGlcGgziNbUklWpRwo91kpAdN9uHt
MFkof3Q6MAg0koKWu5zdE8xVCgUKRbkmiCKRHPZcHV/Ch3SySktSfkjYNzSvq5LMIxkRLgqD3Pz5
x+IrYBlar31Brg9n1cerbHqTvuxFDb3HiLfK1bCM9OZ08LgwYIfSL69BRO29TNyFb5D9X27pwZCQ
+op9r0T/pgdFSzenmDoAas87ufkKtD9S58RLlVhKgVBHcFQ3xjZIh393FPN1xo74YSwGUvtlBBjZ
bQVmzy4t71srPuKopZI4AIikwm8AcnHyl4bVHFcXBk4pJmyfN5lIs3AccxpCrOVGB48FEHVQgszk
fJL0djHc2RvBVOFIgziwaA50nEl7Oa8gNYu3+5L5k3eThnqHeNyFC8KLetpryyKuSQEBg8FEYDtQ
jm5zExcUh7SVSHlmx2PbL77ob9ZlYWaZ69D97v5KE8m406Cjfb9DAUUK/KksT6HxLUCtDPDvBk0k
+a5YpCv8AlRtzCklQTNUtLSEJvOn6/O49N5oRApC5berxJDnr47tSX1jDFFVwsmhPYq+eiJR10VN
HbuQhQ3Cu4I9zwDaIaZ2ivDIPqMgn9vAh79DuYgPKangf2a/uawOsPLCGy3Y//eLuk+kRmkUR338
lZxYfYjG2g4yP5yM42+Qo+Bv/lorrXSwxiVKjyA/LoDVL7h6QTXu4sX39fK8k7myuO0Vh5LQ7s9O
ZNl4/+lgzeMTCgA7TikZmEJ4+UrP1HO+kiwVfiwkwmNWPoTog36s7ZnlsIdi35xrnu91LYcYan0l
zUWQGfeu6O6okkxVHobU3jeYVCCA7ZtIKrqJcOh/ubjxLwe1B48Tz/FYNYlu2rrx1/kRov6CkSaa
IL0o7zmvDa3RjsDdL+M0Al2trg2Ck36HRO/vCZ1USIkQe891LFls3kuU2KfC8+KrodKWVwE1BDU6
FQm2MUD2bzzQ0resiJALkEBJl7m4tTQDjNBcRs8Nl2qdiFGSWMyLCbYqGMWfobAndPhL9N8PKpG8
OANK3j/Bs8KpeyxHWOQuwPdzHnyMDVD7VEaWeuN097hn6tu1TuThYZfw6ZSW+2Z6Xg/+onZ9x8D1
VwpfXYx9kIJgmGo3n2bww7nASUu+2UCdkGW5rb65g8Lq2xXEImzDqvVBVAI993s5BDRBQWS9EXSi
jhffLHsCTE1ITQt1C6O5HnRCNMNdvvS2cKhotTnU1rZ0XmNA7pNFNBOhJbLPvvNHpJCzgxGdsrXE
3SNL55E7BgNp9DLOlWuCr5wqF9kau4BBeuJMouwe0qIAKi2drWVRxGYmN1hxehkCDysI0u0lPHwX
ikcNWTaooHEmfdHxz4xd4fC12kiJ6IJT0hQivxhsbp6c8p9/VcsE/L+zr+bNNfpxanRjfdAxPoGT
leoV/zsBhD0fPK3HwXDHB3uiZhrzz6L2TiAIp9Q9e9AujgMO5tv/mkz99Ppfq6Ohna4RJmLAYrnc
gxnB4H0pRQr+QCTc7Ft058e3YWGol7SRDqXvRLuSonYbs5IimFs7boqEHSZ+C0DlobgoikgUW+TV
0QgGjGrnj46aiZYFJRViFnwCfB+G5Ad4YRzpQpVez9cMA1z8qz81+Ae0GB/mxx69Ai+L4EjCrSE8
+b/367NVUonPnsnqYoajO2g82a/R9XXQBp7i4ysCTJb3PRecyudVO77x22hFJwDC+zEoyXnYwQA7
Jg7jmRxZpmUiP/EaEN+GwkWkqHgTKqXSMCb3Bw9u4gaXP8auhUO9MJ9efvoCpe7nkeX/KJbnc8Wb
v/qO6Pb2T6z1YEzAZeiWfAbiKe5l5d6zOoOUrjKOn6ZCxuyemgyzD5SnA+zvl2lnftsDs7qMHm1J
1dONvGV/OsOvKjWZKsyIsO96sIucxUyh5QeeRnvtj25LhzbodbCtJi6rbCC2nMS825btnGZ7cYZp
/4a4WdZE2lNwjJBRG6Xe7myCDrYVEIBrpw+9H8x17eB1u3AMd4xY41P24IBcOGDycunIFXlcMIPT
HUaKzvXEVsAcy0DMuHpk/J6FzCG/fkhrnkUGpui11ta8ppXEbgEAk60PgUCKahTROxPetaxSFX7T
F3UBWlQxLt8b/iwRBn2nuiToI9zgMQNVSDBA1R9k2/vE9imh0A3cfedwc2mzWMaZWgmy/EgJMsVF
sEnMMi+RhjPy8cnkFGHUeAAAg4ZDUXSu2pltaYGNxxfNEWnV93ZgZJ/nDNUnAZceh6DrcyCaFb7J
F/kqLW/XN+y1y4gPgzsfPRCIhAqPU41oDA2xzgd0EEifPCX2DzIY5T502ZuefI80Bb6oVFsV4l5S
cdNXpBzldKPUGsx0kf2vjPjERrbCUPUGHH/p6YPWL1a+ULXcN4gNhqwPQr861Pesjm0uzSzwTvKB
qtNdPoHOC7KMiPM+FiLL5c9EKCkDK6MZy+syRwjGY0iRrfEn1NqKrmnsQaskZT87ox5k3P4Q6nR7
q2YuNLBEhL/Dh2Z62c/r7l1U8+Om36KRerwNV8vsqgy5LETEO/Ub5v7u1s5PXPlIGX9HbjrQJXJy
VeIdwS3vDa5moBCl1D0FgDWjjsj0ByxWPuWKpkauoWWCzS8NM7vRWu9T42vWKgbvWAgHwM6OHIrQ
anWVKVj/GMl0omfn7vBRjbIzZFr+APWaDua9fDwnqxR6s9bs91aXDaVHBGswmoY/Lcm5lE3XJP5n
J29Rf+AYTXKxiHqtdywMsoljEJs0dOleNcpAmZCZM9BGh3Uycy9AlButbIBBe8rzmQ30VyDt6V75
2XvU3SwTsCMmVdbdg86Hdrw4fado67F9wjVkW7VVYv5J9NsIo65SKoHfiDSxOVy3jOr0C0paKeSP
LzhYV4WYtAJQm2svo2cEzUdWDI3yjYfqz3AG/5w3eSE0ryn3987ziXnyPgv3Db3BU5A+zrkJJXn2
6UXT2vnPcdtjR0Wc4iEnV09fj6LtZjigCpGv2W+t0C+x72ab6FBDSNkvQs5R2qeq7GUP739jlolJ
vyGvX1lK4Iv/dB64H9oqg+gu6gVQ2LsEt0nqzJJp+Emgb8uO3TW/duT9uWk3ovMqGK1AZ6/PDO8d
PWBLPia9WTBLTB7Fh2dFYUIitCk6iSWmdQOlrRKSafOmDh0prgU7D1H4EEkP/owGJ7mf7vC175hK
D+JZDhFx3pjCxMgPBSV2VvhnUmTg0L7z1NtCiBN+ybKQnC/zYo8hfYSGc1Ws2NQ1Rw9V22dHDld5
bCsuilbh3h/JMq2ykAKI9yaAqhV2fAhxXdrGhJXOLE9wmyclm+pa0CnJnTBDsFlpxS5NdaAHPJ5k
nVx0n3PlY7ST28z5kRcBxfB4YiylHRr4Y6OqhpgCdGW7v9lHki3ahHNVGaL/NOZ1lcuSyC+euHf1
LGavQl45pgVnR2qphS08NQ5BWzoxLGUHT6kK91PbOpbVis5+YeJXfxCDrI+oglmriLl1y4HsTmxx
0Z1G9J/LXAol9PF/MmDYDl5ltdDyX0G96ylVLvo4uShBXTNghSuklKhFfpL1PnaAz5+a03w8a0zh
ZO1dCmJeZ9NXM117H7uDF4gulUFRPZQJ/ggfMbvQicL55XzI/qUWrxJixH7N/caRRHErtCNV1ltP
D+S7yKFs/LocKTXUSpNQx1GHKEGcO2HuPRjP4yQQkpss6WiPH0kIAu70nIUFKDgXF0Oxx8DHj+51
b9NiSiGgR5X4gzgcIIHZpc4bDmSzYgVMh1Ds5vp6GHwey+6hQH8q/VOCTFVcg9XDm2bo5SqoYEYn
TPrbK1+XROE3K5Mj7/som31pP3Ve+fYioHO2QcGfgVtS0zd+t8SW/SDawVNsL+cxWB/NoG8nmXpH
yUtQtOjRAEukxR5K3LJnjLs8JycHFVJObe0p0qqeRCJPERtkaVQYuoFrJ0W3qP1C98SV6VJWdpPT
okNcecLSKngYTn4b3G38naMFZE4S3yH5hUYt0I9cInzIdmo1JOT1/2GCMucxtyzjc705wWvFYouZ
RsjRHVi18IkQxnpIcRyaLeLVZQWFSFAhfZ7D+CZeBbL1wCfgdC8dFmsn6+UjJtsa+PsnWRxZP2qq
JX73tm8zreFHa4KzZc+3rtIzyFWsp+PJQPKRWVH/mPuWJftlF5dOAN9GFLo+3fcAgOrolr4mCaH2
6O/UsII2O/lwhZFDCuL6xs7wPWXz1IeiMtL95FAgGHS+TJk0C/vw3Aou99Zlju8gMyOpGJeW/kKZ
vmWOWyT7kSu4bfyE9005s9rLzk7a/D6Q2tKGwnq2O+EfL9qyrs7WvjcvKiP1cDdzxQ5NtA307Ez4
A1fqq2/JNZ2sp3j+oupKX3XKTNcgbSspYnLrJg57O/Pl58CM9sX72r3HWt1paW8zeKXBDLZLh6w7
ZLXjQonRAKk3Z0YiXM6CZ/xeOJ7B00UVvK0dtyf++bgv2qnE8HNBdehsriIKEdpHY2t/wQfGjpnt
bImWtPj5kXT79/Ld14zKTqbRe4aLWc623HY0hXonHfLJXc6g8lCfhYDp6pXI0GzlFpyoQJyxDe1E
qDaIwN+b9L6NRmETvNTzUJFzMeWMXtfaLMBF9+pDJAzPXOprUzb4FsJ0IzSY9QmhOnD+Aq02YIL6
ztoXjcbC7IaWF9+XFy0twhBu3I8yiK62OjSmOYLASMSExV6JAVwkw77mGurZ30fJ5+nDitUoDAeX
9+0OvRK2/U2oCRmvo3j9JtZrcle1pwGHDsw8jOy7B7ceieaZjTAnCYGAhrlhb1q1XJlUzCIrsEBS
DeG4GcJ969eHmjewFhTHWKTngxrUUxGiR6pxiRLrJsfiJUthKqSo+O4mbVSftoIA2OEl/5LJbSAD
RbhhijIeGrk/e/y5Q6Mhe2y3dWAMMRrdV9GcBBnej0f8K2OzLdpOU+ubMA6/PmE/SG1Y4UxKYjRt
kwKu+WOh+ciVfgoUfeKN83sf0szI4UKAAX6DDMdNna024j2tarRu4oD3tTuCv3BkMRbPLw5T4/Fl
jV+8apnjVtKzMoDVnd8NNdCrkPmNnbwJ0zXHqbF2lKM3NqSC7lXdiNsIXoDcXUFJAGOE4QkBVS/a
uPfC2lFtSYOt4NjfMH2wYOm6iXuriKe2l6Wm7QTnnrVVThD2tA49R7Tou1ZnGp2KsOQa6rzgkiOD
iOoFMxahCkhfhbd4NCSKINeBZdZ4KFr6SRrbMt+9NeU4LM4coltjgmgp212VDvwXMNB8RRwDbAm5
IzuNVulobzn8j74lYmuanOL14aXpsF5c9pBhlTEnEFm47iNsYNKNzqJZTyu2RE0ROhu0ye/IREA8
t/4NG8ElzrXvcHseyQQpAE3U4yYuK7pwyvuPsAdVO/Z2gzO7iaThgYgGyPnbQSn91mpWAW3wI9ik
yqjTxs3J0aMOr2nQ/iwgDI0gAnXmnPGyq/WCO+VdM3TUKUgJiH3keS4KD4jSw5wjBPpXvCb1fYef
ohSZCx4fr4gUfgao12VDvMxGSyTJFRrXWhKVfz22fdL1DvOmpSXz2MxhX8d/ssbdn7i0QtLi3gBF
PNU/3kU0uNqLvGdbfJB+/4mjkcaLQvVehiuG+BKHQo+EFmoS1n018E2MeiIxWNOV9smdp1zLEs2K
qATNtdn/8lLXfFloY6oxTAwfO17CCwEAhK7abTPHCVs5+JHGcuEF1KL5ZASh2X5VPFQY/QyVk7jx
xgAXk/hK3u1V5fdKoDYO1t4Kmoh9Jg3T3ckUEG3pX6oKD4sGZOk14Jbn4O88q+e07kaP+BNZHeQ8
pmZZPBlu+VaI4SEL1UJ3g4DvBs9J/bARJZwhtnJ9VOhjDtOcQBjHwWOk/9KWd2vFC5S9TnZQOo6a
OYwi7S4r04krGEqjDs6EFQN/XEcGzfq+F/D8JdfD1cvi6Xh8tvPV9fLW5uxAs9o/12u+DcLCaSrX
cLJmIVUwx84g1b+TRvUeEfk423X4vULE5EZtIF2CeXiH18y9Sj087I8vMtEawgc4YcNTujWVMQuz
XEXbWoPih6cfDtLSxUxWRaH0Trxa+12Ix6uwVUpVFiWHBDoeDfi1uEuG0BBNTPOzb3WF6GFmiHwP
0wGPiF1ptluAZ1cPkQkL4DRYbg28G9p3TT4MucbHQCeREnghX9Lj140NaIok/z/FjmliYM0pLBxu
/d3YFVqkWhTuBl8QRmV974UzE4U5dL7PO2c1JFtKEH3wP/nRroRxwN/YD0y1QxGwSeHB/Pf4W8LF
SWzUZ3EtPy28zaGqPNyenhLRnCmxAQHHSt8z2JKTCMBJ+47ZENWkCxbHGT1H20Cc+igWWJGc/AJ4
mWJJ4cnvmsnnC67uzZSIKWTZC+et9HMy/JQ6lXiaS9P8f1DGORhrhi65UBNjBEXNYIhEIfYPq8UC
bRCHbIk31mXfKJ7ROe1OwxwO41TCWanYELMCiuEkatI2PPEaiLnP0ic4n3bphOJfc349RU+9qZLQ
ITLfcBY45hknF1QJl+GiDN2uyE7aj+7INHwaP5ryvZb6KMG694CQlFi8JgIBIKd8bsFlill5uLZX
HkqELl0ckV0jdVQcGwOKjirBtJshWMrHoC8Mai6KLBO3PQ6MOAxIbmWBvX9qnpE9x2BzBL85CFnf
K7XGMXNHvAqI0nOdBFUK1GcXqndTqEcNdj+FNW95N8Xjk7h/DSX5Tc5E2Ui3QuHfdACy3SUcDrqa
Gt+ZRp8/0YV6h0h0LUTBxyuvhxJXv+M2CM8sAL9FpSwloHwGYxLP36uSrhPm2eZKWYChK4E47NQi
QPFIw3tCdSYYf86hfK38m41ed20hH4m2DWk1JwxBfvDQyrP4ML220tpmQMFlamoaU5ATsDjNyH1L
y7x5YtfOnGcJihZq1At6Py3TyHrLe2/JownstycbuIInTiKTexyMehKUe42zjfkU81rZD9wgM15O
swolofGizs045LGYEa3RobXwBmMnixxCgdo0tCumRnV4ekFy9sLMVgIwjQ5ScsW8AFOy255xzFj+
c3xyK75PeqwqewNHhDG+pOY4YcKScL7B2s30bUiR8dY8TVerFolX9syg9qXOoA5fi013uvh5GNYa
93QL3th8+vdIbsBK414slDkC4DP9ER92EomZ+LViLz07n6dygja+GEHxJYbqTJHIpeDG/TzwawYN
YtUS6GgNCzNfLsGnofudgOGg6zejMD5/LPG6mZ6fB5yLVKaku4nTyPfnfhiBf7oCj/22L1tQoE9R
DHRK38otddfFMiu+dvUoeyARs8+PmokpG+3ShIN5jeX1d6IDEg68fcZZRDDlXqgqRM+yks6yUiPS
M4282+Pmw7STSs8zeVSZa11uUgzd+SK+kqbpyRyVCIhM9lm0pPYrer3UsU1UK2b1AWiZag74mXR2
Nwjn5XIjXAWf3eKGwuDPr6UVIt08meM8EDZ0/g9fdDWYlHmDkB/SluQQidm09z75j9wFpnujpLsK
YfM2WiKyIMNlRDRvEHUKFGuCiXsgAUqSfpuBoYQ7qI63/QJHwFWb1Jbrg2NgdX4bbe6EJaGChGyp
ubXW7gl3v1FcWZnVCozHeZ9q6BwyUxUS8jRyqcpIChvaLB6nGtZ9KBxCr/hEs99+fUtnaW9RmU0I
Q2u+atVgvC3t4AoPzHWkAZtCcoiKgdG+CEqP/CxCLGfHnUI0QZP9qylzmzdT8JeD9vueo5xvX0V/
KWRIgqdm7MOM/YZ0DnrmQNLFphfBeGXrCagIMZN4ZWQXuHxwfK/WLx2sSKK/hmWAR76OhK1yBGEY
gaLrlscGlOsuotAt9yz22kGuy6SG5E9PS2BPvq/yRohmnbhtW5zc+0S9OiPP54mL38N/vPBi7N4A
WAkNEER7Kvffec2yg1P7aJL2r9nwVFlpjpGyzSgc0ZtAAetDkkESYZnSnHSWsAfHoX8ZefdXp+tq
j2ka8ghddKBL46B412+0TB9oZTrHnTvhHLCcSNqZ42RZld2mHCeSXqgPgy/v7OhqSHhY5UvmcxpS
TNqadRcEuwL1MZZvObpb5emzpHttsaJYUiWpXV8a696/owy86PdMtOyrHYhUpPFBGkXG+YgpK2Aa
b4hIh2NzxgPgwUz3ZzlFn+vRa+kikEZA8xnUlLrt+OU+O8/TMh8TCm663FcMv5WGOTSQiKEFVhnO
kjGiXAlZOkJfsX6uA07OR+JZWN3cBEedc0iaKeEuBffYV4CWKSOBA9HRAZsBHHZ5Sobi+4fIIK0l
jk/hsnAemSfEuP375X2lgQ5aE8KJL5PKAFumbURFDtMHkQy1vLx+axyWbvqD9wSOqHe09rHsnwZj
oxH8fbtFKKn3BpjKXbgAQjkTjZsRZqtXgdWGK0XKRohqnfefxkdCzB3+BZSTp6Kcom8z1Mf8ERIv
ULM5eD1FI94UjTqijhFZ1nXMfWHpHLIOkA33fT1EwH5d8PAV2OT2TXhoYPhWN6QJSQ4yUGyy1N81
+6SxtolD4/9EUQ9bnrtqss+QmM2XKpHTTC7Gj6/q56hiFttnLsusJBBn0PpMBz2Kor0O0oCWcALX
0DlXtAuiBpgdA/UoIkUQiDlaZxDkBABZCP4B5GuN3WengB49e0s1VQznjTESHzAtf7HNfX+uR5R1
14yZN1Xj8DdBS476QszvwMiHtUS/ZYWzPhyJvzZIQ0rquGatRHNW7I6S71nGue8bmzZe13YU29oh
lZfywXFBADFstgZJS0TOyDJ9FRgLRQjBzsQw/ra5kiMPORLkEM+zaXg7DnB8VR7gmRplIt3QjsU/
cXt64oDia2LRidIUB1IJwD6h3O+uDe4dZWnOoT/VteyXr2GHINZDvki1jamyzTQXxAze9BefqnX0
PoXj9+lx+2AYstokF+4Y+XZFXb6baZlGvkJxhULzPjgKkatQJtl/XIxDZAEq1GRvLlby197wVzYM
Jz5Dxnmn5Rn3dTcbMOIlszp7Gc3t9bH5PKQX8o8hPKfq054/OH62ENzjqq2xD6yF8RWGxBrffL8J
CXFpQPclNI9ZVlk1lp9S9kZAWKO+s8NgxhJmgdvcqQ/GuGxZgiKSjwXpajB0Yby5WJzU0YuD5KXS
l9I3gUKWsihILyqBBsnCzaPfuRRDZaWc3zX+TVArdyB3Z0bMwH/jqXdaXsHtuxSfYpPU9Bpr79SF
qrowm3mpAGVl3mE32Pg66vTHPvmPANeRI3hlZz9OIlSOzuGkdqYksPupA6eW4G+nWf5V/KZJN0RK
IZJepXGDmSZzCqUEWBQFQQhMzisce62XC2TLk9cd8NDGgeKNvbr1bsa/A4PW/jExZzOCKGfuWquX
cXmY2McxYr4YQkCaTiX89NwaBpHFY97xwfFaOGyg4NTS5xIgqmuGl+QJct9r91lETjslM0fSDL6B
nH2sEncOgiqm64s2yFqjvJcXM0EAH8S6PtfkmVPGF3wwrT2ggTkhbGhWZPQFP9jwmpOPLyMlar1b
z2qeXLmx7fkzq1QlOryA3eiPt1yKvMepglt8WOMP2Fu1Xkqpe5m19PZynds3aAB+W8ciVQp1SAQz
cInsdcaG0wYKbp0sJCQftaOBsTknL+UqVNOmxBtuWyfrj7gkJTdPQlxbN63shWSyTWOOoRoE2RdZ
nr8WeljLB4pM5wkFQZY4Y3kjJAcRDF3YUzizAEW3B/RKaJBA2kBdBS2ipaxWsJMJj4IaBK5xycrY
fS6Hg/6lW0Uv36UPAh/moC+/+qPuW5IIa65SRJXB01qaU5MjZjpdWpAlYpSbK/y/csiyVwFZuY0p
SNYT7tv9zUaPi/9Vw9ueaiLQ/Vn9I+BhzDe2bGvlsxWjsHMx7LU17piKSKZECr7bWQhk0GiLq4Ic
Ohjg9ZqZvBkYqRYXQKEu7+aWPr59b13X93a4pKHx/Z/sXxNqSvSGWhSVlfFOtHpw9BAy+ZZH4IEc
7kVvAoegi9HIEtloj+ATF3KXDR0o9BxzZacVdv+uGDESdPHMllobIrU3BP5Gfu1DpnSsVJJ3Ff+V
L0BDrzTU2QEK0JpsEBOaxkHdnqslQL2TK1jg2K6ExZjNrY95tGsCvVgUX2kff5jVLVJCn1LEZRLi
p9+hdVqHuMXHz/SXDtJkWvcEUsRIZih8G3+e7fBFdhU4y/rjK7CDoZAeW0xoCQzWEhPG1vX3z0xI
7tYsdaDJCcf3wUKzr4AJ9pBAfvAIsIOxI8L3wonTqil8hG8OZi1Tq/Ngnt5engFKUBaD5fy65LlB
FejhxTOf583G88IgaTsVMCgMQWtSG5Xyc/R6Ikm43r7D0R27AsrIkF5hXSczn/o6Z4kdY6iQKSJE
YiSrF+p8W9VST0/+YHOUDBjJyEB6QvERiibsTfS/pDCnuzVCBUb9glRuuq7Qiw2QyH8LzGWusPiU
kF8FOxpMjKHRXamG08sMGnBiAWDKXiTf9RxQguzS59/AGjVfER9NRrLDlDf5Iu3TsOOa/OUR/PqM
j7gTnA/fgFa5a+dVtsWMN0UB8IDCb0pbv80sL2AMVStJVIYoL3i6NFwS2gxCkDm5KDNVSMDIX9Zh
owtKfNF373fAfdieTKZjOttJrc551Lo/LdugANNlwvSsYZOh3a37g1F2DGz/xQlyH2Sm+Vd3u/AO
H0ZQPwtQkoOLHWXa2Lq4IgsKH6T71bsKtYp+DfUWhLJ0TonJJmurS+r4Mu2aIVXXvN++S8Icruos
+Dmj0VNd1bJ04kSHVxXsYOKIxBtg8kyNQst1ErAl8yk3XVyddJtYOw0l7tf9HAtPak/ESJxAoGpy
sM1XCjn4LWPdWO32EAkItGNWWVhmmBTe9YUXr5n28oFCuk7XVS2Abp+FFWLMK+WscR4CRrAJ9iyo
u2S6lzIR1uCmSDjBjvzPtua02t7Ig9wgikfXDWuOZ86ODsKuGvLbbaw5sEFOfDJhoWYy2vgW3hmt
fUcKN4T15SasP6tqcqa5GhlXORuyrsB2ldaP9jHNKh7T9o3WaPgmT6V9k9eKvbJAZlR6Q8oEpqBX
crT/8/TWbqSS13/EhB3c6r3MZFLZtWT6DR+ibLXLmUs2Hr5zBzjISgJnXKjOzf7rZLRlQLFkhHMM
os2q4XmHm3OuBH6PucrETQENmsNjjH3PJYd8JoNLDtWaZdLtuOdVMgEqvgy2n26kDG9syZsJHDKS
0mb+g8+t31HaUPionqMfQMbpzQZ5Z2iPfgBWyb1Y43QLsXzoTxVTmCTyxjYDrwJ9D/DcERm6Dv1m
Y4cXobvhA69bOnvCmcHuzYICDCuUB8tTnqBLgY/Shqq8w5TbEbM66pAwJ9fMZsrJrzGqkunUqtb/
dbxv+e6vizzqtQ00LfW/EnraVPmzTwdzqnv8wWDBMSP/zbbAU5fGHISyjerEZq6rZrek7dEemZex
5vDayswGkzM3gIgXnVjeXgBBywmB9HwtL5qrMginPxgU8dH33BGxd4XGad+pv5qS1NahbGXJYSSB
FT4p1Xe9CY98H7Lf6Ac5q4T3RRDOzRDXKWkRqNCiDVEuRZR+cFibBrrmT+zonabBsc5rvQqSjI7t
1WkKw6vKP51Zl4N3eEjurXFmeLxpUXtazmgCaDj1rUBsYNJTbJHH07iUM7oXgRSSH6+XRXg0PyuC
KaMlctG4nSkNhVRNCeLLgI8hWUFpo+KMlgpMBGSPCWFUz7I4LZ/nnvL12yBwL8BlNi20vhAS3RO1
o84XeR65k72bRVOdH3KbiKeuLF3JeiDoa3JksOjrorpe6q3/5+xL1BzafbbWz6MdSEeNZZdlU79Z
B2uRGe3plncH2PiLYFRgGRg/NRufMouJEyz6ic6Ge9KDU+2BYKEtjIhrYKzIY5+rrCZVjeAkEB0o
vc0COSQ7Snqaj/3AwbJn/cHtLATE2RO/HC5H4wRpageDLtj99DS+ULT6i4tPwHCk0fzVdpEQX3LV
UuFDcNMRyIY0h7p/Abh0WM3/IXKw3YcNGUZrCDpTXoCXf9S06czGHsuCqbSpcNHzz+Adx5oTkilY
KyrGqBhOEfe/ZmySnWmY5dkYbvp59uvVxEg2VBECIdj00fBfvcG2MP+XBtfhC1yGdlQ5fcQhr21D
`protect end_protected
|
----------------------------------------------------------------------------------
-- Company: NTU ATHNENS - BNL
-- Engineer: Paris Moschovakos
--
-- Create Date:
-- Design Name:
-- Module Name:
-- Project Name: MMFE8
-- Target Devices: Arix7 xc7a200t-2fbg484 and xc7a200t-3fbg484
-- Tool Versions: Vivado 2016.2
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library UNISIM;
library ieee;
use ieee.numeric_std.all;
use IEEE.numeric_bit.all;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use UNISIM.vcomponents.all;
entity event_timing_reset is
port(
hp_clk : in std_logic; -- High precision clock 1 GHz
bc_clk : in std_logic; -- 40MHz
trigger : in std_logic;
readout_done : in std_logic;
reset : in std_logic; -- reset
bcid : out std_logic_vector(12 downto 0); -- 13 bits 12 for counting to 0xFFF and the MSB as a signal to auto reset.
prec_cnt : out std_logic_vector(4 downto 0); -- 5 bits are more than enough (32) while 1-25 used
vmm_ena : out std_logic; -- these will be ored with same from other sm. This should evolve to a vector.
vmm_wen : out std_logic -- these will be ored with same from other sm. This should evolve to a vector.
);
end event_timing_reset;
architecture Behavioral of event_timing_reset is
-- Signals
signal bcid_i : std_logic_vector(12 downto 0) := b"0000000000000";
signal prec_cnt_i : std_logic_vector(4 downto 0) := b"00000";
signal state_nxt : std_logic_vector(2 downto 0);
signal vmm_wen_int, vmm_ena_int : std_logic;
signal acq_rst_int, acq_rst_d : std_logic;
-- Components if any
begin
-- Processes
process (bc_clk)
begin
if (bc_clk'event and bc_clk = '1') then
end if;
end process;
process (bc_clk)
-- this process is an edge detect for acq_rst
begin
if rising_edge (bc_clk) then
end if;
end process;
-- process(clk, state_nxt, rst, acq_rst_int, vmm_ena_int, vmm_wen_int)
-- begin
-- if (rising_edge( clk)) then --100MHz
-- if (rst = '1') then
-- state_nxt <= (others=>'0');
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- else
-- case state_nxt is
-- when "000" =>
-- vmm_wen_int <= '0';
-- vmm_ena_int <= '0';
-- if (acq_rst_int = '1') then
-- state_nxt <= "001";
-- else
-- state_nxt <= "000" ;
-- end if ;
-- when "001" =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '1';
-- state_nxt <= "010";
-- state_nxt <= "001";
-- when "010" =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- state_nxt <= "000";
-- when others =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- state_nxt <= (others=>'0');
-- end case;
-- end if;
-- end if;
-- end process;
-- Signal assignment
vmm_wen <= vmm_wen_int;
vmm_ena <= vmm_ena_int;
prec_cnt <= prec_cnt_i;
bcid <= bcid_i;
-- Instantiations if any
end Behavioral; |
----------------------------------------------------------------------------------
-- Company: NTU ATHNENS - BNL
-- Engineer: Paris Moschovakos
--
-- Create Date:
-- Design Name:
-- Module Name:
-- Project Name: MMFE8
-- Target Devices: Arix7 xc7a200t-2fbg484 and xc7a200t-3fbg484
-- Tool Versions: Vivado 2016.2
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library UNISIM;
library ieee;
use ieee.numeric_std.all;
use IEEE.numeric_bit.all;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use UNISIM.vcomponents.all;
entity event_timing_reset is
port(
hp_clk : in std_logic; -- High precision clock 1 GHz
bc_clk : in std_logic; -- 40MHz
trigger : in std_logic;
readout_done : in std_logic;
reset : in std_logic; -- reset
bcid : out std_logic_vector(12 downto 0); -- 13 bits 12 for counting to 0xFFF and the MSB as a signal to auto reset.
prec_cnt : out std_logic_vector(4 downto 0); -- 5 bits are more than enough (32) while 1-25 used
vmm_ena : out std_logic; -- these will be ored with same from other sm. This should evolve to a vector.
vmm_wen : out std_logic -- these will be ored with same from other sm. This should evolve to a vector.
);
end event_timing_reset;
architecture Behavioral of event_timing_reset is
-- Signals
signal bcid_i : std_logic_vector(12 downto 0) := b"0000000000000";
signal prec_cnt_i : std_logic_vector(4 downto 0) := b"00000";
signal state_nxt : std_logic_vector(2 downto 0);
signal vmm_wen_int, vmm_ena_int : std_logic;
signal acq_rst_int, acq_rst_d : std_logic;
-- Components if any
begin
-- Processes
process (bc_clk)
begin
if (bc_clk'event and bc_clk = '1') then
end if;
end process;
process (bc_clk)
-- this process is an edge detect for acq_rst
begin
if rising_edge (bc_clk) then
end if;
end process;
-- process(clk, state_nxt, rst, acq_rst_int, vmm_ena_int, vmm_wen_int)
-- begin
-- if (rising_edge( clk)) then --100MHz
-- if (rst = '1') then
-- state_nxt <= (others=>'0');
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- else
-- case state_nxt is
-- when "000" =>
-- vmm_wen_int <= '0';
-- vmm_ena_int <= '0';
-- if (acq_rst_int = '1') then
-- state_nxt <= "001";
-- else
-- state_nxt <= "000" ;
-- end if ;
-- when "001" =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '1';
-- state_nxt <= "010";
-- state_nxt <= "001";
-- when "010" =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- state_nxt <= "000";
-- when others =>
-- vmm_ena_int <= '0';
-- vmm_wen_int <= '0';
-- state_nxt <= (others=>'0');
-- end case;
-- end if;
-- end if;
-- end process;
-- Signal assignment
vmm_wen <= vmm_wen_int;
vmm_ena <= vmm_ena_int;
prec_cnt <= prec_cnt_i;
bcid <= bcid_i;
-- Instantiations if any
end Behavioral; |
--/**************************************************************************************************************
--*
--* L Z R W 1 E N C O D E R C O R E
--*
--* A high throughput loss less data compression core.
--*
--* Copyright 2012-2013 Lukas Schrittwieser (LS)
--*
--* This program is free software: you can redistribute it and/or modify
--* it under the terms of the GNU General Public License as published by
--* the Free Software Foundation, either version 2 of the License, or
--* (at your option) any later version.
--*
--* This program is distributed in the hope that it will be useful,
--* but WITHOUT ANY WARRANTY; without even the implied warranty of
--* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
--* GNU General Public License for more details.
--*
--* You should have received a copy of the GNU General Public License
--* along with this program; if not, write to the Free Software
--* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
--* Or see <http://www.gnu.org/licenses/>
--*
--***************************************************************************************************************
--*
--* Change Log:
--*
--* Version 1.0 - 2012/6/21 - LS
--* started file
--*
--* Version 1.0 - 2013/04/05 - LS
--* release
--*
--***************************************************************************************************************
--*
--* Naming convention: http://dz.ee.ethz.ch/en/information/hdl-help/vhdl-naming-conventions.html
--*
--***************************************************************************************************************
--*
--*
--*
--***************************************************************************************************************
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library UNISIM;
use UNISIM.VComponents.all;
entity historyBuffer is
port (
ClkxCI : in std_logic;
RstxRI : in std_logic;
WriteInxDI : in std_logic_vector(7 downto 0);
WExSI : in std_logic;
NextWrAdrxDO : out std_logic_vector(11 downto 0); -- memory address at which the next byte will be written
RExSI : in std_logic; -- initiate a memory read back
ReadBackAdrxDI : in std_logic_vector(11 downto 2); -- for speed up read back is only word adressable
ReadBackxDO : out std_logic_vector(16*8-1 downto 0);
ReadBackDonexSO : out std_logic); -- indicates that requested read back data is available
end historyBuffer;
architecture Behavioral of historyBuffer is
signal WrPtrxDN, WrPtrxDP : std_logic_vector(11 downto 0) := (others => '0');
signal Ram0RdAdrAxD, Ram0RdAdrBxD : std_logic_vector(13 downto 0);
signal Ram1RdAdrAxD, Ram1RdAdrBxD : std_logic_vector(13 downto 0);
signal Ram0AdrAxD, Ram1AdrAxD : std_logic_vector(13 downto 0);
signal RamWrDataxD : std_logic_vector(31 downto 0);
signal Ram0OutAxD, Ram0OutBxD : std_logic_vector(31 downto 0);
signal Ram1OutAxD, Ram1OutBxD : std_logic_vector(31 downto 0);
signal Ram0WExS, Ram1WExS : std_logic_vector(3 downto 0);
signal Ram0EnAxS, Ram1EnAxS : std_logic;
signal RdAdrIntxD : integer; -- to split up long expressions (type casts)
signal Ram0RdAdrBasexD, Ram1RdAdrBasexD : integer;
signal DataReadyxSN, DataReadyxSP : std_logic;
signal LastReadBackAdrxDN, LastReadBackAdrxDP : std_logic_vector(11 downto 2);
begin
-- Note: If the requested address is not a multiple of 8 (ie bit 2 is 1) the
-- first word (4 bytes) we read is in ram 1. Therefore the adress for ram 0 has
-- to be incremented by 1.
RdAdrIntxD <= to_integer(unsigned(ReadBackAdrxDI(11 downto 3)));
Ram0RdAdrBasexD <= RdAdrIntxD when ReadBackAdrxDI(2) = '0' else (RdAdrIntxD+1);
Ram1RdAdrBasexD <= RdAdrIntxD;
Ram0RdAdrAxD <= std_logic_vector(to_unsigned(Ram0RdAdrBasexD, 9)) & "00000";
Ram0RdAdrBxD <= std_logic_vector(to_unsigned(Ram0RdAdrBasexD+1, 9)) & "00000";
Ram1RdAdrAxD <= std_logic_vector(to_unsigned(Ram1RdAdrBasexD, 9)) & "00000";
Ram1RdAdrBxD <= std_logic_vector(to_unsigned(Ram1RdAdrBasexD+1, 9)) & "00000";
-- select port A address based on read/write mode
Ram0AdrAxD <= Ram0RdAdrAxD when WExSI = '0' else (WrPtrxDP(11 downto 3)& "00000");
Ram1AdrAxD <= Ram1RdAdrAxD when WExSI = '0' else (WrPtrxDP(11 downto 3) & "00000");
-- Ram0AdrAxD <= Ram0RdAdrAxD when WExSI = '0' else (WrAdrxDI(11 downto 3)& "00000");
-- Ram1AdrAxD <= Ram1RdAdrAxD when WExSI = '0' else (WrAdrxDI(11 downto 3) & "00000");
RamWrDataxD <= WriteInxDI & WriteInxDI & WriteInxDI & WriteInxDI;
-- The memory behaves like a register -> save requested adress for output decoder
LastReadBackAdrxDN <= ReadBackAdrxDI;
-- the read back value is reordered depending on wether the requested address
-- is a multiple of 8 or not. See comment above.
ReadBackxDO <= (Ram1OutBxD & Ram0OutBxD & Ram1OutAxD & Ram0OutAxD) when LastReadBackAdrxDP(2) = '0' else (Ram0OutBxD & Ram1OutBxD & Ram0OutAxD & Ram1OutAxD);
Ram0EnAxS <= WExSI or RExSI;
Ram1EnAxS <= WExSI or RExSI;
-- implement a write address counter
wrCntPrcs : process (WExSI, WrPtrxDP)
begin
WrPtrxDN <= WrPtrxDP;
Ram0WExS <= "0000";
Ram1WExS <= "0000";
if WExSI = '1' then
if WrPtrxDP = x"fff" then
WrPtrxDN <= x"000";
else
WrPtrxDN <= std_logic_vector(to_unsigned(to_integer(unsigned(WrPtrxDP))+1, 12));
end if;
-- decode lower 3 bits to the 8 write enable lines
if WrPtrxDP(2) = '0' then
-- write to ram 0
Ram0WExS(to_integer(unsigned(WrPtrxDP(1 downto 0)))) <= '1';
else
Ram1WExS(to_integer(unsigned(WrPtrxDP(1 downto 0)))) <= '1';
end if;
-- if WrAdrxDI(2) = '0' then
-- -- write to ram 0
-- Ram0WExS(to_integer(unsigned(WrAdrxDI(1 downto 0)))) <= '1';
-- else
-- Ram1WExS(to_integer(unsigned(WrAdrxDI(1 downto 0)))) <= '1';
-- end if;
end if;
end process wrCntPrcs;
DataReadyxSN <= RExSI; -- it takes one clock cycle to read the
-- data, delay read enable for one cycle to create a output valid signal
NextWrAdrxDO <= WrPtrxDP;
ReadBackDonexSO <= DataReadyxSP;
process (ClkxCI, RstxRI)
begin -- process
if RstxRI = '1' then
LastReadBackAdrxDP <= (others => '0');
WrPtrxDP <= (others => '0');
DataReadyxSP <= '0';
elsif ClkxCI'event and ClkxCI = '1' then -- rising clock edge
LastReadBackAdrxDP <= LastReadBackAdrxDN;
WrPtrxDP <= WrPtrxDN;
DataReadyxSP <= DataReadyxSN;
end if;
end process;
-- port A is used to write and read (lower bytes) data, port B is for read only
HistMem0Inst : RAMB16BWER
generic map (
-- DATA_WIDTH_A/DATA_WIDTH_B: 0, 1, 2, 4, 9, 18, or 36
DATA_WIDTH_A => 36,
DATA_WIDTH_B => 36,
-- DOA_REG/DOB_REG: Optional output register (0 or 1)
DOA_REG => 0,
DOB_REG => 0,
-- EN_RSTRAM_A/EN_RSTRAM_B: Enable/disable RST
EN_RSTRAM_A => true,
EN_RSTRAM_B => true,
-- INIT_A/INIT_B: Initial values on output port
INIT_A => X"000000000",
INIT_B => X"000000000",
-- INIT_FILE: Optional file used to specify initial RAM contents
INIT_FILE => "NONE",
-- RSTTYPE: "SYNC" or "ASYNC"
RSTTYPE => "SYNC",
-- RST_PRIORITY_A/RST_PRIORITY_B: "CE" or "SR"
RST_PRIORITY_A => "CE",
RST_PRIORITY_B => "CE",
-- SIM_COLLISION_CHECK: Collision check enable "ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE"
SIM_COLLISION_CHECK => "ALL",
-- SIM_DEVICE: Must be set to "SPARTAN6" for proper simulation behavior
SIM_DEVICE => "SPARTAN6",
-- SRVAL_A/SRVAL_B: Set/Reset value for RAM output
SRVAL_A => X"000000000",
SRVAL_B => X"000000000",
-- WRITE_MODE_A/WRITE_MODE_B: "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"
WRITE_MODE_A => "WRITE_FIRST",
WRITE_MODE_B => "WRITE_FIRST"
)
port map (
-- Port A Data: 32-bit (each) Port A data
DOA => Ram0OutAxD, -- 32-bit A port data output
DOPA => open, -- 4-bit A port parity output
-- Port B Data: 32-bit (each) Port B data
DOB => Ram0OutBxD,
DOPB => open,
-- Port A Address/Control Signals: 14-bit (each) Port A address and control signals
ADDRA => Ram0AdrAxD, -- 14-bit A port address input
CLKA => ClkxCI, -- 1-bit A port clock input
ENA => Ram0EnAxS, -- 1-bit A port enable input
REGCEA => '1', -- 1-bit A port register clock enable input
RSTA => RstxRI, -- 1-bit A port register set/reset input
WEA => Ram0WExS, -- 4-bit Port A byte-wide write enable input
-- Port A Data: 32-bit (each) Port A data
DIA => RamWrDataxD, -- 32-bit A port data input
DIPA => "0000", -- 4-bit A port parity input
-- Port B Address/Control Signals: 14-bit (each) Port B address and control signals
ADDRB => Ram0RdAdrBxD, -- 14-bit B port address input
CLKB => ClkxCI, -- 1-bit B port clock input
ENB => RExSI, -- 1-bit B port enable input
REGCEB => '1', -- 1-bit B port register clock enable input
RSTB => RstxRI, -- 1-bit B port register set/reset input
WEB => x"0", -- 4-bit Port B byte-wide write enable input
-- Port B Data: 32-bit (each) Port B data
DIB => x"00000000", -- 32-bit B port data input
DIPB => x"0" -- 4-bit B port parity input
);
-- RAM 1
-- port A is used to write and read (lower bytes) data, port B is for read only
HistMem1Inst : RAMB16BWER
generic map (
-- DATA_WIDTH_A/DATA_WIDTH_B: 0, 1, 2, 4, 9, 18, or 36
DATA_WIDTH_A => 36,
DATA_WIDTH_B => 36,
-- DOA_REG/DOB_REG: Optional output register (0 or 1)
DOA_REG => 0,
DOB_REG => 0,
-- EN_RSTRAM_A/EN_RSTRAM_B: Enable/disable RST
EN_RSTRAM_A => true,
EN_RSTRAM_B => true,
-- INIT_A/INIT_B: Initial values on output port
INIT_A => X"000000000",
INIT_B => X"000000000",
-- INIT_FILE: Optional file used to specify initial RAM contents
INIT_FILE => "NONE",
-- RSTTYPE: "SYNC" or "ASYNC"
RSTTYPE => "SYNC",
-- RST_PRIORITY_A/RST_PRIORITY_B: "CE" or "SR"
RST_PRIORITY_A => "CE",
RST_PRIORITY_B => "CE",
-- SIM_COLLISION_CHECK: Collision check enable "ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE"
SIM_COLLISION_CHECK => "ALL",
-- SIM_DEVICE: Must be set to "SPARTAN6" for proper simulation behavior
SIM_DEVICE => "SPARTAN6",
-- SRVAL_A/SRVAL_B: Set/Reset value for RAM output
SRVAL_A => X"000000000",
SRVAL_B => X"000000000",
-- WRITE_MODE_A/WRITE_MODE_B: "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"
WRITE_MODE_A => "WRITE_FIRST",
WRITE_MODE_B => "WRITE_FIRST"
)
port map (
-- Port A Data: 32-bit (each) Port A data
DOA => Ram1OutAxD, -- 32-bit A port data output
DOPA => open, -- 4-bit A port parity output
-- Port B Data: 32-bit (each) Port B data
DOB => Ram1OutBxD,
DOPB => open,
-- Port A Address/Control Signals: 14-bit (each) Port A address and control signals
ADDRA => Ram1AdrAxD, -- 14-bit A port address input
CLKA => ClkxCI, -- 1-bit A port clock input
ENA => Ram1EnAxS, -- 1-bit A port enable input
REGCEA => '1', -- 1-bit A port register clock enable input
RSTA => RstxRI, -- 1-bit A port register set/reset input
WEA => Ram1WExS, -- 4-bit Port A byte-wide write enable input
-- Port A Data: 32-bit (each) Port A data
DIA => RamWrDataxD, -- 32-bit A port data input
DIPA => "0000", -- 4-bit A port parity input
-- Port B Address/Control Signals: 14-bit (each) Port B address and control signals
ADDRB => Ram1RdAdrBxD, -- 14-bit B port address input
CLKB => ClkxCI, -- 1-bit B port clock input
ENB => RExSI, -- 1-bit B port enable input
REGCEB => '1', -- 1-bit B port register clock enable input
RSTB => RstxRI, -- 1-bit B port register set/reset input
WEB => x"0", -- 4-bit Port B byte-wide write enable input
-- Port B Data: 32-bit (each) Port B data
DIB => x"00000000", -- 32-bit B port data input
DIPB => x"0" -- 4-bit B port parity input
);
end Behavioral;
|
-- Recommended reading
-- This is called asynchronous communication or self-synchronous, also known as data and/or clock recovery
--
-- 1) XAPP224 (v2.5) July 11, 2005 -- Data Recovery -- Author: Nick Sawyer
-- 2) XAPP250 (v1.3.2) May 2, 2007 -- Clock and Data Recovery with Coded Data Streams -- Author: Leonard Dieguez
-- 3) XAPP861 (v1.1) July 20, 2007 -- Efficient 8X Oversampling Asynchronous Serial Data Recovery Using IDELAY -- Author: John F. Snow
-- 4) **** XAPP523 (v1.0) April 6, 2012 -- LVDS 4x Asynchronous Oversampling Using 7 Series FPGAs -- Author: Marc Defossez
-- 5) XAPP1064 (v1.2) November 19, 2013 -- Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s) -- Author: NIck Sawyer
-- CDC - clock-domain crossing circuit
-- http://forums.xilinx.com/t5/7-Series-FPGAs/7-series-ISERDES-OVERSAMPLE-bit-order-output/m-p/365627#M2455
-- *) UG381 (v1.6) February 14, 2014 -- Spartan-6 FPGA SelectIO Resources User Guide
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all ;
library unisim ;
use unisim.vcomponents.all ;
library XAPP1064_serdes_macros;
use XAPP1064_serdes_macros.all;
entity serdes_top is port (
reset : in std_logic ; -- reset (active high)
d_p, d_n : in std_logic ;
ioclk : out std_logic ;
dummy_out : out std_logic_vector(7 downto 0)) ;
end serdes_top ;
architecture arch_serdes_top of serdes_top is
component serdes_1_to_n_clk_pll_s8_diff generic (
PLLD : integer := 4 ; -- Parameter to set division for PLL
PLLX : integer := 4 ; -- Parameter to set multiplier for PLL (7 for video links, 2 for DDR etc)
CLKIN_PERIOD : real := 2.0833333333333335 ; -- clock period (ns) of input clock on clkin_p
S : integer := 7 ; -- Parameter to set the serdes factor 1..8
BS : boolean := TRUE ; -- Parameter to enable bitslip TRUE or FALSE
DIFF_TERM : boolean := FALSE) ; -- Enable or disable internal differential termination
port (
clkin_p : in std_logic ; -- Input from LVDS receiver pin
clkin_n : in std_logic ; -- Input from LVDS receiver pin
reset : in std_logic ; -- Reset line
pattern1 : in std_logic_vector(S-1 downto 0) ; -- Data to define pattern that bitslip should search for
pattern2 : in std_logic_vector(S-1 downto 0) ; -- Data to define alternate pattern that bitslip should search for
rxioclk : out std_logic ; -- IO Clock network
rx_serdesstrobe : out std_logic ; -- Parallel data capture strobe
rx_bufg_pll_x1 : out std_logic ; -- Global clock
bitslip : out std_logic ; -- Bitslip control line
datain : out std_logic_vector(S-1 downto 0) ; -- Output data
rx_bufpll_lckd : out std_logic); -- BUFPLL locked
end component ;
-- Parameters for serdes factor and number of IO pins
constant S : integer := 7 ; -- Set the serdes factor to be 4
signal clk_iserdes_data : std_logic_vector(6 downto 0) ;
signal rx_bufg_x1 : std_logic ;
signal rxd : std_logic_vector(7 downto 0) ;
signal bitslip : std_logic ;
signal rst : std_logic ;
signal rx_serdesstrobe : std_logic ;
signal rx_bufpll_clk_xn : std_logic ;
signal rx_bufpll_lckd : std_logic ;
signal not_bufpll_lckd : std_logic ;
begin
rst <= reset ; -- active high reset pin
ioclk <= rx_bufpll_clk_xn ;
-- The source of the packet signals the Start of Packet (SOP) in high-speed mode by driving the D+ and D- lines
-- from the high-speed Idle state to the K state. This K is the first symbol of the SYNC pattern (NRZI sequence
-- KJKJKJKJ KJKJKJKJ KJKJKJKJ KJKJKJKK) as described in Section 7.1.10.
clkin : serdes_1_to_n_clk_pll_s8_diff generic map(
CLKIN_PERIOD => 2.0833333333333335,
PLLD => 1,
PLLX => 2,
S => S,
BS => TRUE) -- Parameter to enable bitslip TRUE or FALSE (has to be true for video applications)
port map (
clkin_p => d_p,
clkin_n => d_n,
rxioclk => rx_bufpll_clk_xn,
pattern1 => "1010100", -- default values for 7:1 video applications
pattern2 => "1010100",
rx_serdesstrobe => rx_serdesstrobe,
rx_bufg_pll_x1 => rx_bufg_x1,
bitslip => bitslip,
reset => rst,
datain => clk_iserdes_data,
rx_bufpll_lckd => rx_bufpll_lckd) ;
-- 6 Video Data Inputs
not_bufpll_lckd <= not rx_bufpll_lckd ;
end arch_serdes_top ; |
-- rstgen.vhd
-- Jan Viktorin <xvikto03@stud.fit.vutbr.cz>
-- Copyright (C) 2011, 2012 Jan Viktorin
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity rstgen is
generic (
CYCLES : integer := 16
);
port (
CLK : in std_logic;
RST : out std_logic
);
end entity;
architecture full of rstgen is
signal cnt_clk : integer := 0;
begin
cnt_clkp : process(CLK)
begin
if rising_edge(CLK) then
cnt_clk <= cnt_clk + 1;
end if;
end process;
RST <= '1' when cnt_clk < CYCLES else '0';
end architecture;
|
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY mux01_tb IS
END mux01_tb;
ARCHITECTURE behavior OF mux01_tb IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT mux01
PORT(
crs2 : IN std_logic_vector(31 downto 0);
i : IN std_logic;
seuin : IN std_logic_vector(31 downto 0);
muxout : OUT std_logic_vector(31 downto 0)
);
END COMPONENT;
--Inputs
signal crs2 : std_logic_vector(31 downto 0) := (others => '0');
signal i : std_logic := '0';
signal seuin : std_logic_vector(31 downto 0) := (others => '0');
--Outputs
signal muxout : std_logic_vector(31 downto 0);
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: mux01 PORT MAP (
crs2 => crs2,
i => i,
seuin => seuin,
muxout => muxout
);
-- Clock process definitions
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
i <= '0';
crs2 <= "11111111111111111111111111111111";
seuin <= "00000000000000000000000000001111";
i <= '0';
wait for 10 ns;
i <= '1';
crs2 <= "11110000000000000000000000000000";
seuin <= "00000000000000000000000000001111";
wait for 10 ns;
i <= '0';
crs2 <= "11110000000000000000000000000000";
seuin <= "00000000000000000000000000001111";
-- insert stimulus here
wait;
end process;
END;
|
-- IT Tijuana, NetList-FPGA-Optimizer 0.01 (printed on 2016-05-12.09:05:29)
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.NUMERIC_STD.all;
ENTITY hal_hype_entity IS
PORT (
reset, clk: IN std_logic;
input1, input2, input3, input4, input5: IN unsigned(0 TO 30);
output1, output2, output3: OUT unsigned(0 TO 31));
END hal_hype_entity;
ARCHITECTURE hal_hype_description OF hal_hype_entity IS
SIGNAL current_state : unsigned(0 TO 7) := "00000000";
SHARED VARIABLE register1: unsigned(0 TO 31) := "0000000000000000000000000000000";
SHARED VARIABLE register2: unsigned(0 TO 31) := "0000000000000000000000000000000";
BEGIN
moore_machine: PROCESS(clk, reset)
BEGIN
IF reset = '0' THEN
current_state <= "00000000";
ELSIF clk = '1' AND clk'event THEN
IF current_state < 4 THEN
current_state <= current_state + 1;
END IF;
END IF;
END PROCESS moore_machine;
operations: PROCESS(current_state)
BEGIN
CASE current_state IS
WHEN "00000001" =>
register1 := input1 + 1;
register2 := input2 * 2;
WHEN "00000010" =>
output1 <= register2 + 3;
register2 := input3 * 4;
IF (register1 < 5) THEN
output2 <= register1;
ELSE
output2 <= "0000000000000000000000000000101";
END IF;
register1 := input4 * 6;
WHEN "00000011" =>
register1 := register2 * register1;
WHEN "00000100" =>
register1 := register1 - 8;
register2 := input5 * 9;
WHEN "00000101" =>
register2 := register2 * 11;
WHEN "00000110" =>
output3 <= register1 - register2;
WHEN OTHERS =>
NULL;
END CASE;
END PROCESS operations;
END hal_hype_description; |
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2600.vhd,v 1.2 2001-10-26 16:30:20 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c13s03b01x00p02n01i02600ent IS
END c13s03b01x00p02n01i02600ent;
ARCHITECTURE c13s03b01x00p02n01i02600arch OF c13s03b01x00p02n01i02600ent IS
BEGIN
TESTING: PROCESS
variable k: : integer := 0;
BEGIN
assert FALSE
report "***FAILED TEST: c13s03b01x00p02n01i02600 - Identifier can not end with ':'."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s03b01x00p02n01i02600arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2600.vhd,v 1.2 2001-10-26 16:30:20 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c13s03b01x00p02n01i02600ent IS
END c13s03b01x00p02n01i02600ent;
ARCHITECTURE c13s03b01x00p02n01i02600arch OF c13s03b01x00p02n01i02600ent IS
BEGIN
TESTING: PROCESS
variable k: : integer := 0;
BEGIN
assert FALSE
report "***FAILED TEST: c13s03b01x00p02n01i02600 - Identifier can not end with ':'."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s03b01x00p02n01i02600arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2600.vhd,v 1.2 2001-10-26 16:30:20 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c13s03b01x00p02n01i02600ent IS
END c13s03b01x00p02n01i02600ent;
ARCHITECTURE c13s03b01x00p02n01i02600arch OF c13s03b01x00p02n01i02600ent IS
BEGIN
TESTING: PROCESS
variable k: : integer := 0;
BEGIN
assert FALSE
report "***FAILED TEST: c13s03b01x00p02n01i02600 - Identifier can not end with ':'."
severity ERROR;
wait;
END PROCESS TESTING;
END c13s03b01x00p02n01i02600arch;
|
-- This SEQ_SUM_8d_8b_6c file has been generated by the GraphLab tool
-- using the hls_GeneratedMooreArchitecture developped by Bertrand LE GAL
-- and Willy AUBRY for High-Level Synthesis design flow.
-- * Time and Date : 10:59 10/03/2011
-- * Module name :
-- * Module version : 0
-- * Module command :
-- * Author name :
-- * E-Mail :
-- * Company :
-- * Copyright :
-- * Design function :
--
--
-- Correspondence concerning GraphLab software and its modules
-- should be addressed as follows:
-- Bertrand LE GAL (bertrand.legal@ims-bordeaux.fr)
-- Maitre de Conferences - ENSEIRB
-- Laboratoire IMS - ENSEIRB - UMR 5818
-- Universite de Bordeaux 1
-- 351, cours de la Liberation
-- F-33405 TALENCE Cedex
-- FRANCE
--
-- Or directly using its website :
-- http://uuu.enseirb.fr/~legal/wp_graphlab
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
library ims;
use ims.coprocessor.all;
use ims.conversion.all;
library work;
use work.all;
ENTITY SEQ_SUM_8d_8b_6c IS
PORT (
rst : IN STD_LOGIC;
clock : IN STD_LOGIC;
start : IN STD_LOGIC;
flush : IN STD_LOGIC;
holdn : IN STD_LOGIC;
INPUT_1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
INPUT_2 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
ready : OUT STD_LOGIC;
nready : OUT STD_LOGIC;
icc : OUT STD_LOGIC_vector(3 downto 0);
OUTPUT_1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END SEQ_SUM_8d_8b_6c;
ARCHITECTURE SEQ_SUM_8d_8b_6c_arch OF SEQ_SUM_8d_8b_6c IS
COMPONENT ADD_DYNAMIC
GENERIC(
C_SIGNED : NATURAL := 0;
INPUT_1_WIDTH : POSITIVE := 16;
INPUT_2_WIDTH : POSITIVE := 16;
OUTPUT_1_WIDTH : POSITIVE := 16
);
PORT(
INPUT_1 : IN STD_LOGIC_VECTOR(INPUT_1_WIDTH -1 DOWNTO 0);
INPUT_2 : IN STD_LOGIC_VECTOR(INPUT_2_WIDTH -1 DOWNTO 0);
OUTPUT_1 : OUT STD_LOGIC_VECTOR(OUTPUT_1_WIDTH-1 DOWNTO 0)
);
END COMPONENT;
TYPE StateType IS (E0, E1, E2, E3, E4, E5, E6, E7, E8, E9);
SIGNAL CurrentState_GLOBAL : StateType;
--
-- DEFINITION DES REGISTRES
--
SIGNAL OPR_ADD_1_INPUT_1_REGISTER_0001 : STD_LOGIC_VECTOR(10 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0002 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0003 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0004 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0005 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0006 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0007 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0008 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL PORT_9_REGISTER_0009 : STD_LOGIC_VECTOR(10 DOWNTO 0);
--
-- DEFINITION DES ENTREES DES REGISTRES (UTILISE POUR LES MULTIPLEXEURS)
--
SIGNAL OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT : STD_LOGIC_VECTOR(10 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL PORT_9_REGISTER_0009_INPUT : STD_LOGIC_VECTOR(10 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_1 : STD_LOGIC_VECTOR(10 DOWNTO 0);
SIGNAL OPR_ADD_1_INPUT_2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL OPR_ADD_1_OUTPUT_1 : STD_LOGIC_VECTOR(10 DOWNTO 0);
BEGIN
---------------------------------------------------------
-- Cluster name : OPR_ADD_1
-- * The cluster contains 1 possible execution paths
-- => The mode 1 required computation(s) : True (E1/E10=>10 states)
--
---------------------------------------------------------
PROC_ASYNC_OPR_ADD_1_INPUT_1 : PROCESS (CurrentState_GLOBAL, OPR_ADD_1_INPUT_1_REGISTER_0001)
BEGIN
CASE CurrentState_GLOBAL IS
-- MODE=1 CYCLE=2 OFFSET=0 => 2
WHEN E2 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 5 / mode = 1 / cycle = 2)
-- MODE=1 CYCLE=3 OFFSET=0 => 3
WHEN E3 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 8 / mode = 1 / cycle = 3)
-- MODE=1 CYCLE=4 OFFSET=0 => 4
WHEN E4 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 11 / mode = 1 / cycle = 4)
-- MODE=1 CYCLE=5 OFFSET=0 => 5
WHEN E5 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 14 / mode = 1 / cycle = 5)
-- MODE=1 CYCLE=6 OFFSET=0 => 6
WHEN E6 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 17 / mode = 1 / cycle = 6)
-- MODE=1 CYCLE=7 OFFSET=0 => 7
WHEN E7 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 20 / mode = 1 / cycle = 7)
-- MODE=1 CYCLE=8 OFFSET=0 => 8
WHEN E8 => OPR_ADD_1_INPUT_1 <= OPR_ADD_1_INPUT_1_REGISTER_0001; -- (+ / 23 / mode = 1 / cycle = 8)
WHEN OTHERS => OPR_ADD_1_INPUT_1 <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_ASYNC_OPR_ADD_1_INPUT_1;
---------------------------------------------------------
-- Cluster name : OPR_ADD_1
-- * The cluster contains 1 possible execution paths
-- => The mode 1 required computation(s) : True (E1/E10=>10 states)
--
---------------------------------------------------------
PROC_ASYNC_OPR_ADD_1_INPUT_2 : PROCESS (CurrentState_GLOBAL, OPR_ADD_1_INPUT_2_REGISTER_0002, OPR_ADD_1_INPUT_2_REGISTER_0003, OPR_ADD_1_INPUT_2_REGISTER_0004, OPR_ADD_1_INPUT_2_REGISTER_0005, OPR_ADD_1_INPUT_2_REGISTER_0006, OPR_ADD_1_INPUT_2_REGISTER_0007, OPR_ADD_1_INPUT_2_REGISTER_0008)
BEGIN
CASE CurrentState_GLOBAL IS
-- MODE=1 CYCLE=2 OFFSET=0 => 2
WHEN E2 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0002; -- (+ / 5 / mode = 1 / cycle = 2)
-- MODE=1 CYCLE=3 OFFSET=0 => 3
WHEN E3 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0003; -- (+ / 8 / mode = 1 / cycle = 3)
-- MODE=1 CYCLE=4 OFFSET=0 => 4
WHEN E4 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0004; -- (+ / 11 / mode = 1 / cycle = 4)
-- MODE=1 CYCLE=5 OFFSET=0 => 5
WHEN E5 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0005; -- (+ / 14 / mode = 1 / cycle = 5)
-- MODE=1 CYCLE=6 OFFSET=0 => 6
WHEN E6 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0006; -- (+ / 17 / mode = 1 / cycle = 6)
-- MODE=1 CYCLE=7 OFFSET=0 => 7
WHEN E7 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- (+ / 20 / mode = 1 / cycle = 7)
-- MODE=1 CYCLE=8 OFFSET=0 => 8
WHEN E8 => OPR_ADD_1_INPUT_2 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- (+ / 23 / mode = 1 / cycle = 8)
WHEN OTHERS => OPR_ADD_1_INPUT_2 <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_ASYNC_OPR_ADD_1_INPUT_2;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_1_REGISTER_0001
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_1_REGISTER_0001 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (a)
WHEN E2 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp0)
WHEN E3 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp1)
WHEN E4 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp2)
WHEN E5 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp3)
WHEN E6 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp4)
WHEN E7 => OPR_ADD_1_INPUT_1_REGISTER_0001 <= OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT; -- mode (1) :: Affectation d'une valeur (temp5)
WHEN OTHERS => OPR_ADD_1_INPUT_1_REGISTER_0001 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_1_REGISTER_0001;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0002
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0002 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0002 <= OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT; -- mode (1) :: Affectation d'une valeur (b)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0002 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0002;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0003
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0003 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0003 <= OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT; -- mode (1) :: Affectation d'une valeur (c)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0003 <= OPR_ADD_1_INPUT_2_REGISTER_0003; -- mode (1) :: Maintient d'une valeur (c)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0003 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0003;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0004
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0004 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0004 <= OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT; -- mode (1) :: Affectation d'une valeur (d)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0004 <= OPR_ADD_1_INPUT_2_REGISTER_0004; -- mode (1) :: Maintient d'une valeur (d)
WHEN E3 => OPR_ADD_1_INPUT_2_REGISTER_0004 <= OPR_ADD_1_INPUT_2_REGISTER_0004; -- mode (1) :: Maintient d'une valeur (d)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0004 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0004;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0005
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0005 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0005 <= OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT; -- mode (1) :: Affectation d'une valeur (e)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0005 <= OPR_ADD_1_INPUT_2_REGISTER_0005; -- mode (1) :: Maintient d'une valeur (e)
WHEN E3 => OPR_ADD_1_INPUT_2_REGISTER_0005 <= OPR_ADD_1_INPUT_2_REGISTER_0005; -- mode (1) :: Maintient d'une valeur (e)
WHEN E4 => OPR_ADD_1_INPUT_2_REGISTER_0005 <= OPR_ADD_1_INPUT_2_REGISTER_0005; -- mode (1) :: Maintient d'une valeur (e)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0005 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0005;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0006
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0006 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0006 <= OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT; -- mode (1) :: Affectation d'une valeur (f)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0006 <= OPR_ADD_1_INPUT_2_REGISTER_0006; -- mode (1) :: Maintient d'une valeur (f)
WHEN E3 => OPR_ADD_1_INPUT_2_REGISTER_0006 <= OPR_ADD_1_INPUT_2_REGISTER_0006; -- mode (1) :: Maintient d'une valeur (f)
WHEN E4 => OPR_ADD_1_INPUT_2_REGISTER_0006 <= OPR_ADD_1_INPUT_2_REGISTER_0006; -- mode (1) :: Maintient d'une valeur (f)
WHEN E5 => OPR_ADD_1_INPUT_2_REGISTER_0006 <= OPR_ADD_1_INPUT_2_REGISTER_0006; -- mode (1) :: Maintient d'une valeur (f)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0006 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0006;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0007
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0007 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT; -- mode (1) :: Affectation d'une valeur (g)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- mode (1) :: Maintient d'une valeur (g)
WHEN E3 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- mode (1) :: Maintient d'une valeur (g)
WHEN E4 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- mode (1) :: Maintient d'une valeur (g)
WHEN E5 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- mode (1) :: Maintient d'une valeur (g)
WHEN E6 => OPR_ADD_1_INPUT_2_REGISTER_0007 <= OPR_ADD_1_INPUT_2_REGISTER_0007; -- mode (1) :: Maintient d'une valeur (g)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0007 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0007;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0008
--
PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0008 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT; -- mode (1) :: Affectation d'une valeur (h)
WHEN E2 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN E3 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN E4 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN E5 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN E6 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN E7 => OPR_ADD_1_INPUT_2_REGISTER_0008 <= OPR_ADD_1_INPUT_2_REGISTER_0008; -- mode (1) :: Maintient d'une valeur (h)
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0008 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_OPR_ADD_1_INPUT_2_REGISTER_0008;
--
-- PROCESS DEFINED FOR DRIVING COMMAND SIGNALS TO PORT_9_REGISTER_0009
--
PROC_REGISTER_CONTROL_PORT_9_REGISTER_0009 : PROCESS (clock)
BEGIN
IF ( clock'event AND clock = '1' ) THEN
CASE CurrentState_GLOBAL IS
WHEN E8 => PORT_9_REGISTER_0009 <= PORT_9_REGISTER_0009_INPUT; -- mode (1) :: Affectation d'une valeur (z)
WHEN E9 => PORT_9_REGISTER_0009 <= PORT_9_REGISTER_0009; -- mode (1) :: Maintient d'une valeur (z)
WHEN OTHERS => PORT_9_REGISTER_0009 <= (OTHERS=>'X');
END CASE;
END IF; -- IF(clock...)
END PROCESS PROC_REGISTER_CONTROL_PORT_9_REGISTER_0009;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OUTPUT_1(31 downto 0)
--
PROCESS (PORT_9_REGISTER_0009)
BEGIN
OUTPUT_1(31 downto 0) <= STD_LOGIC_VECTOR( RESIZE( UNSIGNED(PORT_9_REGISTER_0009), 32) );
END PROCESS;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_1(7 downto 0), OPR_ADD_1_OUTPUT_1)
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= STD_LOGIC_VECTOR( RESIZE( UNSIGNED(INPUT_1(7 downto 0)), 11) );
WHEN E2 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN E3 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN E4 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN E5 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN E6 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN E7 => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN OTHERS => OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_1_REGISTER_0001_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_1(15 downto 8))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT <= INPUT_1(15 downto 8);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0002_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_1(23 downto 16))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT <= INPUT_1(23 downto 16);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0003_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_1(31 downto 24))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT <= INPUT_1(31 downto 24);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0004_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_2(7 downto 0))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT <= INPUT_2(7 downto 0);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0005_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_2(15 downto 8))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT <= INPUT_2(15 downto 8);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0006_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_2(23 downto 16))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT <= INPUT_2(23 downto 16);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0007_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT
--
PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT : PROCESS (CurrentState_GLOBAL, INPUT_2(31 downto 24))
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E1 => OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT <= INPUT_2(31 downto 24);
WHEN OTHERS => OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_OPR_ADD_1_INPUT_2_REGISTER_0008_INPUT;
--
-- PROCESS DEFINED FOR DRIVING SIGNALS TO PORT_9_REGISTER_0009_INPUT
--
PROC_MULTIPLEXER_PORT_9_REGISTER_0009_INPUT : PROCESS (CurrentState_GLOBAL, OPR_ADD_1_OUTPUT_1)
BEGIN
CASE CurrentState_GLOBAL IS
WHEN E8 => PORT_9_REGISTER_0009_INPUT <= OPR_ADD_1_OUTPUT_1;
WHEN OTHERS => PORT_9_REGISTER_0009_INPUT <= (OTHERS=>'X');
END CASE;
END PROCESS PROC_MULTIPLEXER_PORT_9_REGISTER_0009_INPUT;
--process(start)
--BEGIN
-- if (start = '1') then
-- REPORT "(GL) THE START SIGNAL IS UP !!!";
-- else
-- REPORT "(GL) THE START SIGNAL IS DOWN !!!";
-- end if;
--END PROCESS;
---------------------------------------------------------
PROC_CONTROLER_FSM : PROCESS (clock, rst)
variable sready : std_logic;
variable snready : std_logic;
BEGIN
sready := '0';
snready := '0';
IF rst = '0' THEN
CurrentState_GLOBAL <= E0;
ready <= sready;
nready <= snready;
--printmsg("(GL) THE DESIGN IS PROCESSING RESET !");
ELSIF clock'event and clock = '1' THEN
--if (start = '1') then
-- printmsg("(GL) THE START SIGNAL IS UP (3) !!!");
--end if;
IF( flush = '1' ) THEN
CurrentState_GLOBAL <= E0;
--printmsg("(GL) THE DESIGN IS PROCESSING FLUSH !");
ELSIF (holdn = '0') AND (CurrentState_GLOBAL /= E0) THEN
CurrentState_GLOBAL <= CurrentState_GLOBAL;
--printmsg("(GL) THE DESIGN IS PROCESSING HOLDN !");
ELSE
CASE CurrentState_GLOBAL IS
WHEN E0 =>
IF( start = '1' ) THEN
CurrentState_GLOBAL <= E1;
--REPORT "(GL) THE DESIGN IS STARTING !";
ELSE
CurrentState_GLOBAL <= E0;
--REPORT "(GL) THE DESIGN IS WAITING !";
END IF;
WHEN E1 => CurrentState_GLOBAL <= E2 ;
WHEN E2 => CurrentState_GLOBAL <= E3 ;
WHEN E3 => CurrentState_GLOBAL <= E4 ;
WHEN E4 => CurrentState_GLOBAL <= E5 ;
WHEN E5 => CurrentState_GLOBAL <= E6 ;
WHEN E6 => CurrentState_GLOBAL <= E7 ;
WHEN E7 => CurrentState_GLOBAL <= E8 ;
WHEN E8 => CurrentState_GLOBAL <= E9 ;
snready := '1'; -- LE CALCUL PRESQUE FINI...
--printmsg("(GL) SENDING THE READY SIGNAL !");
WHEN E9 =>
--printmsg("(GL) THE COMPUTATION IS FINISHED !");
CurrentState_GLOBAL <= E0 ;
WHEN OTHERS =>
CurrentState_GLOBAL <= E0;
END CASE;
END IF;
ready <= sready;
nready <= snready;
END IF;
END PROCESS PROC_CONTROLER_FSM;
---------------------------------------------------------
icc <= "0000";
OPR_ADD_1 : ADD_DYNAMIC
GENERIC MAP(
C_SIGNED => 0,
INPUT_1_WIDTH => 11,
INPUT_2_WIDTH => 8,
OUTPUT_1_WIDTH => 11
)
PORT MAP(
STD_LOGIC_VECTOR(OPR_ADD_1_INPUT_1),
STD_LOGIC_VECTOR(OPR_ADD_1_INPUT_2),
OPR_ADD_1_OUTPUT_1
);
END SEQ_SUM_8d_8b_6c_arch;
|
-- -------------------------------------------------------------
--
-- Generated Configuration for inst_aa_e
--
-- Generated
-- by: wig
-- on: Tue Mar 30 18:39:52 2004
-- cmd: H:\work\mix_new\MIX\mix_0.pl -strip -nodelta ../../autoopen.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_aa_e-rtl-conf-c.vhd,v 1.1 2004/04/06 11:19:54 wig Exp $
-- $Date: 2004/04/06 11:19:54 $
-- $Log: inst_aa_e-rtl-conf-c.vhd,v $
-- Revision 1.1 2004/04/06 11:19:54 wig
-- Adding result/autoopen
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v
-- Id: MixWriter.pm,v 1.39 2004/03/30 11:05:58 wig Exp
--
-- Generator: mix_0.pl Version: Revision: 1.28 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
-- No project specific VHDL libraries/conf
--
-- Start of Generated Configuration inst_aa_e_rtl_conf / inst_aa_e
--
configuration inst_aa_e_rtl_conf of inst_aa_e is
for rtl
-- Generated Configuration
for inst_aaa : inst_aaa_e
use configuration work.inst_aaa_e_rtl_conf;
end for;
end for;
end inst_aa_e_rtl_conf;
--
-- End of Generated Configuration inst_aa_e_rtl_conf
--
--
--!End of Configuration/ies
-- --------------------------------------------------------------
|
-- ----------------------------------------------------------------------
-- DspUnit : Advanced So(P)C Sequential Signal Processor
-- Copyright (C) 2007-2010 by Adrien LELONG (www.lelongdunet.com)
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the
-- Free Software Foundation, Inc.,
-- 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
-- ----------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.dspunit_pac.all;
-------------------------------------------------------------------------------
entity bench_cpcomplex is
end bench_cpcomplex;
--=----------------------------------------------------------------------------
architecture archi_bench_cpcomplex of bench_cpcomplex is
-----------------------------------------------------------------------------
-- @constants definition
-----------------------------------------------------------------------------
--=--------------------------------------------------------------------------
--
-- @component declarations
--
-----------------------------------------------------------------------------
component dspunit
port (
clk : in std_logic;
clk_cpu : in std_logic;
reset : in std_logic;
data_in_m0 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m0 : out std_logic_vector((sig_width - 1) downto 0);
addr_r_m0 : out std_logic_vector((cmdreg_width - 1) downto 0);
addr_w_m0 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m0 : out std_logic;
c_en_m0 : out std_logic;
data_in_m1 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m1 : out std_logic_vector((sig_width - 1) downto 0);
addr_m1 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m1 : out std_logic;
c_en_m1 : out std_logic;
data_in_m2 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m2 : out std_logic_vector((sig_width - 1) downto 0);
addr_m2 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m2 : out std_logic;
c_en_m2 : out std_logic;
addr_cmdreg : in std_logic_vector((cmdreg_addr_width - 1) downto 0);
data_in_cmdreg : in std_logic_vector((cmdreg_data_width - 1) downto 0);
wr_en_cmdreg : in std_logic;
data_out_cmdreg : out std_logic_vector((cmdreg_data_width - 1) downto 0);
debug : out std_logic_vector(15 downto 0);
irq : out std_logic;
op_done : out std_logic
);
end component;
component gen_memoryf
generic (
addr_width : natural;
data_width : natural;
init_file : string
);
port (
address_a : in std_logic_vector((addr_width - 1) downto 0);
address_b : in std_logic_vector((addr_width - 1) downto 0);
clock_a : in std_logic;
clock_b : in std_logic;
data_a : in std_logic_vector((data_width - 1) downto 0);
data_b : in std_logic_vector((data_width - 1) downto 0);
wren_a : in std_logic;
wren_b : in std_logic;
q_a : out std_logic_vector((data_width - 1) downto 0);
q_b : out std_logic_vector((data_width - 1) downto 0)
);
end component;
component gen_memory
generic (
addr_width : natural;
data_width : natural
);
port (
address_a : in std_logic_vector((addr_width - 1) downto 0);
address_b : in std_logic_vector((addr_width - 1) downto 0);
clock_a : in std_logic;
clock_b : in std_logic;
data_a : in std_logic_vector((data_width - 1) downto 0);
data_b : in std_logic_vector((data_width - 1) downto 0);
wren_a : in std_logic;
wren_b : in std_logic;
q_a : out std_logic_vector((data_width - 1) downto 0);
q_b : out std_logic_vector((data_width - 1) downto 0)
);
end component;
component clock_gen
generic (
tpw : time;
tps : time
);
port (
clk : out std_logic;
reset : out std_logic
);
end component;
--=--------------------------------------------------------------------------
-- @signals definition
-----------------------------------------------------------------------------
signal s_clk : std_logic;
signal s_reset : std_logic;
signal s_data_in_m0 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m0 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_r_m0 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_addr_w_m0 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m0 : std_logic;
signal s_c_en_m0 : std_logic;
signal s_data_in_m1 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m1 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_m1 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m1 : std_logic;
signal s_c_en_m1 : std_logic;
signal s_data_in_m2 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m2 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_m2 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m2 : std_logic;
signal s_c_en_m2 : std_logic;
signal s_addr_cmdreg : std_logic_vector((cmdreg_addr_width - 1) downto 0);
signal s_data_in_cmdreg : std_logic_vector((cmdreg_data_width - 1) downto 0);
signal s_wr_en_cmdreg : std_logic;
signal s_data_out_cmdreg : std_logic_vector((cmdreg_data_width - 1) downto 0);
signal s_op_done : std_logic;
signal s_debug_dsp : std_logic_vector(15 downto 0);
signal s_irq : std_logic;
begin -- archs_bench_cpcomplex
-----------------------------------------------------------------------------
--
-- @instantiations
--
-----------------------------------------------------------------------------
dspunit_1 : dspunit
port map (
clk => s_clk,
clk_cpu => s_clk,
reset => s_reset,
data_in_m0 => s_data_in_m0,
data_out_m0 => s_data_out_m0,
addr_r_m0 => s_addr_r_m0,
addr_w_m0 => s_addr_w_m0,
wr_en_m0 => s_wr_en_m0,
c_en_m0 => s_c_en_m0,
data_in_m1 => s_data_in_m1,
data_out_m1 => s_data_out_m1,
addr_m1 => s_addr_m1,
wr_en_m1 => s_wr_en_m1,
c_en_m1 => s_c_en_m1,
data_in_m2 => s_data_in_m2,
data_out_m2 => s_data_out_m2,
addr_m2 => s_addr_m2,
wr_en_m2 => s_wr_en_m2,
c_en_m2 => s_c_en_m2,
addr_cmdreg => s_addr_cmdreg,
data_in_cmdreg => s_data_in_cmdreg,
wr_en_cmdreg => s_wr_en_cmdreg,
data_out_cmdreg => s_data_out_cmdreg,
debug => s_debug_dsp,
irq => s_irq,
op_done => s_op_done);
gen_memory_1 : gen_memoryf
generic map (
addr_width => 16,
data_width => 16,
-- init_file => "exsig.mif")
init_file => "exsig_fft.mif")
-- init_file => "Ones.mif")
port map (
address_a => s_addr_r_m0,
address_b => s_addr_w_m0,
clock_a => s_clk,
clock_b => s_clk,
data_a => (others => '0'),
data_b => s_data_out_m0,
wren_a => '0',
wren_b => s_wr_en_m0,
q_a => s_data_in_m0,
q_b => open);
gen_memory_2 : gen_memoryf
generic map (
addr_width => 16,
data_width => 16,
init_file => "exsig_fft.mif")
port map (
address_a => s_addr_m1,
address_b => (others => '0'),
clock_a => s_clk,
clock_b => s_clk,
data_a => s_data_out_m1,
data_b => (others => '0'),
wren_a => s_wr_en_m1,
wren_b => '0',
q_a => s_data_in_m1,
q_b => open);
gen_memory_3 : gen_memory
generic map (
addr_width => 16,
data_width => 16)
port map (
address_a => s_addr_m2,
address_b => (others => '0'),
clock_a => s_clk,
clock_b => s_clk,
data_a => s_data_out_m2,
data_b => (others => '0'),
wren_a => s_wr_en_m2,
wren_b => '0',
q_a => s_data_in_m2,
q_b => open);
clock_gen_1 : clock_gen
generic map (
tpw => 5 ns,
tps => 0 ns)
port map (
clk => s_clk,
reset => s_reset);
--=---------------------------------------------------------------------------
--=---------------------------------------------------------------------------
--
-- @concurrent signal assignments
--
-----------------------------------------------------------------------------
s_addr_cmdreg <= "000000", "000100" after 141 ns, "000010" after 151 ns, "000111" after 161 ns, "001000" after 171 ns,
-- "000010" after 8751 ns, "000111" after 8761 ns, "001000" after 8771 ns,
"000100" after 8741 ns, "000010" after 8751 ns, "000111" after 8761 ns, "001000" after 8771 ns,
"000001" after 11321 ns,
"000010" after 11341 ns, "000100" after 11351 ns, "000111" after 11361 ns, "001000" after 11371 ns,
"000100" after 19861 ns, "000010" after 19871 ns, "000111" after 19881 ns, "001000" after 19891 ns,
"000010" after 22341 ns, "000100" after 22351 ns, "000111" after 22361 ns, "001000" after 22371 ns,
"000100" after 30861 ns, "000010" after 30871 ns, "000111" after 30881 ns, "001000" after 30891 ns;
s_data_in_cmdreg <= x"0000", x"003F" after 141 ns, x"003F" after 151 ns, x"0464" after 161 ns, x"0002" after 171 ns, -- cp m0->m1
-- x"003F" after 8751 ns, x"002D" after 8761 ns, x"0002" after 8771 ns, -- dotcmul bitrev
x"0072" after 8741 ns, x"0080" after 8751 ns, x"0026" after 8761 ns, x"0002" after 8771 ns, -- sigshift bitrev
x"0080" after 11321 ns,
x"0040" after 11341 ns, x"000F" after 11351 ns, x"000C" after 11361 ns, x"0002" after 11371 ns, -- fft
x"0040" after 19861 ns, x"0040" after 19871 ns, x"000D" after 19881 ns, x"0002" after 19891 ns, -- dotcmul
x"0040" after 22341 ns, x"000A" after 22351 ns, x"003C" after 22361 ns, x"0002" after 22371 ns, -- ifft bitrev
x"0040" after 30861 ns, x"0040" after 30871 ns, x"002D" after 30881 ns, x"0002" after 30891 ns; -- dotcmul bitrev
s_wr_en_cmdreg <= '0', '1' after 141 ns, '0' after 181 ns,
'1' after 8741 ns, '0' after 8781 ns,
'1' after 11321 ns, '0' after 11331 ns,
'1' after 11341 ns, '0' after 11381 ns,
'1' after 19861 ns, '0' after 19901 ns,
'1' after 22341 ns, '0' after 22381 ns,
'1' after 30861 ns, '0' after 30901 ns;
end archi_bench_cpcomplex;
-------------------------------------------------------------------------------
-- Simulation parameters
-->SIMSTOPTIME=5000ns
-->SIMSAVFILE=debugfft.sav
-------------------------------------------------------------------------------
|
-- ----------------------------------------------------------------------
-- DspUnit : Advanced So(P)C Sequential Signal Processor
-- Copyright (C) 2007-2010 by Adrien LELONG (www.lelongdunet.com)
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the
-- Free Software Foundation, Inc.,
-- 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
-- ----------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.dspunit_pac.all;
-------------------------------------------------------------------------------
entity bench_cpcomplex is
end bench_cpcomplex;
--=----------------------------------------------------------------------------
architecture archi_bench_cpcomplex of bench_cpcomplex is
-----------------------------------------------------------------------------
-- @constants definition
-----------------------------------------------------------------------------
--=--------------------------------------------------------------------------
--
-- @component declarations
--
-----------------------------------------------------------------------------
component dspunit
port (
clk : in std_logic;
clk_cpu : in std_logic;
reset : in std_logic;
data_in_m0 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m0 : out std_logic_vector((sig_width - 1) downto 0);
addr_r_m0 : out std_logic_vector((cmdreg_width - 1) downto 0);
addr_w_m0 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m0 : out std_logic;
c_en_m0 : out std_logic;
data_in_m1 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m1 : out std_logic_vector((sig_width - 1) downto 0);
addr_m1 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m1 : out std_logic;
c_en_m1 : out std_logic;
data_in_m2 : in std_logic_vector((sig_width - 1) downto 0);
data_out_m2 : out std_logic_vector((sig_width - 1) downto 0);
addr_m2 : out std_logic_vector((cmdreg_width - 1) downto 0);
wr_en_m2 : out std_logic;
c_en_m2 : out std_logic;
addr_cmdreg : in std_logic_vector((cmdreg_addr_width - 1) downto 0);
data_in_cmdreg : in std_logic_vector((cmdreg_data_width - 1) downto 0);
wr_en_cmdreg : in std_logic;
data_out_cmdreg : out std_logic_vector((cmdreg_data_width - 1) downto 0);
debug : out std_logic_vector(15 downto 0);
irq : out std_logic;
op_done : out std_logic
);
end component;
component gen_memoryf
generic (
addr_width : natural;
data_width : natural;
init_file : string
);
port (
address_a : in std_logic_vector((addr_width - 1) downto 0);
address_b : in std_logic_vector((addr_width - 1) downto 0);
clock_a : in std_logic;
clock_b : in std_logic;
data_a : in std_logic_vector((data_width - 1) downto 0);
data_b : in std_logic_vector((data_width - 1) downto 0);
wren_a : in std_logic;
wren_b : in std_logic;
q_a : out std_logic_vector((data_width - 1) downto 0);
q_b : out std_logic_vector((data_width - 1) downto 0)
);
end component;
component gen_memory
generic (
addr_width : natural;
data_width : natural
);
port (
address_a : in std_logic_vector((addr_width - 1) downto 0);
address_b : in std_logic_vector((addr_width - 1) downto 0);
clock_a : in std_logic;
clock_b : in std_logic;
data_a : in std_logic_vector((data_width - 1) downto 0);
data_b : in std_logic_vector((data_width - 1) downto 0);
wren_a : in std_logic;
wren_b : in std_logic;
q_a : out std_logic_vector((data_width - 1) downto 0);
q_b : out std_logic_vector((data_width - 1) downto 0)
);
end component;
component clock_gen
generic (
tpw : time;
tps : time
);
port (
clk : out std_logic;
reset : out std_logic
);
end component;
--=--------------------------------------------------------------------------
-- @signals definition
-----------------------------------------------------------------------------
signal s_clk : std_logic;
signal s_reset : std_logic;
signal s_data_in_m0 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m0 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_r_m0 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_addr_w_m0 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m0 : std_logic;
signal s_c_en_m0 : std_logic;
signal s_data_in_m1 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m1 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_m1 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m1 : std_logic;
signal s_c_en_m1 : std_logic;
signal s_data_in_m2 : std_logic_vector((sig_width - 1) downto 0);
signal s_data_out_m2 : std_logic_vector((sig_width - 1) downto 0);
signal s_addr_m2 : std_logic_vector((cmdreg_width - 1) downto 0);
signal s_wr_en_m2 : std_logic;
signal s_c_en_m2 : std_logic;
signal s_addr_cmdreg : std_logic_vector((cmdreg_addr_width - 1) downto 0);
signal s_data_in_cmdreg : std_logic_vector((cmdreg_data_width - 1) downto 0);
signal s_wr_en_cmdreg : std_logic;
signal s_data_out_cmdreg : std_logic_vector((cmdreg_data_width - 1) downto 0);
signal s_op_done : std_logic;
signal s_debug_dsp : std_logic_vector(15 downto 0);
signal s_irq : std_logic;
begin -- archs_bench_cpcomplex
-----------------------------------------------------------------------------
--
-- @instantiations
--
-----------------------------------------------------------------------------
dspunit_1 : dspunit
port map (
clk => s_clk,
clk_cpu => s_clk,
reset => s_reset,
data_in_m0 => s_data_in_m0,
data_out_m0 => s_data_out_m0,
addr_r_m0 => s_addr_r_m0,
addr_w_m0 => s_addr_w_m0,
wr_en_m0 => s_wr_en_m0,
c_en_m0 => s_c_en_m0,
data_in_m1 => s_data_in_m1,
data_out_m1 => s_data_out_m1,
addr_m1 => s_addr_m1,
wr_en_m1 => s_wr_en_m1,
c_en_m1 => s_c_en_m1,
data_in_m2 => s_data_in_m2,
data_out_m2 => s_data_out_m2,
addr_m2 => s_addr_m2,
wr_en_m2 => s_wr_en_m2,
c_en_m2 => s_c_en_m2,
addr_cmdreg => s_addr_cmdreg,
data_in_cmdreg => s_data_in_cmdreg,
wr_en_cmdreg => s_wr_en_cmdreg,
data_out_cmdreg => s_data_out_cmdreg,
debug => s_debug_dsp,
irq => s_irq,
op_done => s_op_done);
gen_memory_1 : gen_memoryf
generic map (
addr_width => 16,
data_width => 16,
-- init_file => "exsig.mif")
init_file => "exsig_fft.mif")
-- init_file => "Ones.mif")
port map (
address_a => s_addr_r_m0,
address_b => s_addr_w_m0,
clock_a => s_clk,
clock_b => s_clk,
data_a => (others => '0'),
data_b => s_data_out_m0,
wren_a => '0',
wren_b => s_wr_en_m0,
q_a => s_data_in_m0,
q_b => open);
gen_memory_2 : gen_memoryf
generic map (
addr_width => 16,
data_width => 16,
init_file => "exsig_fft.mif")
port map (
address_a => s_addr_m1,
address_b => (others => '0'),
clock_a => s_clk,
clock_b => s_clk,
data_a => s_data_out_m1,
data_b => (others => '0'),
wren_a => s_wr_en_m1,
wren_b => '0',
q_a => s_data_in_m1,
q_b => open);
gen_memory_3 : gen_memory
generic map (
addr_width => 16,
data_width => 16)
port map (
address_a => s_addr_m2,
address_b => (others => '0'),
clock_a => s_clk,
clock_b => s_clk,
data_a => s_data_out_m2,
data_b => (others => '0'),
wren_a => s_wr_en_m2,
wren_b => '0',
q_a => s_data_in_m2,
q_b => open);
clock_gen_1 : clock_gen
generic map (
tpw => 5 ns,
tps => 0 ns)
port map (
clk => s_clk,
reset => s_reset);
--=---------------------------------------------------------------------------
--=---------------------------------------------------------------------------
--
-- @concurrent signal assignments
--
-----------------------------------------------------------------------------
s_addr_cmdreg <= "000000", "000100" after 141 ns, "000010" after 151 ns, "000111" after 161 ns, "001000" after 171 ns,
-- "000010" after 8751 ns, "000111" after 8761 ns, "001000" after 8771 ns,
"000100" after 8741 ns, "000010" after 8751 ns, "000111" after 8761 ns, "001000" after 8771 ns,
"000001" after 11321 ns,
"000010" after 11341 ns, "000100" after 11351 ns, "000111" after 11361 ns, "001000" after 11371 ns,
"000100" after 19861 ns, "000010" after 19871 ns, "000111" after 19881 ns, "001000" after 19891 ns,
"000010" after 22341 ns, "000100" after 22351 ns, "000111" after 22361 ns, "001000" after 22371 ns,
"000100" after 30861 ns, "000010" after 30871 ns, "000111" after 30881 ns, "001000" after 30891 ns;
s_data_in_cmdreg <= x"0000", x"003F" after 141 ns, x"003F" after 151 ns, x"0464" after 161 ns, x"0002" after 171 ns, -- cp m0->m1
-- x"003F" after 8751 ns, x"002D" after 8761 ns, x"0002" after 8771 ns, -- dotcmul bitrev
x"0072" after 8741 ns, x"0080" after 8751 ns, x"0026" after 8761 ns, x"0002" after 8771 ns, -- sigshift bitrev
x"0080" after 11321 ns,
x"0040" after 11341 ns, x"000F" after 11351 ns, x"000C" after 11361 ns, x"0002" after 11371 ns, -- fft
x"0040" after 19861 ns, x"0040" after 19871 ns, x"000D" after 19881 ns, x"0002" after 19891 ns, -- dotcmul
x"0040" after 22341 ns, x"000A" after 22351 ns, x"003C" after 22361 ns, x"0002" after 22371 ns, -- ifft bitrev
x"0040" after 30861 ns, x"0040" after 30871 ns, x"002D" after 30881 ns, x"0002" after 30891 ns; -- dotcmul bitrev
s_wr_en_cmdreg <= '0', '1' after 141 ns, '0' after 181 ns,
'1' after 8741 ns, '0' after 8781 ns,
'1' after 11321 ns, '0' after 11331 ns,
'1' after 11341 ns, '0' after 11381 ns,
'1' after 19861 ns, '0' after 19901 ns,
'1' after 22341 ns, '0' after 22381 ns,
'1' after 30861 ns, '0' after 30901 ns;
end archi_bench_cpcomplex;
-------------------------------------------------------------------------------
-- Simulation parameters
-->SIMSTOPTIME=5000ns
-->SIMSAVFILE=debugfft.sav
-------------------------------------------------------------------------------
|
library IEEE;
use IEEE.Std_Logic_1164.all;
entity mux4x1 is
port (w: in std_logic_vector(19 downto 0);--entrada do mux.
x: in std_logic_vector(19 downto 0);--entrada do mux.
y: in std_logic_vector(19 downto 0);--entrada do mux.
z: in std_logic_vector(19 downto 0);--entrada do mux.
s: in std_logic_vector(1 downto 0);--entrada de seleção.
m: out std_logic_vector(19 downto 0)--saída do mux que será uma das entradas conforme o valor do bit de seleção.
);
end mux4x1;
architecture mux4x1_estr of mux4x1 is
begin
m <= w when s = "00" else-- abordagem comportamental.
x when s = "01" else
y when s = "10" else
z;
end mux4x1_estr;
|
----------------------------------------------------------------------------------
-- Company: LARC - Escola Politecnica - University of Sao Paulo
-- Engineer: Pedro Maat C. Massolino
--
-- Create Date: 05/12/2012
-- Design Name: Controller_Syndrome_Computing
-- Module Name: Controller_Syndrome_Computing
-- Project Name: McEliece Goppa decoder
-- Target Devices: Any
-- Tool versions: Xilinx ISE 13.3 WebPack
--
-- Description:
--
-- The 1st step in Goppa Decoding.
--
-- This circuit is the state machine for polynomial_syndrome_computing_n.
-- This state machine is only active during syndrome computation.
-- During polynomial sigma evaluation and roots search, this circuit is ignored and
-- controlled by controller_polynomial_computing.
--
-- For optimizations in polynomial_syndrome_computing_n_v2 both states machines were joined
-- joined into a single one that can run both algorithms.
--
-- Dependencies:
-- VHDL-93
--
--
-- Revision:
-- Revision 1.0
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity controller_syndrome_computing is
Port(
clk : in STD_LOGIC;
rst : in STD_LOGIC;
last_load_x_values : in STD_LOGIC;
last_store_x_values : in STD_LOGIC;
last_syndrome_value : in STD_LOGIC;
final_syndrome_evaluation : in STD_LOGIC;
pipeline_ready : in STD_LOGIC;
evaluation_data_in : out STD_LOGIC;
reg_write_enable_rst : out STD_LOGIC;
ctr_load_x_address_ce : out STD_LOGIC;
ctr_load_x_address_rst : out STD_LOGIC;
ctr_store_x_address_ce : out STD_LOGIC;
ctr_store_x_address_rst : out STD_LOGIC;
reg_first_values_ce : out STD_LOGIC;
reg_first_values_rst : out STD_LOGIC;
ctr_address_syndrome_ce : out STD_LOGIC;
ctr_address_syndrome_load : out STD_LOGIC;
ctr_address_syndrome_increment_decrement : out STD_LOGIC;
ctr_address_syndrome_rst : out STD_LOGIC;
reg_store_temporary_syndrome_ce : out STD_LOGIC;
reg_final_syndrome_evaluation_ce : out STD_LOGIC;
reg_final_syndrome_evaluation_rst : out STD_LOGIC;
finalize_syndrome : out STD_LOGIC;
shift_polynomial_ce_ce : out STD_LOGIC;
shift_polynomial_ce_rst : out STD_LOGIC;
shift_syndrome_data_in : out STD_LOGIC;
shift_syndrome_mode_rst : out STD_LOGIC;
write_enable_new_value_syndrome : out STD_LOGIC;
calculation_finalized : out STD_LOGIC
);
end controller_syndrome_computing;
architecture Behavioral of controller_syndrome_computing is
type State is (reset, load_counter, load_L_syndrome_values, prepare_write_load_L_values, write_load_L_values, prepare_write_L_values, write_L_values, write_syndrome_values, last_write_syndrome_values, final_write_syndrome_values, final_last_write_syndrome_values, final);
signal actual_state, next_state : State;
begin
Clock: process (clk)
begin
if (clk'event and clk = '1') then
if (rst = '1') then
actual_state <= reset;
else
actual_state <= next_state;
end if;
end if;
end process;
Output: process (actual_state, last_load_x_values, last_store_x_values, last_syndrome_value, final_syndrome_evaluation, pipeline_ready)
begin
case (actual_state) is
when reset =>
evaluation_data_in <= '0';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '0';
ctr_load_x_address_rst <= '1';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '1';
reg_first_values_ce <= '0';
reg_first_values_rst <= '1';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '1';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '1';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '1';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '1';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when load_counter =>
evaluation_data_in <= '0';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '1';
reg_first_values_ce <= '0';
reg_first_values_rst <= '1';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '1';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '1';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '1';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when load_L_syndrome_values =>
evaluation_data_in <= '1';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '1';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when prepare_write_load_L_values =>
evaluation_data_in <= '1';
reg_write_enable_rst <= '0';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when write_load_L_values =>
if(last_load_x_values = '1') then
ctr_load_x_address_ce <= '0';
else
ctr_load_x_address_ce <= '1';
end if;
evaluation_data_in <= '1';
reg_write_enable_rst <= '0';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '1';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when prepare_write_L_values =>
evaluation_data_in <= '1';
reg_write_enable_rst <= '0';
ctr_load_x_address_ce <= '0';
ctr_load_x_address_rst <= '1';
ctr_store_x_address_ce <= '1';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '1';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when write_L_values =>
if(last_syndrome_value = '1') then
reg_final_syndrome_evaluation_ce <= '1';
else
reg_final_syndrome_evaluation_ce <= '0';
end if;
if(last_store_x_values = '1') then
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '1';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_increment_decrement <= '0';
reg_store_temporary_syndrome_ce <= '1';
shift_polynomial_ce_rst <= '1';
else
reg_write_enable_rst <= '0';
ctr_load_x_address_ce <= '0';
ctr_store_x_address_ce <= '1';
ctr_store_x_address_rst <= '0';
ctr_address_syndrome_ce <= '1';
ctr_address_syndrome_increment_decrement <= '1';
reg_store_temporary_syndrome_ce <= '0';
shift_polynomial_ce_rst <= '0';
end if;
evaluation_data_in <= '1';
ctr_load_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_rst <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '0';
shift_polynomial_ce_ce <= '0';
shift_syndrome_data_in <= '0';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when write_syndrome_values =>
evaluation_data_in <= '1';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '1';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '1';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '1';
calculation_finalized <= '0';
when last_write_syndrome_values =>
evaluation_data_in <= '1';
reg_write_enable_rst <= '0';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '1';
ctr_address_syndrome_load <= '1';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when final_write_syndrome_values =>
if(final_syndrome_evaluation = '1' and last_syndrome_value = '0') then
write_enable_new_value_syndrome <= '0';
else
write_enable_new_value_syndrome <= '1';
end if;
if(last_syndrome_value = '1') then
reg_final_syndrome_evaluation_rst <= '1';
else
reg_final_syndrome_evaluation_rst <= '0';
end if;
evaluation_data_in <= '1';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '1';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '1';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
calculation_finalized <= '0';
when final_last_write_syndrome_values =>
evaluation_data_in <= '0';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '1';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
when final =>
evaluation_data_in <= '0';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '0';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '1';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '1';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '1';
when others =>
evaluation_data_in <= '0';
reg_write_enable_rst <= '1';
ctr_load_x_address_ce <= '0';
ctr_load_x_address_rst <= '0';
ctr_store_x_address_ce <= '0';
ctr_store_x_address_rst <= '0';
reg_first_values_ce <= '0';
reg_first_values_rst <= '0';
ctr_address_syndrome_ce <= '0';
ctr_address_syndrome_load <= '0';
ctr_address_syndrome_increment_decrement <= '0';
ctr_address_syndrome_rst <= '0';
reg_store_temporary_syndrome_ce <= '0';
reg_final_syndrome_evaluation_ce <= '0';
reg_final_syndrome_evaluation_rst <= '0';
finalize_syndrome <= '1';
shift_polynomial_ce_ce <= '0';
shift_polynomial_ce_rst <= '0';
shift_syndrome_data_in <= '1';
shift_syndrome_mode_rst <= '0';
write_enable_new_value_syndrome <= '0';
calculation_finalized <= '0';
end case;
end process;
NewState: process (actual_state, last_load_x_values, last_store_x_values, last_syndrome_value, final_syndrome_evaluation, pipeline_ready)
begin
case (actual_state) is
when reset =>
next_state <= load_counter;
when load_counter =>
next_state <= load_L_syndrome_values;
when load_L_syndrome_values =>
if(pipeline_ready = '1') then
next_state <= prepare_write_load_L_values;
else
next_state <= load_L_syndrome_values;
end if;
when prepare_write_load_L_values =>
next_state <= write_load_L_values;
when write_load_L_values =>
if(last_load_x_values = '1') then
next_state <= prepare_write_L_values;
else
next_state <= write_load_L_values;
end if;
when prepare_write_L_values =>
next_state <= write_L_values;
when write_L_values =>
if(last_store_x_values = '1') then
if(final_syndrome_evaluation = '1' or last_syndrome_value = '1') then
next_state <= final_write_syndrome_values;
else
next_state <= write_syndrome_values;
end if;
else
next_state <= write_L_values;
end if;
when write_syndrome_values =>
if(pipeline_ready = '1') then
next_state <= last_write_syndrome_values;
else
next_state <= write_syndrome_values;
end if;
when last_write_syndrome_values =>
next_state <= write_load_L_values;
when final_write_syndrome_values =>
if(pipeline_ready = '1') then
next_state <= final_last_write_syndrome_values;
else
next_state <= final_write_syndrome_values;
end if;
when final_last_write_syndrome_values =>
next_state <= final;
when final =>
next_state <= final;
when others =>
next_state <= reset;
end case;
end process;
end Behavioral;
|
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.constants.all;
use work.vga_font_init.all;
use work.vga_text_init.all;
use work.vga_color_init.all;
entity vga_wb8 is
generic(
EN_COLOR: boolean := true
);
Port(
-- naming according to Wishbone B4 spec
ADR_I: in std_logic_vector(31 downto 0);
CLK_I: in std_logic;
DAT_I: in std_logic_vector(7 downto 0);
STB_I: in std_logic;
WE_I: in std_logic;
ACK_O: out std_logic;
DAT_O: out std_logic_vector(7 downto 0);
I_vga_clk: in std_logic := '0';
O_vga_vsync, O_vga_hsync, O_vga_r, O_vga_g, O_vga_b: out std_logic := '0'
);
end vga_wb8;
architecture Behavioral of vga_wb8 is
-- timings for 640x480, 60 Hz, 25.175 MHz pixel clock
constant h_visible: integer := 640;
constant h_front_porch: integer := 16;
constant h_pulse: integer := 96;
constant h_back_porch: integer := 48;
constant v_visible: integer := 480 ;
constant v_front_porch: integer := 10;
constant v_pulse: integer := 2;
constant v_back_porch: integer := 33;
constant text_cols: integer := 40;
constant text_rows: integer := 30;
signal col: integer range 0 to (h_visible + h_front_porch + h_pulse + h_back_porch) := 0;
signal row: integer range 0 to (v_visible + v_front_porch + v_pulse + v_back_porch) := 0;
signal ram_font: font_store_t := FONT_RAM_INIT;
signal ram_text: text_store_t := TEXT_RAM_INIT;
signal ram_color: color_store_t := COLOR_RAM_INIT;
signal font_byte, text_char, color_next, color: std_logic_vector(7 downto 0) := X"00";
begin
ctrl_logic: process(CLK_I)
variable ack: std_logic := '0';
variable addr: integer range 0 to 2047;
begin
if rising_edge(CLK_I) then
ack := '0';
addr := to_integer(unsigned(ADR_I(10 downto 0)));
if STB_I = '1' then
case ADR_I(12 downto 11) is
when "00" =>
if WE_I = '1' then
ram_text(addr) <= DAT_I;
else
DAT_O <= ram_text(addr);
end if;
when "01" =>
if EN_COLOR then
if WE_I = '1' then
ram_color(addr) <= DAT_I;
else
DAT_O <= ram_color(addr);
end if;
else
null;
end if;
when others =>
if WE_I = '1' then
ram_font(addr) <= DAT_I;
else
DAT_O <= ram_font(addr);
end if;
end case;
ack := '1';
end if;
end if;
ACK_O <= STB_I and ack;
end process;
vga_out: process(I_vga_clk)
variable col_vec: std_logic_vector(11 downto 0);
variable row_vec: std_logic_vector(10 downto 0);
variable font_addr: integer range 0 to 2047;
variable font_address: std_logic_vector(10 downto 0);
variable font_row: std_logic_vector(2 downto 0);
variable font_pixel: std_logic;
variable text_col: integer range 0 to text_cols;
variable text_offset: integer range 0 to (text_cols * text_rows);
variable text_color_addr: integer range 0 to (ram_text'length - 1);
variable col_next: integer range 0 to (h_visible + h_front_porch + h_pulse + h_back_porch) := 0;
variable row_next: integer range 0 to (v_visible + v_front_porch + v_pulse + v_back_porch) := 0;
begin
if rising_edge(I_vga_clk) then
col_vec := std_logic_vector(to_unsigned(col, col_vec'length));
row_vec := std_logic_vector(to_unsigned(row, row_vec'length));
if col < h_visible and row < v_visible then
-- pick font pixel from font byte for current column
case col_vec(3 downto 1) is
when "000" =>
font_pixel := font_byte(7);
when "001" =>
font_pixel := font_byte(6);
when "010" =>
font_pixel := font_byte(5);
when "011" =>
font_pixel := font_byte(4);
when "100" =>
font_pixel := font_byte(3);
when "101" =>
font_pixel := font_byte(2);
when "110" =>
font_pixel := font_byte(1);
when others =>
font_pixel := font_byte(0);
end case;
if font_pixel = '1' then
O_vga_r <= color(6);
O_vga_g <= color(5);
O_vga_b <= color(4);
else
O_vga_r <= color(2);
O_vga_g <= color(1);
O_vga_b <= color(0);
end if;
if col_vec(3 downto 0) = "1110" then
-- increment 2 clocks early, so there's time to fetch the
-- text character and then the font byte
text_col := text_col + 1;
end if;
else
-- not in visible region
O_vga_r <= '0';
O_vga_g <= '0';
O_vga_b <= '0';
text_col := 0;
end if;
-- fetch char from text RAM and color from color RAM
text_color_addr := text_offset + text_col;
text_char <= ram_text(text_color_addr);
if EN_COLOR then
color_next <= ram_color(text_color_addr);
else
color_next <= X"F0";
end if;
color <= color_next; -- delay color for one clock
---------------------------------------------
-- generate sync signals, update row and col
---------------------------------------------
col_next := col + 1;
row_next := row;
if col = (h_visible + h_front_porch - 1) then
O_vga_hsync <= '0';
if row_vec(3 downto 0) = "1111" then
-- we're in last row of text row, increment memory offset
text_offset := text_offset + text_cols;
end if;
end if;
if col = (h_visible + h_front_porch + h_pulse - 1) then
O_vga_hsync <= '1';
end if;
if col = (h_visible + h_front_porch + h_pulse + h_back_porch - 1) then
col_next := 0;
row_next := row + 1;
end if;
if row >= (v_visible + v_front_porch) and row < (v_visible + v_front_porch + v_pulse) then
O_vga_vsync <= '0';
else
O_vga_vsync <= '1';
end if;
if row = (v_visible + v_front_porch + v_pulse + v_back_porch - 1) then
row_next := 0;
end if;
if row > v_visible then
-- reset memory offset when in vertical blanking
text_offset := 0;
end if;
col <= col_next;
row <= row_next;
----------------------------------
-- fetch font byte for next pixel
----------------------------------
col_vec := std_logic_vector(to_unsigned(col_next, col_vec'length));
row_vec := std_logic_vector(to_unsigned(row_next, row_vec'length));
font_row := row_vec(3 downto 1);
font_address := text_char & font_row;
font_byte <= ram_font(to_integer(unsigned(font_address)));
end if;
end process;
end Behavioral; |
-- Clk divider implementation
-- Copyright Erik Zachrisson erik@zachrisson.info 2014
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use work.Types.all;
entity ClkDiv is
generic (
SourceFreq : positive;
SinkFreq : positive
);
port (
Clk : in bit1;
RstN : in bit1;
Clk_out : out bit1
);
end;
architecture rtl of ClkDiv is
constant Period : positive := SourceFreq / SinkFreq;
constant HalfPeriod : positive := Period / 2;
--
signal divisor : bit1;
signal counter : word(bits(HalfPeriod)-1 downto 0);
begin
freq_divider : process (RstN, Clk)
begin
if (RstN = '0') then
divisor <= '0';
counter <= (others => '0');
elsif rising_edge(Clk) then
if (counter = HalfPeriod-1) then
divisor <= not divisor;
counter <= (others => '0');
else
counter <= counter + 1;
end if;
end if;
end process;
Clk_out <= divisor;
end rtl;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.MATH_REAL.ALL;
entity animation is
port (
clk : in STD_LOGIC;
rst : in STD_LOGIC;
ram_address : in STD_LOGIC_VECTOR ( 8 downto 0);
ram_data : out STD_LOGIC_VECTOR (47 downto 0));
end animation;
architecture rtl of animation is
constant rgb_res : integer := 24;
signal red1 : std_logic_vector(7 downto 0);
signal red2 : std_logic_vector(7 downto 0);
signal green1 : std_logic_vector(7 downto 0);
signal green2 : std_logic_vector(7 downto 0);
signal blue1 : std_logic_vector(7 downto 0);
signal blue2 : std_logic_vector(7 downto 0);
signal r1 : std_logic_vector(rgb_res-1 downto 0);
signal r2 : std_logic_vector(rgb_res-1 downto 0);
signal g1 : std_logic_vector(rgb_res-1 downto 0);
signal g2 : std_logic_vector(rgb_res-1 downto 0);
signal b1 : std_logic_vector(rgb_res-1 downto 0);
signal b2 : std_logic_vector(rgb_res-1 downto 0);
signal r1_sign : std_logic;
signal r2_sign : std_logic;
signal g1_sign : std_logic;
signal g2_sign : std_logic;
signal b1_sign : std_logic;
signal b2_sign : std_logic;
signal r1_lfsr : std_logic_vector(17 downto 0);
signal r2_lfsr : std_logic_vector(19 downto 0);
signal g1_lfsr : std_logic_vector(22 downto 0);
signal g2_lfsr : std_logic_vector(24 downto 0);
signal b1_lfsr : std_logic_vector(27 downto 0);
signal b2_lfsr : std_logic_vector(30 downto 0);
signal clk_ena : std_logic;
signal buf_address : std_logic_vector(8 downto 0);
begin
lfsr_proc : process (rst, clk)
begin
if rst = '1' then
r1_lfsr <= (others => '1');
r2_lfsr <= (others => '1');
g1_lfsr <= (others => '1');
g2_lfsr <= (others => '1');
b1_lfsr <= (others => '1');
b2_lfsr <= (others => '1');
elsif rising_edge(clk) then
if clk_ena = '1' then
r1_lfsr <= r1_lfsr(16 downto 0) & (r1_lfsr(17) xor r1_lfsr(10));
r2_lfsr <= r2_lfsr(18 downto 0) & (r2_lfsr(19) xor r2_lfsr(16));
g1_lfsr <= g1_lfsr(21 downto 0) & (g1_lfsr(22) xor g1_lfsr(17));
g2_lfsr <= g2_lfsr(23 downto 0) & (g2_lfsr(24) xor g2_lfsr(21));
b1_lfsr <= b1_lfsr(26 downto 0) & (b1_lfsr(27) xor b1_lfsr(24));
b2_lfsr <= b2_lfsr(29 downto 0) & (b2_lfsr(30) xor b2_lfsr(27));
end if;
end if;
end process lfsr_proc;
rgb_proc : process (rst, clk)
begin
if rst = '1' then
r1 <= (others => '0');
r2 <= (others => '0');
g1 <= (others => '0');
g2 <= (others => '0');
b1 <= (others => '0');
b2 <= (others => '0');
r1_sign <= '1';
r2_sign <= '1';
g1_sign <= '1';
g2_sign <= '1';
b1_sign <= '1';
b2_sign <= '1';
elsif rising_edge(clk) then
if clk_ena = '1' then
if (r1_lfsr(1 downto 0) = 0) then
if (r1_sign = '1') then r1 <= r1 + 1;
else r1 <= r1 - 1; end if;
end if;
if (r1 = 2**rgb_res-2) then r1_sign <= '0';
elsif (r1 = 1) then r1_sign <= '1'; end if;
if (r2_lfsr(6 downto 0) = 0) then
if (r2_sign = '1') then r2 <= r2 + 1;
else r2 <= r2 - 1; end if;
end if;
if (r2 = 2**rgb_res-2) then r2_sign <= '0';
elsif (r2 = 1) then r2_sign <= '1'; end if;
if (g1_lfsr(5 downto 0) = 0) then
if (g1_sign = '1') then g1 <= g1 + 1;
else g1 <= g1 - 1; end if;
end if;
if (g1 = 2**rgb_res-2) then g1_sign <= '0';
elsif (g1 = 1) then g1_sign <= '1'; end if;
if (g2_lfsr(1 downto 0) = 0) then
if (g2_sign = '1') then g2 <= g2 + 1;
else g2 <= g2 - 1; end if;
end if;
if (g2 = 2**rgb_res-2) then g2_sign <= '0';
elsif (g2 = 1) then g2_sign <= '1'; end if;
if (b1_lfsr(4 downto 0) = 0) then
if (b1_sign = '1') then b1 <= b1 + 1;
else b1 <= b1 - 1; end if;
end if;
if (b1 = 2**rgb_res-2) then b1_sign <= '0';
elsif (b1 = 1) then b1_sign <= '1'; end if;
if (b2_lfsr(2 downto 0) = 0) then
if (b2_sign = '1') then b2 <= b2 + 1;
else b2 <= b2 - 1; end if;
end if;
if (b2 = 2**rgb_res-2) then b2_sign <= '0';
elsif (b2 = 1) then b2_sign <= '1'; end if;
end if;
end if;
end process rgb_proc;
-- Clock enable
ena_proc : process (clk)
begin
if rising_edge(clk) then
buf_address <= ram_address;
if buf_address = ram_address then
clk_ena <= '0';
else
clk_ena <= '1';
end if;
end if;
end process ena_proc;
red1 <= r1(rgb_res-1 downto rgb_res-8);
red2 <= r2(rgb_res-1 downto rgb_res-8);
green1 <= g1(rgb_res-1 downto rgb_res-8);
green2 <= g2(rgb_res-1 downto rgb_res-8);
blue1 <= b1(rgb_res-1 downto rgb_res-8);
blue2 <= b2(rgb_res-1 downto rgb_res-8);
ram_data <= blue2 & green2 & red2 & blue1 & green1 & red1;
end rtl;
|
-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date : Tue Sep 19 09:40:17 2017
-- Host : DarkCube running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode synth_stub
-- c:/Users/markb/Source/Repos/FPGA_Sandbox/RecComp/Lab1/embedded_lab_2/embedded_lab_2.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/zynq_design_1_auto_pc_1_stub.vhdl
-- Design : zynq_design_1_auto_pc_1
-- Purpose : Stub declaration of top-level module interface
-- Device : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity zynq_design_1_auto_pc_1 is
Port (
aclk : in STD_LOGIC;
aresetn : in STD_LOGIC;
s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awvalid : in STD_LOGIC;
s_axi_awready : out STD_LOGIC;
s_axi_wid : in STD_LOGIC_VECTOR ( 11 downto 0 );
s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_wlast : in STD_LOGIC;
s_axi_wvalid : in STD_LOGIC;
s_axi_wready : out STD_LOGIC;
s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_bvalid : out STD_LOGIC;
s_axi_bready : in STD_LOGIC;
s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_arvalid : in STD_LOGIC;
s_axi_arready : out STD_LOGIC;
s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_rlast : out STD_LOGIC;
s_axi_rvalid : out STD_LOGIC;
s_axi_rready : in STD_LOGIC;
m_axi_awid : out STD_LOGIC_VECTOR ( 11 downto 0 );
m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_awvalid : out STD_LOGIC;
m_axi_awready : in STD_LOGIC;
m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_wlast : out STD_LOGIC;
m_axi_wvalid : out STD_LOGIC;
m_axi_wready : in STD_LOGIC;
m_axi_bid : in STD_LOGIC_VECTOR ( 11 downto 0 );
m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_bvalid : in STD_LOGIC;
m_axi_bready : out STD_LOGIC;
m_axi_arid : out STD_LOGIC_VECTOR ( 11 downto 0 );
m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
m_axi_arvalid : out STD_LOGIC;
m_axi_arready : in STD_LOGIC;
m_axi_rid : in STD_LOGIC_VECTOR ( 11 downto 0 );
m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
m_axi_rlast : in STD_LOGIC;
m_axi_rvalid : in STD_LOGIC;
m_axi_rready : out STD_LOGIC
);
end zynq_design_1_auto_pc_1;
architecture stub of zynq_design_1_auto_pc_1 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "aclk,aresetn,s_axi_awid[11:0],s_axi_awaddr[31:0],s_axi_awlen[3:0],s_axi_awsize[2:0],s_axi_awburst[1:0],s_axi_awlock[1:0],s_axi_awcache[3:0],s_axi_awprot[2:0],s_axi_awqos[3:0],s_axi_awvalid,s_axi_awready,s_axi_wid[11:0],s_axi_wdata[31:0],s_axi_wstrb[3:0],s_axi_wlast,s_axi_wvalid,s_axi_wready,s_axi_bid[11:0],s_axi_bresp[1:0],s_axi_bvalid,s_axi_bready,s_axi_arid[11:0],s_axi_araddr[31:0],s_axi_arlen[3:0],s_axi_arsize[2:0],s_axi_arburst[1:0],s_axi_arlock[1:0],s_axi_arcache[3:0],s_axi_arprot[2:0],s_axi_arqos[3:0],s_axi_arvalid,s_axi_arready,s_axi_rid[11:0],s_axi_rdata[31:0],s_axi_rresp[1:0],s_axi_rlast,s_axi_rvalid,s_axi_rready,m_axi_awid[11:0],m_axi_awaddr[31:0],m_axi_awlen[7:0],m_axi_awsize[2:0],m_axi_awburst[1:0],m_axi_awlock[0:0],m_axi_awcache[3:0],m_axi_awprot[2:0],m_axi_awregion[3:0],m_axi_awqos[3:0],m_axi_awvalid,m_axi_awready,m_axi_wdata[31:0],m_axi_wstrb[3:0],m_axi_wlast,m_axi_wvalid,m_axi_wready,m_axi_bid[11:0],m_axi_bresp[1:0],m_axi_bvalid,m_axi_bready,m_axi_arid[11:0],m_axi_araddr[31:0],m_axi_arlen[7:0],m_axi_arsize[2:0],m_axi_arburst[1:0],m_axi_arlock[0:0],m_axi_arcache[3:0],m_axi_arprot[2:0],m_axi_arregion[3:0],m_axi_arqos[3:0],m_axi_arvalid,m_axi_arready,m_axi_rid[11:0],m_axi_rdata[31:0],m_axi_rresp[1:0],m_axi_rlast,m_axi_rvalid,m_axi_rready";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "axi_protocol_converter_v2_1_13_axi_protocol_converter,Vivado 2017.2";
begin
end;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
-------------------------------------------------------------------------------
-- $Id: pf_counter_bit.vhd,v 1.1.4.1 2010/09/14 22:35:46 dougt Exp $
-------------------------------------------------------------------------------
-- pf_counter_bit.vhd - entity/architecture pair
-------------------------------------------------------------------------------
--
-- *************************************************************************
-- ** **
-- ** DISCLAIMER OF LIABILITY **
-- ** **
-- ** This text/file contains proprietary, confidential **
-- ** information of Xilinx, Inc., is distributed under **
-- ** license from Xilinx, Inc., and may be used, copied **
-- ** and/or disclosed only pursuant to the terms of a valid **
-- ** license agreement with Xilinx, Inc. Xilinx hereby **
-- ** grants you a license to use this text/file solely for **
-- ** design, simulation, implementation and creation of **
-- ** design files limited to Xilinx devices or technologies. **
-- ** Use with non-Xilinx devices or technologies is expressly **
-- ** prohibited and immediately terminates your license unless **
-- ** covered by a separate agreement. **
-- ** **
-- ** Xilinx is providing this design, code, or information **
-- ** "as-is" solely for use in developing programs and **
-- ** solutions for Xilinx devices, with no obligation on the **
-- ** part of Xilinx to provide support. By providing this design, **
-- ** code, or information as one possible implementation of **
-- ** this feature, application or standard, Xilinx is making no **
-- ** representation that this implementation is free from any **
-- ** claims of infringement. You are responsible for obtaining **
-- ** any rights you may require for your implementation. **
-- ** Xilinx expressly disclaims any warranty whatsoever with **
-- ** respect to the adequacy of the implementation, including **
-- ** but not limited to any warranties or representations that this **
-- ** implementation is free from claims of infringement, implied **
-- ** warranties of merchantability or fitness for a particular **
-- ** purpose. **
-- ** **
-- ** Xilinx products are not intended for use in life support **
-- ** appliances, devices, or systems. Use in such applications is **
-- ** expressly prohibited. **
-- ** **
-- ** Any modifications that are made to the Source Code are **
-- ** done at the users sole risk and will be unsupported. **
-- ** The Xilinx Support Hotline does not have access to source **
-- ** code and therefore cannot answer specific questions related **
-- ** to source HDL. The Xilinx Hotline support of original source **
-- ** code IP shall only address issues and questions related **
-- ** to the standard Netlist version of the core (and thus **
-- ** indirectly, the original core source). **
-- ** **
-- ** Copyright (c) 2001-2010 Xilinx, Inc. All rights reserved. **
-- ** **
-- ** This copyright and support notice must be retained as part **
-- ** of this text at all times. **
-- ** **
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: pf_counter_bit.vhd
--
-- Description: Implements 1 bit of the counter/timer
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- pf_counter_bit.vhd
--
-------------------------------------------------------------------------------
-- Author: B.L. Tise
-- Revision: $Revision: 1.1.4.1 $
-- Date: $Date: 2010/09/14 22:35:46 $
--
-- History:
-- D. Thorpe 2001-08-30 First Version
-- - adapted from B Tise MicroBlaze counters
--
-- DET 2001-09-11
-- - Added the Rst input signal and connected it to the FDRE
-- reset input.
--
-- DET 2002-02-24
-- - Changed to call out proc_common_v1_00_b library.
-- - Changed the use of MUXCY_L to MUXCY.
--
--
-- DET 3/25/2004 ipif to v1_00_f
-- ~~~~~~
-- - Changed to call out proc_common v2_00_a library.
-- ^^^^^^
--
-- DET 1/17/2008 v4_0
-- ~~~~~~
-- - Changed proc_common library version to v4_0
-- - Incorporated new disclaimer header
-- ^^^^^^
--
--
-------------------------------------------------------------------------------
-- Naming Conventions:
-- active low signals: "*_n"
-- clock signals: "clk", "clk_div#", "clk_#x"
-- reset signals: "rst", "rst_n"
-- generics: "C_*"
-- user defined types: "*_TYPE"
-- state machine next state: "*_ns"
-- state machine current state: "*_cs"
-- combinatorial signals: "*_com"
-- pipelined or register delay signals: "*_d#"
-- counter signals: "*cnt*"
-- clock enable signals: "*_ce"
-- internal version of output port "*_i"
-- device pins: "*_pin"
-- ports: - Names begin with Uppercase
-- processes: "*_PROCESS"
-- component instantiations: "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.all;
library proc_common_v4_0;
Use proc_common_v4_0.inferred_lut4;
-----------------------------------------------------------------------------
-- Entity section
-----------------------------------------------------------------------------
entity pf_counter_bit is
port (
Clk : in std_logic;
Rst : In std_logic;
Count_In : in std_logic;
Load_In : in std_logic;
Count_Load : in std_logic;
Count_Down : in std_logic;
Carry_In : in std_logic;
Clock_Enable : in std_logic;
Result : out std_logic;
Carry_Out : out std_logic
);
end pf_counter_bit;
-----------------------------------------------------------------------------
-- Architecture section
-----------------------------------------------------------------------------
architecture implementation of pf_counter_bit is
--- xst wrk around component LUT4 is
--- xst wrk around generic(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon : boolean;
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT : bit_vector := X"0000"
--- xst wrk around );
--- xst wrk around port (
--- xst wrk around O : out std_logic;
--- xst wrk around I0 : in std_logic;
--- xst wrk around I1 : in std_logic;
--- xst wrk around I2 : in std_logic;
--- xst wrk around I3 : in std_logic);
--- xst wrk around end component LUT4;
component inferred_lut4 is
generic (INIT : bit_vector(15 downto 0));
port (
O : out std_logic;
I0 : in std_logic;
I1 : in std_logic;
I2 : in std_logic;
I3 : in std_logic
);
end component inferred_lut4;
component MUXCY is
port (
DI : in std_logic;
CI : in std_logic;
S : in std_logic;
O : out std_logic);
end component MUXCY;
component XORCY is
port (
LI : in std_logic;
CI : in std_logic;
O : out std_logic);
end component XORCY;
component FDRE is
port (
Q : out std_logic;
C : in std_logic;
CE : in std_logic;
D : in std_logic;
R : in std_logic
);
end component FDRE;
signal count_AddSub : std_logic;
signal count_Result : std_logic;
signal count_Result_Reg : std_logic;
attribute INIT : string;
begin -- VHDL_RTL
--- xst wrk around I_ALU_LUT : LUT4
--- xst wrk around generic map(
--- xst wrk around -- synthesis translate_off
--- xst wrk around Xon => false,
--- xst wrk around -- synthesis translate_on
--- xst wrk around INIT => X"36C6"
--- xst wrk around )
--- xst wrk around port map (
--- xst wrk around O => count_AddSub,
--- xst wrk around I0 => Count_In,
--- xst wrk around I1 => Count_Down,
--- xst wrk around I2 => Count_Load,
--- xst wrk around I3 => Load_In);
I_ALU_LUT : inferred_lut4
generic map(
INIT => X"36C6"
)
port map (
O => count_AddSub,
I0 => Count_In,
I1 => Count_Down,
I2 => Count_Load,
I3 => Load_In);
MUXCY_I : MUXCY
port map (
DI => Count_Down,
CI => Carry_In,
S => count_AddSub,
O => Carry_Out);
XOR_I : XORCY
port map (
LI => count_AddSub,
CI => Carry_In,
O => count_Result);
FDRE_I: FDRE
port map (
Q => count_Result_Reg,
C => Clk,
CE => Clock_Enable,
D => count_Result,
R => Rst
);
Result <= count_Result_Reg;
end implementation;
|
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use ieee.numeric_std.all;
use work.trfsmparts.all;
entity InputPatternGate is
generic (
InputWidth : integer range 1 to 10
);
port (
Reset_n_i : in std_logic;
Enable_i : in std_logic;
Input_i : in std_logic_vector(InputWidth-1 downto 0);
Match_o : out std_logic;
-- Configuration
CfgMode_i : in std_logic;
CfgClk_i : in std_logic;
CfgShift_i : in std_logic;
CfgDataIn_i : in std_logic;
CfgDataOut_o : out std_logic
);
end InputPatternGate;
|
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use ieee.numeric_std.all;
use work.trfsmparts.all;
entity InputPatternGate is
generic (
InputWidth : integer range 1 to 10
);
port (
Reset_n_i : in std_logic;
Enable_i : in std_logic;
Input_i : in std_logic_vector(InputWidth-1 downto 0);
Match_o : out std_logic;
-- Configuration
CfgMode_i : in std_logic;
CfgClk_i : in std_logic;
CfgShift_i : in std_logic;
CfgDataIn_i : in std_logic;
CfgDataOut_o : out std_logic
);
end InputPatternGate;
|
-- $Id: basys3lib.vhd 1181 2019-07-08 17:00:50Z mueller $
-- SPDX-License-Identifier: GPL-3.0-or-later
-- Copyright 2015- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
------------------------------------------------------------------------------
-- Package Name: basys3lib
-- Description: Basys 3 components
--
-- Dependencies: -
-- Tool versions: xst 14.7; viv 2014.4; ghdl 0.31
--
-- Revision History:
-- Date Rev Version Comment
-- 2015-01-15 634 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.slvtypes.all;
package basys3lib is
component basys3_aif is -- BASYS 3, abstract iface, base
port (
I_CLK100 : in slbit; -- 100 MHz clock
I_RXD : in slbit; -- receive data (board view)
O_TXD : out slbit; -- transmit data (board view)
I_SWI : in slv16; -- b3 switches
I_BTN : in slv5; -- b3 buttons
O_LED : out slv16; -- b3 leds
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
O_SEG_N : out slv8 -- 7 segment disp: segments (act.low)
);
end component;
end package basys3lib;
|
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- cMIPS, a VHDL model of the classical five stage MIPS pipeline.
-- Copyright (C) 2013 Roberto Andre Hexsel
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, version 3.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- Altera's design for a dual-port RAM that can be synthesized
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library ieee;
use ieee.std_logic_1164.all;
entity ram_dual is
generic (N_WORDS : integer := 64;
WIDTH : integer := 8);
port (data : in std_logic_vector(WIDTH - 1 downto 0);
raddr : in natural range 0 to N_WORDS - 1;
waddr : in natural range 0 to N_WORDS - 1;
we : in std_logic;
rclk : in std_logic;
wclk : in std_logic;
q : out std_logic_vector(WIDTH - 1 downto 0));
end ram_dual;
architecture rtl of ram_dual is
-- Build a 2-D array type for the RAM
subtype word_t is std_logic_vector(WIDTH - 1 downto 0);
type memory_t is array(N_WORDS - 1 downto 0) of word_t;
-- Declare the RAM signal.
signal ram : memory_t; -- := (others => (others => '0'));
begin
process(wclk)
begin
if(rising_edge(wclk)) then
if(we = '1') then
ram(waddr) <= data;
end if;
end if;
end process;
process(rclk)
begin
if(rising_edge(rclk)) then
q <= ram(raddr);
end if;
end process;
end rtl;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- register bank, reg(0) always 0, write-enable=0
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_Logic_1164.all;
use IEEE.numeric_std.all;
use work.p_wires.all;
entity reg_bank is
port(wrclk, rdclk, wren : in std_logic;
a_rs, a_rt, a_rd : in reg5;
C : in reg32;
A, B : out reg32);
end reg_bank;
-- -----------------------------------------------------------------------
-- RTL with implicit memory
-- -----------------------------------------------------------------------
architecture rtl of reg_bank is
type reg_file is array(0 to 31) of reg32;
signal reg_file_A : reg_file;
signal reg_file_B : reg_file;
signal int_rs, int_rt, int_rd : integer range 0 to 31;
signal pre_A, pre_B : reg32;
begin
int_rs <= to_integer(unsigned(a_rs));
int_rt <= to_integer(unsigned(a_rt));
int_rd <= to_integer(unsigned(a_rd));
-- forwarding WB -> RF, external to RAM
A <= C when (a_rd = a_rs) and (wren = '0') and (a_rs /= b"00000")
else pre_A when a_rs /= b"00000"
else x"00000000"; -- reg0 always zero
B <= C when (a_rd = a_rt) and (wren = '0') and (a_rt /= b"00000")
else pre_B when a_rt /= b"00000"
else x"00000000";
WRITE_REG_BANKS: process(wrclk, rdclk)
begin
if rising_edge(rdclk) then -- read early
pre_A <= reg_file_A( int_rs );
pre_B <= reg_file_B( int_rt );
end if;
-- write to enforce setup (forwarding is external to RAM)
if rising_edge(wrclk) then
if wren = '0' and int_rd /= 0 then
reg_file_A( int_rd ) <= C;
reg_file_B( int_rd ) <= C;
end if;
end if;
end process WRITE_REG_BANKS;
end rtl;
-- -----------------------------------------------------------------------
-- -----------------------------------------------------------------------
-- RTL with explicitly declared dual-port RAMs (FPGA friendly)
-- -----------------------------------------------------------------------
architecture dual_port_ram of reg_bank is
component ram_dual is
generic (N_WORDS : integer;
WIDTH : integer);
port (data : in std_logic_vector;
raddr : in natural range 0 to N_WORDS-1;
waddr : in natural range 0 to N_WORDS-1;
we : in std_logic;
rclk : in std_logic;
wclk : in std_logic;
q : out std_logic_vector);
end component ram_dual;
signal int_rs, int_rt, int_rd : integer range 0 to 31;
signal pre_A, pre_B : reg32;
signal update : std_logic;
begin
int_rs <= to_integer(unsigned(a_rs));
int_rt <= to_integer(unsigned(a_rt));
int_rd <= to_integer(unsigned(a_rd));
update <= '1' when wren = '0' and int_rd /= 0 else '0';
PORT_A: ram_dual generic map (32, 32)
port map (C, int_rs, int_rd, update, rdclk, wrclk, pre_A);
PORT_B: ram_dual generic map (32, 32)
port map (C, int_rt, int_rd, update, rdclk, wrclk, pre_B);
-- internal forwarding WB -> RF
A <= C when (a_rd = a_rs) and (wren = '0') and (a_rs /= b"00000") else
pre_A when a_rs /= b"00000"
else x"00000000"; -- reg0 always zero
B <= C when (a_rd = a_rt) and (wren = '0') and (a_rt /= b"00000") else
pre_B when a_rt /= b"00000"
else x"00000000";
end architecture dual_port_ram;
-- -----------------------------------------------------------------------
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ALU
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.p_wires.all;
entity alu is
port(clk,rst: in std_logic;
A, B: in reg32;
C: out reg32;
LO: out reg32;
HI: out reg32;
wr_hilo: in std_logic; -- write to HI & LO, active high
move_ok: out std_logic;
fun: in t_alu_fun;
postn: in reg5;
shamt: in reg5;
ovfl: out std_logic);
end alu;
architecture functional of alu is
component register32 is
generic (INITIAL_VALUE: std_logic_vector);
port(clk, rst, ld: in std_logic;
D: in std_logic_vector;
Q: out std_logic_vector);
end component register32;
component mf_alt_add_sub is
port(add_sub : IN STD_LOGIC; -- add=1, sub=0
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
overflow : OUT STD_LOGIC;
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component mf_alt_add_sub;
component mf_alt_add_sub_u is
port(add_sub : IN STD_LOGIC; -- add=1, sub=0
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component mf_alt_add_sub_u;
component mask_off_bits is
port(B : in std_logic_vector;
X : out std_logic_vector);
end component mask_off_bits;
component shift_left32 is
port(inp : in reg32;
shamt : in reg5;
otp : out reg32);
end component shift_left32;
component shift_right32 is
port(inp : in reg32;
arith: in std_logic;
shamt : in reg5;
otp : out reg32);
end component shift_right32;
signal operation : integer;
signal s_HI,s_LO, loc_HI,loc_LO, inp_HI,inp_LO, mask,mask_and : reg32;
signal sh_left, sh_right, sh_inp, sh_lft_ins, summ_diff, summ_diff_u : reg32;
signal addition, overflow, overflow_u, shift_arith, wr_hi,wr_lo : std_logic;
signal size,index, shift_amnt : reg5;
begin
assert fun /= invalid_op
report "INVALID ALU OPERATION: " & integer'image(operation)
severity failure;
operation <= t_alu_fun'pos(fun); -- for debugging only
U_alu: process (A,B, fun, sh_left,sh_right,sh_lft_ins,
mask, loc_HI,loc_LO, summ_diff, summ_diff_u, overflow)
variable i_C, i_and, i_or: reg32;
variable i_prod : reg64;
variable i_move_ok, B_is_zero : std_logic := 'L';
begin
ovfl <= '0';
addition <= '0';
i_move_ok := '0';
if (B = x"00000000") then B_is_zero := '1'; else B_is_zero := '0'; end if;
i_C := (others => '0');
case fun is
when opSLL | opSLLV => i_C := sh_left;
when opSRL | opSRA | opSRLV | opSRAV => i_C := sh_right;
when opMOVZ => -- reg_update handled at EX_stage
if (B_is_zero = '1') then
i_C := A;
i_move_ok := '1';
end if;
when opMOVN => -- reg_update handled at EX_stage
if (B_is_zero /= '1') then
i_C := A;
i_move_ok := '1';
end if;
when opMFHI => i_C := loc_HI;
when opMFLO => i_C := loc_LO;
when opADD => addition <= '1';
i_C := summ_diff;
ovfl <= overflow;
when opADDU => addition <= '1';
i_C := summ_diff_u;
ovfl <= '0';
when opSUB => addition <= '0';
i_C := summ_diff;
ovfl <= overflow;
when opSUBU => addition <= '0';
i_C := summ_diff_u;
ovfl <= '0';
when opAND => i_C := A and B;
when opOR => i_C := A or B;
when opXOR => i_C := A xor B;
when opNOR => i_C := A nor B;
when opSLT => addition <= '0';
if ( overflow = '1' ) then -- ovfl
i_C := x"0000000" & b"000" & not(summ_diff(31));
else
i_C := x"0000000" & b"000" & summ_diff(31);
end if;
-- this instr cannot cause an exception
when opSLTU => addition <= '0'; -- ignore overflow/signal
i_C := x"0000000" & b"000" & summ_diff_u(31);
ovfl <= '0';
when opLUI => i_C := B(15 downto 0) & x"0000";
when opSWAP => -- word swap bytes within halfwords
i_C := B(23 downto 16)&B(31 downto 24)&B(7 downto 0) &B(15 downto 8);
when opEXT => -- extract bit field
i_C := sh_right and mask;
when opINS => -- insert bit field
i_and := B and not(sh_left);
i_or := sh_lft_ins;
i_C := i_and or i_or;
when opSEB => -- sign-extend byte
if B(7) = '0' then
i_C := x"000000" & B(7 downto 0);
else
i_C := x"FFFFFF" & B(7 downto 0);
end if;
when opSEH => -- sign-extend halfword
if B(15) = '0' then
i_C := x"0000" & B(15 downto 0);
else
i_C := x"FFFF" & B(15 downto 0);
end if;
when opMUL =>
i_prod := std_logic_vector(signed(A) * signed(B));
i_C := i_prod(31 downto 0);
when others =>
i_C := (others => 'X');
end case;
--assert false report "alu: " &
-- "A="& SLV32HEX(A) &" ["& natural'image(operation) &"] B="&
-- SLV32HEX(B) &" ="& SLV32HEX( i_C ); -- DEBUG
move_ok <= i_move_ok;
C <= i_C;
end process U_alu; -- -------------------------------------------
U_ADD_SUB: mf_alt_add_sub -- signed add/subtract
port map (add_sub => addition, overflow => overflow,
dataa => A, datab => B, result => summ_diff);
U_ADD_SUB_U: mf_alt_add_sub_u -- UNsigned add/subtract, no overflow
port map (add_sub => addition,
dataa => A, datab => B, result => summ_diff_u);
U_HILO: process (A,B, fun, loc_HI,loc_LO)
variable i_hi,i_lo, i_quoc,i_rem: reg32;
variable i_prod : reg64;
variable s_quoc, s_rem : unsigned(31 downto 0);
begin
i_LO := (others => '0');
i_HI := (others => '0');
s_quoc := (others => '0');
s_rem := (others => '0');
case fun is
when opMULT | opMULTU =>
i_prod := std_logic_vector(signed(A) * signed(B));
i_LO := i_prod(31 downto 0);
i_HI := i_prod(63 downto 32);
when opDIV | opDIVU =>
if ( B = x"00000000" ) then -- NO exceptions caused by division
assert true report
"div by zero A="& SLV32HEX(A) &"["& integer'image(operation)&"]"
& SLV32HEX(B); -- DEBUG
i_quoc := x"FFFFFFFF";
i_rem := x"FFFFFFFF";
else
-- divmod(unsigned(A),unsigned(B),s_quoc,s_rem);
s_quoc := unsigned(A) / unsigned(B);
s_rem := unsigned(A) rem unsigned(B);
end if;
i_quoc := std_logic_vector(s_quoc);
i_rem := std_logic_vector(s_rem);
i_LO := i_quoc;
i_HI := i_rem;
when others =>
i_hi := (others => 'X'); -- to help synthesis
i_lo := (others => 'X'); -- to help synthesis
s_quoc := (others => 'X'); -- to help synthesis
s_rem := (others => 'X'); -- to help synthesis
end case;
s_HI <= i_hi;
s_LO <= i_lo;
end process U_HILO; -- -------------------------------------------
U_hilo_inp: process (A, fun, s_HI, s_LO, wr_hilo)
begin
wr_lo <= '1';
wr_hi <= '1';
case fun is
when opMULT | opMULTU | opDIV | opDIVU =>
wr_lo <= wr_hilo;
wr_hi <= wr_hilo;
inp_HI <= s_HI;
inp_LO <= s_LO;
when opMTLO =>
wr_lo <= wr_hilo;
inp_LO <= A;
wr_hi <= '1';
inp_HI <= (others => 'X');
when opMTHI =>
wr_hi <= wr_hilo;
inp_HI <= A;
wr_lo <= '1';
inp_LO <= (others => 'X');
when others =>
wr_lo <= '1';
wr_hi <= '1';
inp_LO <= (others => 'X');
inp_HI <= (others => 'X');
end case;
end process U_hilo_inp; -- -------------------------------------------
U_HI: register32 generic map (x"00000000")
port map(clk, rst, wr_hi, inp_HI, loc_HI);
U_LO: register32 generic map (x"00000000")
port map(clk, rst, wr_lo, inp_LO, loc_LO);
HI <= loc_HI;
LO <= loc_LO;
U_shifts: process (A,B, fun, shamt, mask)
begin
case fun is
when opSLL | opSRL =>
sh_inp <= B;
shift_arith <= '0';
shift_amnt <= shamt;
when opSRA =>
sh_inp <= B;
shift_arith <= '1';
shift_amnt <= shamt;
when opSLLV | opSRLV => -- operators RS and RT exchanged!!
sh_inp <= B;
shift_arith <= '0';
shift_amnt <= A(4 downto 0);
when opSRAV => -- operators RS and RT exchanged!!
sh_inp <= B;
shift_arith <= '1';
shift_amnt <= A(4 downto 0);
when opEXT =>
sh_inp <= A;
shift_arith <= '0';
shift_amnt <= shamt;
when opINS =>
sh_inp <= mask;
shift_arith <= '0';
shift_amnt <= shamt;
when others =>
-- sh_inp <= B;
-- shift_arith <= '0';
-- shift_amnt <= b"00000";
sh_inp <= (others => 'X');
shift_arith <= '0';
shift_amnt <= (others => 'X');
end case;
end process U_shifts; -- -------------------------------------------
U_sh_left: shift_left32 port map (sh_inp,shift_amnt, sh_left);
U_sh_right: shift_right32 port map (sh_inp,shift_arith,shift_amnt, sh_right);
U_sh_left_ins: shift_left32 port map (mask_and,shift_amnt, sh_lft_ins);
size <= std_logic_vector(unsigned(postn) - unsigned(shamt));
index <= size when (fun = opINS) else postn;
U_mask: mask_off_bits port map (index, mask);
mask_and <= A and mask;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- sel32: select bit field (right aligned)
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all;
use work.p_wires.all;
entity mask_off_bits is
port(B : in reg5;
X : out reg32);
end mask_off_bits;
architecture table of mask_off_bits is
type sel_vector is array (0 to 31) of reg32;
constant sel_array : sel_vector := (
x"00000001",--0
x"00000003",
x"00000007",
x"0000000f",
x"0000001f",--4
x"0000003f",
x"0000007f",
x"000000ff",
x"000001ff",--8
x"000003ff",
x"000007ff",
x"00000fff",
x"00001fff",--12
x"00003fff",
x"00007fff",
x"0000ffff",
x"0001ffff",--16
x"0003ffff",
x"0007ffff",
x"000fffff",
x"001fffff",--20
x"003fffff",
x"007fffff",
x"00ffffff",
x"01ffffff",--24
x"03ffffff",
x"07ffffff",
x"0fffffff",
x"1fffffff",--28
x"3fffffff",
x"7fffffff",
x"ffffffff");
begin
X <= sel_array(to_integer(unsigned(B)));
end table;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- shift-left32: shift left a specified number of bits
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity shift_left32 is
port(inp : in reg32;
shamt : in reg5;
otp : out reg32);
end shift_left32;
architecture functional of shift_left32 is
begin
U_shift_left: process (inp, shamt)
variable i_1, i_2, i_4, i_8, i_16 : reg32;
begin
if shamt(0) = '1' then i_1 := inp(30 downto 0) & b"0";
else i_1 := inp;
end if;
if shamt(1) = '1' then i_2 := i_1(29 downto 0) & b"00";
else i_2 := i_1;
end if;
if shamt(2) = '1' then i_4 := i_2(27 downto 0) & b"0000";
else i_4 := i_2;
end if;
if shamt(3) = '1' then i_8 := i_4(23 downto 0) & b"00000000";
else i_8 := i_4;
end if;
if shamt(4) = '1' then i_16 := i_8(15 downto 0) & b"0000000000000000";
else i_16 := i_8;
end if;
otp <= i_16;
end process U_shift_left;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- shift-right32: shift right a specified number of bits
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity shift_right32 is
port(inp : in reg32;
arith: in std_logic;
shamt : in reg5;
otp : out reg32);
end shift_right32;
architecture functional of shift_right32 is
begin
U_shift_right: process (inp, arith, shamt)
variable i_1, i_2, i_4, i_8, i_16, sign_ext : reg32;
begin -- process U_shift_right
if arith = '1' then sign_ext := (others => inp(31));
else sign_ext := (others => '0');
end if;
if shamt(0) = '1' then i_1 := sign_ext(31) & inp(31 downto 1);
else i_1 := inp;
end if;
if shamt(1) = '1' then i_2 := sign_ext(31 downto 30) & i_1(31 downto 2);
else i_2 := i_1;
end if;
if shamt(2) = '1' then i_4 := sign_ext(31 downto 28) & i_2(31 downto 4);
else i_4 := i_2;
end if;
if shamt(3) = '1' then i_8 := sign_ext(31 downto 24) & i_4(31 downto 8);
else i_8 := i_4;
end if;
if shamt(4) = '1' then i_16 := sign_ext(31 downto 16) & i_8(31 downto 16);
else i_16 := i_8;
end if;
otp <= i_16;
end process U_shift_right;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- bus interface: generates ONE wait-state request
-- peripheral/mem must generate additional waits, if needed
-- "waiting" is active only for the first clock cycle of reference
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity wait_states is
generic (NUM_WAIT_STATES :integer := 0);
port(rst : in std_logic;
clk : in std_logic;
sel : in std_logic; -- active in '0'
waiting : out std_logic); -- active in '1'
end wait_states;
architecture structural of wait_states is
component FFD is
port(clk, rst, set, D : in std_logic; Q : out std_logic);
end component FFD;
component FFT is
port(clk, rst, T : in std_logic; Q : out std_logic);
end component FFT;
signal will_wait, w, w_d, n_sel, cycle, this : std_logic;
begin
n_sel <= not(sel);
will_wait <= '0' when NUM_WAIT_STATES = 0 else '1';
-- modulo 2 reference counter, changes at every reference
U_DO_WAIT: FFT port map
(clk => clk, rst => rst, T => n_sel, Q => cycle);
-- ref counter delayed, so will deactivate "waiting" at end of 1st clock
U_OLD_CYCLE: FFD port map
(clk => clk, rst => rst, set => '1', D => cycle, Q => this);
-- w_d <= this xor cycle; -- active for ONE cycle only
waiting <= not(this xor cycle) and n_sel and will_wait;
end;
-- ++ wait_states +++++++++++++++++++++++++++++++++++++++++++++++++++++
|
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- cMIPS, a VHDL model of the classical five stage MIPS pipeline.
-- Copyright (C) 2013 Roberto Andre Hexsel
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, version 3.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- Altera's design for a dual-port RAM that can be synthesized
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library ieee;
use ieee.std_logic_1164.all;
entity ram_dual is
generic (N_WORDS : integer := 64;
WIDTH : integer := 8);
port (data : in std_logic_vector(WIDTH - 1 downto 0);
raddr : in natural range 0 to N_WORDS - 1;
waddr : in natural range 0 to N_WORDS - 1;
we : in std_logic;
rclk : in std_logic;
wclk : in std_logic;
q : out std_logic_vector(WIDTH - 1 downto 0));
end ram_dual;
architecture rtl of ram_dual is
-- Build a 2-D array type for the RAM
subtype word_t is std_logic_vector(WIDTH - 1 downto 0);
type memory_t is array(N_WORDS - 1 downto 0) of word_t;
-- Declare the RAM signal.
signal ram : memory_t; -- := (others => (others => '0'));
begin
process(wclk)
begin
if(rising_edge(wclk)) then
if(we = '1') then
ram(waddr) <= data;
end if;
end if;
end process;
process(rclk)
begin
if(rising_edge(rclk)) then
q <= ram(raddr);
end if;
end process;
end rtl;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- register bank, reg(0) always 0, write-enable=0
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_Logic_1164.all;
use IEEE.numeric_std.all;
use work.p_wires.all;
entity reg_bank is
port(wrclk, rdclk, wren : in std_logic;
a_rs, a_rt, a_rd : in reg5;
C : in reg32;
A, B : out reg32);
end reg_bank;
-- -----------------------------------------------------------------------
-- RTL with implicit memory
-- -----------------------------------------------------------------------
architecture rtl of reg_bank is
type reg_file is array(0 to 31) of reg32;
signal reg_file_A : reg_file;
signal reg_file_B : reg_file;
signal int_rs, int_rt, int_rd : integer range 0 to 31;
signal pre_A, pre_B : reg32;
begin
int_rs <= to_integer(unsigned(a_rs));
int_rt <= to_integer(unsigned(a_rt));
int_rd <= to_integer(unsigned(a_rd));
-- forwarding WB -> RF, external to RAM
A <= C when (a_rd = a_rs) and (wren = '0') and (a_rs /= b"00000")
else pre_A when a_rs /= b"00000"
else x"00000000"; -- reg0 always zero
B <= C when (a_rd = a_rt) and (wren = '0') and (a_rt /= b"00000")
else pre_B when a_rt /= b"00000"
else x"00000000";
WRITE_REG_BANKS: process(wrclk, rdclk)
begin
if rising_edge(rdclk) then -- read early
pre_A <= reg_file_A( int_rs );
pre_B <= reg_file_B( int_rt );
end if;
-- write to enforce setup (forwarding is external to RAM)
if rising_edge(wrclk) then
if wren = '0' and int_rd /= 0 then
reg_file_A( int_rd ) <= C;
reg_file_B( int_rd ) <= C;
end if;
end if;
end process WRITE_REG_BANKS;
end rtl;
-- -----------------------------------------------------------------------
-- -----------------------------------------------------------------------
-- RTL with explicitly declared dual-port RAMs (FPGA friendly)
-- -----------------------------------------------------------------------
architecture dual_port_ram of reg_bank is
component ram_dual is
generic (N_WORDS : integer;
WIDTH : integer);
port (data : in std_logic_vector;
raddr : in natural range 0 to N_WORDS-1;
waddr : in natural range 0 to N_WORDS-1;
we : in std_logic;
rclk : in std_logic;
wclk : in std_logic;
q : out std_logic_vector);
end component ram_dual;
signal int_rs, int_rt, int_rd : integer range 0 to 31;
signal pre_A, pre_B : reg32;
signal update : std_logic;
begin
int_rs <= to_integer(unsigned(a_rs));
int_rt <= to_integer(unsigned(a_rt));
int_rd <= to_integer(unsigned(a_rd));
update <= '1' when wren = '0' and int_rd /= 0 else '0';
PORT_A: ram_dual generic map (32, 32)
port map (C, int_rs, int_rd, update, rdclk, wrclk, pre_A);
PORT_B: ram_dual generic map (32, 32)
port map (C, int_rt, int_rd, update, rdclk, wrclk, pre_B);
-- internal forwarding WB -> RF
A <= C when (a_rd = a_rs) and (wren = '0') and (a_rs /= b"00000") else
pre_A when a_rs /= b"00000"
else x"00000000"; -- reg0 always zero
B <= C when (a_rd = a_rt) and (wren = '0') and (a_rt /= b"00000") else
pre_B when a_rt /= b"00000"
else x"00000000";
end architecture dual_port_ram;
-- -----------------------------------------------------------------------
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ALU
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.p_wires.all;
entity alu is
port(clk,rst: in std_logic;
A, B: in reg32;
C: out reg32;
LO: out reg32;
HI: out reg32;
wr_hilo: in std_logic; -- write to HI & LO, active high
move_ok: out std_logic;
fun: in t_alu_fun;
postn: in reg5;
shamt: in reg5;
ovfl: out std_logic);
end alu;
architecture functional of alu is
component register32 is
generic (INITIAL_VALUE: std_logic_vector);
port(clk, rst, ld: in std_logic;
D: in std_logic_vector;
Q: out std_logic_vector);
end component register32;
component mf_alt_add_sub is
port(add_sub : IN STD_LOGIC; -- add=1, sub=0
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
overflow : OUT STD_LOGIC;
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component mf_alt_add_sub;
component mf_alt_add_sub_u is
port(add_sub : IN STD_LOGIC; -- add=1, sub=0
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component mf_alt_add_sub_u;
component mask_off_bits is
port(B : in std_logic_vector;
X : out std_logic_vector);
end component mask_off_bits;
component shift_left32 is
port(inp : in reg32;
shamt : in reg5;
otp : out reg32);
end component shift_left32;
component shift_right32 is
port(inp : in reg32;
arith: in std_logic;
shamt : in reg5;
otp : out reg32);
end component shift_right32;
signal operation : integer;
signal s_HI,s_LO, loc_HI,loc_LO, inp_HI,inp_LO, mask,mask_and : reg32;
signal sh_left, sh_right, sh_inp, sh_lft_ins, summ_diff, summ_diff_u : reg32;
signal addition, overflow, overflow_u, shift_arith, wr_hi,wr_lo : std_logic;
signal size,index, shift_amnt : reg5;
begin
assert fun /= invalid_op
report "INVALID ALU OPERATION: " & integer'image(operation)
severity failure;
operation <= t_alu_fun'pos(fun); -- for debugging only
U_alu: process (A,B, fun, sh_left,sh_right,sh_lft_ins,
mask, loc_HI,loc_LO, summ_diff, summ_diff_u, overflow)
variable i_C, i_and, i_or: reg32;
variable i_prod : reg64;
variable i_move_ok, B_is_zero : std_logic := 'L';
begin
ovfl <= '0';
addition <= '0';
i_move_ok := '0';
if (B = x"00000000") then B_is_zero := '1'; else B_is_zero := '0'; end if;
i_C := (others => '0');
case fun is
when opSLL | opSLLV => i_C := sh_left;
when opSRL | opSRA | opSRLV | opSRAV => i_C := sh_right;
when opMOVZ => -- reg_update handled at EX_stage
if (B_is_zero = '1') then
i_C := A;
i_move_ok := '1';
end if;
when opMOVN => -- reg_update handled at EX_stage
if (B_is_zero /= '1') then
i_C := A;
i_move_ok := '1';
end if;
when opMFHI => i_C := loc_HI;
when opMFLO => i_C := loc_LO;
when opADD => addition <= '1';
i_C := summ_diff;
ovfl <= overflow;
when opADDU => addition <= '1';
i_C := summ_diff_u;
ovfl <= '0';
when opSUB => addition <= '0';
i_C := summ_diff;
ovfl <= overflow;
when opSUBU => addition <= '0';
i_C := summ_diff_u;
ovfl <= '0';
when opAND => i_C := A and B;
when opOR => i_C := A or B;
when opXOR => i_C := A xor B;
when opNOR => i_C := A nor B;
when opSLT => addition <= '0';
if ( overflow = '1' ) then -- ovfl
i_C := x"0000000" & b"000" & not(summ_diff(31));
else
i_C := x"0000000" & b"000" & summ_diff(31);
end if;
-- this instr cannot cause an exception
when opSLTU => addition <= '0'; -- ignore overflow/signal
i_C := x"0000000" & b"000" & summ_diff_u(31);
ovfl <= '0';
when opLUI => i_C := B(15 downto 0) & x"0000";
when opSWAP => -- word swap bytes within halfwords
i_C := B(23 downto 16)&B(31 downto 24)&B(7 downto 0) &B(15 downto 8);
when opEXT => -- extract bit field
i_C := sh_right and mask;
when opINS => -- insert bit field
i_and := B and not(sh_left);
i_or := sh_lft_ins;
i_C := i_and or i_or;
when opSEB => -- sign-extend byte
if B(7) = '0' then
i_C := x"000000" & B(7 downto 0);
else
i_C := x"FFFFFF" & B(7 downto 0);
end if;
when opSEH => -- sign-extend halfword
if B(15) = '0' then
i_C := x"0000" & B(15 downto 0);
else
i_C := x"FFFF" & B(15 downto 0);
end if;
when opMUL =>
i_prod := std_logic_vector(signed(A) * signed(B));
i_C := i_prod(31 downto 0);
when others =>
i_C := (others => 'X');
end case;
--assert false report "alu: " &
-- "A="& SLV32HEX(A) &" ["& natural'image(operation) &"] B="&
-- SLV32HEX(B) &" ="& SLV32HEX( i_C ); -- DEBUG
move_ok <= i_move_ok;
C <= i_C;
end process U_alu; -- -------------------------------------------
U_ADD_SUB: mf_alt_add_sub -- signed add/subtract
port map (add_sub => addition, overflow => overflow,
dataa => A, datab => B, result => summ_diff);
U_ADD_SUB_U: mf_alt_add_sub_u -- UNsigned add/subtract, no overflow
port map (add_sub => addition,
dataa => A, datab => B, result => summ_diff_u);
U_HILO: process (A,B, fun, loc_HI,loc_LO)
variable i_hi,i_lo, i_quoc,i_rem: reg32;
variable i_prod : reg64;
variable s_quoc, s_rem : unsigned(31 downto 0);
begin
i_LO := (others => '0');
i_HI := (others => '0');
s_quoc := (others => '0');
s_rem := (others => '0');
case fun is
when opMULT | opMULTU =>
i_prod := std_logic_vector(signed(A) * signed(B));
i_LO := i_prod(31 downto 0);
i_HI := i_prod(63 downto 32);
when opDIV | opDIVU =>
if ( B = x"00000000" ) then -- NO exceptions caused by division
assert true report
"div by zero A="& SLV32HEX(A) &"["& integer'image(operation)&"]"
& SLV32HEX(B); -- DEBUG
i_quoc := x"FFFFFFFF";
i_rem := x"FFFFFFFF";
else
-- divmod(unsigned(A),unsigned(B),s_quoc,s_rem);
s_quoc := unsigned(A) / unsigned(B);
s_rem := unsigned(A) rem unsigned(B);
end if;
i_quoc := std_logic_vector(s_quoc);
i_rem := std_logic_vector(s_rem);
i_LO := i_quoc;
i_HI := i_rem;
when others =>
i_hi := (others => 'X'); -- to help synthesis
i_lo := (others => 'X'); -- to help synthesis
s_quoc := (others => 'X'); -- to help synthesis
s_rem := (others => 'X'); -- to help synthesis
end case;
s_HI <= i_hi;
s_LO <= i_lo;
end process U_HILO; -- -------------------------------------------
U_hilo_inp: process (A, fun, s_HI, s_LO, wr_hilo)
begin
wr_lo <= '1';
wr_hi <= '1';
case fun is
when opMULT | opMULTU | opDIV | opDIVU =>
wr_lo <= wr_hilo;
wr_hi <= wr_hilo;
inp_HI <= s_HI;
inp_LO <= s_LO;
when opMTLO =>
wr_lo <= wr_hilo;
inp_LO <= A;
wr_hi <= '1';
inp_HI <= (others => 'X');
when opMTHI =>
wr_hi <= wr_hilo;
inp_HI <= A;
wr_lo <= '1';
inp_LO <= (others => 'X');
when others =>
wr_lo <= '1';
wr_hi <= '1';
inp_LO <= (others => 'X');
inp_HI <= (others => 'X');
end case;
end process U_hilo_inp; -- -------------------------------------------
U_HI: register32 generic map (x"00000000")
port map(clk, rst, wr_hi, inp_HI, loc_HI);
U_LO: register32 generic map (x"00000000")
port map(clk, rst, wr_lo, inp_LO, loc_LO);
HI <= loc_HI;
LO <= loc_LO;
U_shifts: process (A,B, fun, shamt, mask)
begin
case fun is
when opSLL | opSRL =>
sh_inp <= B;
shift_arith <= '0';
shift_amnt <= shamt;
when opSRA =>
sh_inp <= B;
shift_arith <= '1';
shift_amnt <= shamt;
when opSLLV | opSRLV => -- operators RS and RT exchanged!!
sh_inp <= B;
shift_arith <= '0';
shift_amnt <= A(4 downto 0);
when opSRAV => -- operators RS and RT exchanged!!
sh_inp <= B;
shift_arith <= '1';
shift_amnt <= A(4 downto 0);
when opEXT =>
sh_inp <= A;
shift_arith <= '0';
shift_amnt <= shamt;
when opINS =>
sh_inp <= mask;
shift_arith <= '0';
shift_amnt <= shamt;
when others =>
-- sh_inp <= B;
-- shift_arith <= '0';
-- shift_amnt <= b"00000";
sh_inp <= (others => 'X');
shift_arith <= '0';
shift_amnt <= (others => 'X');
end case;
end process U_shifts; -- -------------------------------------------
U_sh_left: shift_left32 port map (sh_inp,shift_amnt, sh_left);
U_sh_right: shift_right32 port map (sh_inp,shift_arith,shift_amnt, sh_right);
U_sh_left_ins: shift_left32 port map (mask_and,shift_amnt, sh_lft_ins);
size <= std_logic_vector(unsigned(postn) - unsigned(shamt));
index <= size when (fun = opINS) else postn;
U_mask: mask_off_bits port map (index, mask);
mask_and <= A and mask;
end functional;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- sel32: select bit field (right aligned)
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all;
use work.p_wires.all;
entity mask_off_bits is
port(B : in reg5;
X : out reg32);
end mask_off_bits;
architecture table of mask_off_bits is
type sel_vector is array (0 to 31) of reg32;
constant sel_array : sel_vector := (
x"00000001",--0
x"00000003",
x"00000007",
x"0000000f",
x"0000001f",--4
x"0000003f",
x"0000007f",
x"000000ff",
x"000001ff",--8
x"000003ff",
x"000007ff",
x"00000fff",
x"00001fff",--12
x"00003fff",
x"00007fff",
x"0000ffff",
x"0001ffff",--16
x"0003ffff",
x"0007ffff",
x"000fffff",
x"001fffff",--20
x"003fffff",
x"007fffff",
x"00ffffff",
x"01ffffff",--24
x"03ffffff",
x"07ffffff",
x"0fffffff",
x"1fffffff",--28
x"3fffffff",
x"7fffffff",
x"ffffffff");
begin
X <= sel_array(to_integer(unsigned(B)));
end table;
-- +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- shift-left32: shift left a specified number of bits
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity shift_left32 is
port(inp : in reg32;
shamt : in reg5;
otp : out reg32);
end shift_left32;
architecture functional of shift_left32 is
begin
U_shift_left: process (inp, shamt)
variable i_1, i_2, i_4, i_8, i_16 : reg32;
begin
if shamt(0) = '1' then i_1 := inp(30 downto 0) & b"0";
else i_1 := inp;
end if;
if shamt(1) = '1' then i_2 := i_1(29 downto 0) & b"00";
else i_2 := i_1;
end if;
if shamt(2) = '1' then i_4 := i_2(27 downto 0) & b"0000";
else i_4 := i_2;
end if;
if shamt(3) = '1' then i_8 := i_4(23 downto 0) & b"00000000";
else i_8 := i_4;
end if;
if shamt(4) = '1' then i_16 := i_8(15 downto 0) & b"0000000000000000";
else i_16 := i_8;
end if;
otp <= i_16;
end process U_shift_left;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- shift-right32: shift right a specified number of bits
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity shift_right32 is
port(inp : in reg32;
arith: in std_logic;
shamt : in reg5;
otp : out reg32);
end shift_right32;
architecture functional of shift_right32 is
begin
U_shift_right: process (inp, arith, shamt)
variable i_1, i_2, i_4, i_8, i_16, sign_ext : reg32;
begin -- process U_shift_right
if arith = '1' then sign_ext := (others => inp(31));
else sign_ext := (others => '0');
end if;
if shamt(0) = '1' then i_1 := sign_ext(31) & inp(31 downto 1);
else i_1 := inp;
end if;
if shamt(1) = '1' then i_2 := sign_ext(31 downto 30) & i_1(31 downto 2);
else i_2 := i_1;
end if;
if shamt(2) = '1' then i_4 := sign_ext(31 downto 28) & i_2(31 downto 4);
else i_4 := i_2;
end if;
if shamt(3) = '1' then i_8 := sign_ext(31 downto 24) & i_4(31 downto 8);
else i_8 := i_4;
end if;
if shamt(4) = '1' then i_16 := sign_ext(31 downto 16) & i_8(31 downto 16);
else i_16 := i_8;
end if;
otp <= i_16;
end process U_shift_right;
end functional;
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-- bus interface: generates ONE wait-state request
-- peripheral/mem must generate additional waits, if needed
-- "waiting" is active only for the first clock cycle of reference
-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
library IEEE; use IEEE.std_logic_1164.all;
use work.p_wires.all;
entity wait_states is
generic (NUM_WAIT_STATES :integer := 0);
port(rst : in std_logic;
clk : in std_logic;
sel : in std_logic; -- active in '0'
waiting : out std_logic); -- active in '1'
end wait_states;
architecture structural of wait_states is
component FFD is
port(clk, rst, set, D : in std_logic; Q : out std_logic);
end component FFD;
component FFT is
port(clk, rst, T : in std_logic; Q : out std_logic);
end component FFT;
signal will_wait, w, w_d, n_sel, cycle, this : std_logic;
begin
n_sel <= not(sel);
will_wait <= '0' when NUM_WAIT_STATES = 0 else '1';
-- modulo 2 reference counter, changes at every reference
U_DO_WAIT: FFT port map
(clk => clk, rst => rst, T => n_sel, Q => cycle);
-- ref counter delayed, so will deactivate "waiting" at end of 1st clock
U_OLD_CYCLE: FFD port map
(clk => clk, rst => rst, set => '1', D => cycle, Q => this);
-- w_d <= this xor cycle; -- active for ONE cycle only
waiting <= not(this xor cycle) and n_sel and will_wait;
end;
-- ++ wait_states +++++++++++++++++++++++++++++++++++++++++++++++++++++
|
--Ignored comment
--Ignored comment
architecture RTL of FIFO is
signal sig1 : std_logic; -- comment
signal sig1 : std_logic;-- comment
begin
end architecture RTL;
|
------------------------------------------------------------------------------
------------------------------------------------------------------------------
-- --
-- Copyright (c) 2009-2011 Tobias Gubener --
-- Subdesign fAMpIGA by TobiFlex --
-- --
-- This source file is free software: you can redistribute it and/or modify --
-- it under the terms of the GNU General Public License as published --
-- by the Free Software Foundation, either version 3 of the License, or --
-- (at your option) any later version. --
-- --
-- This source file is distributed in the hope that it will be useful, --
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
-- GNU General Public License for more details. --
-- --
-- You should have received a copy of the GNU General Public License --
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
-- --
------------------------------------------------------------------------------
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use IEEE.numeric_std.all;
use work.TG68K_Pack.all;
entity TG68K_ALU is
generic(
MUL_Mode : integer := 0; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
DIV_Mode : integer := 0 --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
);
port(clk : in std_logic;
Reset : in std_logic;
clkena_lw : in std_logic:='1';
execOPC : in bit;
exe_condition : in std_logic;
exec_tas : in std_logic;
long_start : in bit;
movem_presub : in bit;
set_stop : in bit;
Z_error : in bit;
rot_bits : in std_logic_vector(1 downto 0);
exec : in bit_vector(lastOpcBit downto 0);
OP1out : in std_logic_vector(31 downto 0);
OP2out : in std_logic_vector(31 downto 0);
reg_QA : in std_logic_vector(31 downto 0);
reg_QB : in std_logic_vector(31 downto 0);
opcode : in std_logic_vector(15 downto 0);
datatype : in std_logic_vector(1 downto 0);
exe_opcode : in std_logic_vector(15 downto 0);
exe_datatype : in std_logic_vector(1 downto 0);
sndOPC : in std_logic_vector(15 downto 0);
last_data_read : in std_logic_vector(15 downto 0);
data_read : in std_logic_vector(15 downto 0);
FlagsSR : in std_logic_vector(7 downto 0);
micro_state : in micro_states;
bf_ext_in : in std_logic_vector(7 downto 0);
bf_ext_out : out std_logic_vector(7 downto 0);
bf_shift : in std_logic_vector(5 downto 0);
bf_width : in std_logic_vector(5 downto 0);
bf_loffset : in std_logic_vector(4 downto 0);
set_V_Flag : buffer bit;
Flags : buffer std_logic_vector(7 downto 0);
c_out : buffer std_logic_vector(2 downto 0);
addsub_q : buffer std_logic_vector(31 downto 0);
ALUout : out std_logic_vector(31 downto 0)
);
end TG68K_ALU;
architecture logic of TG68K_ALU is
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
-- ALU and more
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
signal OP1in : std_logic_vector(31 downto 0);
signal addsub_a : std_logic_vector(31 downto 0);
signal addsub_b : std_logic_vector(31 downto 0);
signal notaddsub_b : std_logic_vector(33 downto 0);
signal add_result : std_logic_vector(33 downto 0);
signal addsub_ofl : std_logic_vector(2 downto 0);
signal opaddsub : bit;
signal c_in : std_logic_vector(3 downto 0);
signal flag_z : std_logic_vector(2 downto 0);
signal set_Flags : std_logic_vector(3 downto 0); --NZVC
signal CCRin : std_logic_vector(7 downto 0);
signal niba_l : std_logic_vector(5 downto 0);
signal niba_h : std_logic_vector(5 downto 0);
signal niba_lc : std_logic;
signal niba_hc : std_logic;
signal bcda_lc : std_logic;
signal bcda_hc : std_logic;
signal nibs_l : std_logic_vector(5 downto 0);
signal nibs_h : std_logic_vector(5 downto 0);
signal nibs_lc : std_logic;
signal nibs_hc : std_logic;
signal bcd_a : std_logic_vector(8 downto 0);
signal bcd_s : std_logic_vector(8 downto 0);
signal result_mulu : std_logic_vector(63 downto 0);
signal result_div : std_logic_vector(63 downto 0);
signal set_mV_Flag : std_logic;
signal V_Flag : bit;
signal rot_rot : std_logic;
signal rot_lsb : std_logic;
signal rot_msb : std_logic;
signal rot_X : std_logic;
signal rot_C : std_logic;
signal rot_out : std_logic_vector(31 downto 0);
signal asl_VFlag : std_logic;
signal bit_bits : std_logic_vector(1 downto 0);
signal bit_number : std_logic_vector(4 downto 0);
signal bits_out : std_logic_vector(31 downto 0);
signal one_bit_in : std_logic;
signal bchg : std_logic;
signal bset : std_logic;
signal mulu_sign : std_logic;
signal mulu_signext : std_logic_vector(16 downto 0);
signal muls_msb : std_logic;
signal mulu_reg : std_logic_vector(63 downto 0);
signal FAsign : std_logic;
signal faktorA : std_logic_vector(31 downto 0);
signal faktorB : std_logic_vector(31 downto 0);
signal div_reg : std_logic_vector(63 downto 0);
signal div_quot : std_logic_vector(63 downto 0);
signal div_ovl : std_logic;
signal div_neg : std_logic;
signal div_bit : std_logic;
signal div_sub : std_logic_vector(32 downto 0);
signal div_over : std_logic_vector(32 downto 0);
signal nozero : std_logic;
signal div_qsign : std_logic;
signal divisor : std_logic_vector(63 downto 0);
signal divs : std_logic;
signal signedOP : std_logic;
signal OP1_sign : std_logic;
signal OP2_sign : std_logic;
signal OP2outext : std_logic_vector(15 downto 0);
signal in_offset : std_logic_vector(5 downto 0);
-- signal in_width : std_logic_vector(5 downto 0);
signal datareg : std_logic_vector(31 downto 0);
signal insert : std_logic_vector(31 downto 0);
-- signal bf_result : std_logic_vector(31 downto 0);
-- signal bf_offset : std_logic_vector(5 downto 0);
-- signal bf_width : std_logic_vector(5 downto 0);
-- signal bf_firstbit : std_logic_vector(5 downto 0);
signal bf_datareg : std_logic_vector(31 downto 0);
-- signal bf_out : std_logic_vector(31 downto 0);
signal result : std_logic_vector(39 downto 0);
signal result_tmp : std_logic_vector(39 downto 0);
signal sign : std_logic_vector(31 downto 0);
signal bf_set1 : std_logic_vector(39 downto 0);
signal inmux0 : std_logic_vector(39 downto 0);
signal inmux1 : std_logic_vector(39 downto 0);
signal inmux2 : std_logic_vector(39 downto 0);
signal inmux3 : std_logic_vector(31 downto 0);
signal copymux0 : std_logic_vector(39 downto 0);
signal copymux1 : std_logic_vector(39 downto 0);
signal copymux2 : std_logic_vector(39 downto 0);
signal copymux3 : std_logic_vector(31 downto 0);
signal bf_set2 : std_logic_vector(31 downto 0);
-- signal bf_set3 : std_logic_vector(31 downto 0);
signal shift : std_logic_vector(39 downto 0);
signal copy : std_logic_vector(39 downto 0);
-- signal offset : std_logic_vector(5 downto 0);
-- signal width : std_logic_vector(5 downto 0);
signal bf_firstbit : std_logic_vector(5 downto 0);
signal mux : std_logic_vector(3 downto 0);
signal bitnr : std_logic_vector(4 downto 0);
signal mask : std_logic_vector(31 downto 0);
signal bf_bset : std_logic;
signal bf_NFlag : std_logic;
signal bf_bchg : std_logic;
signal bf_ins : std_logic;
signal bf_exts : std_logic;
signal bf_fffo : std_logic;
signal bf_d32 : std_logic;
signal bf_s32 : std_logic;
signal index : std_logic_vector(4 downto 0);
-- signal i : integer range 0 to 31;
-- signal i : integer range 0 to 31;
-- signal i : std_logic_vector(5 downto 0);
BEGIN
-----------------------------------------------------------------------------
-- set OP1in
-----------------------------------------------------------------------------
PROCESS (OP2out, reg_QB, opcode, OP1out, OP1in, exe_datatype, addsub_q, execOPC, exec,
bcd_a, bcd_s, result_mulu, result_div, exe_condition, bf_shift,
Flags, FlagsSR, bits_out, exec_tas, rot_out, exe_opcode, result, bf_fffo, bf_firstbit, bf_datareg)
BEGIN
ALUout <= OP1in;
ALUout(7) <= OP1in(7) OR exec_tas;
IF exec(opcBFwb)='1' THEN
ALUout <= result(31 downto 0);
IF bf_fffo='1' THEN
ALUout <= (OTHERS =>'0');
ALUout(5 downto 0) <= bf_firstbit + bf_shift;
END IF;
END IF;
OP1in <= addsub_q;
IF exec(opcABCD)='1' THEN
OP1in(7 downto 0) <= bcd_a(7 downto 0);
ELSIF exec(opcSBCD)='1' THEN
OP1in(7 downto 0) <= bcd_s(7 downto 0);
ELSIF exec(opcMULU)='1' AND MUL_Mode/=3 THEN
IF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN
OP1in <= result_mulu(31 downto 0);
ELSE
OP1in <= result_mulu(63 downto 32);
END IF;
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
-- IF exe_opcode(15)='1' THEN
OP1in <= result_div(47 downto 32)&result_div(15 downto 0);
ELSE --64bit
IF exec(write_reminder)='1' THEN
OP1in <= result_div(63 downto 32);
ELSE
OP1in <= result_div(31 downto 0);
END IF;
END IF;
ELSIF exec(opcOR)='1' THEN
OP1in <= OP2out OR OP1out;
ELSIF exec(opcAND)='1' THEN
OP1in <= OP2out AND OP1out;
ELSIF exec(opcScc)='1' THEN
OP1in(7 downto 0) <= (others=>exe_condition);
ELSIF exec(opcEOR)='1' THEN
OP1in <= OP2out XOR OP1out;
ELSIF exec(opcMOVE)='1' OR exec(exg)='1' THEN
-- OP1in <= OP2out(31 downto 8)&(OP2out(7)OR exec_tas)&OP2out(6 downto 0);
OP1in <= OP2out;
ELSIF exec(opcROT)='1' THEN
OP1in <= rot_out;
ELSIF exec(opcSWAP)='1' THEN
OP1in <= OP1out(15 downto 0)& OP1out(31 downto 16);
ELSIF exec(opcBITS)='1' THEN
OP1in <= bits_out;
ELSIF exec(opcBF)='1' THEN
OP1in <= bf_datareg;
ELSIF exec(opcMOVESR)='1' THEN
OP1in(7 downto 0) <= Flags;
IF exe_datatype="00" THEN
OP1in(15 downto 8) <= "00000000";
ELSE
OP1in(15 downto 8) <= FlagsSR;
END IF;
END IF;
END PROCESS;
-----------------------------------------------------------------------------
-- addsub
-----------------------------------------------------------------------------
PROCESS (OP1out, OP2out, execOPC, datatype, Flags, long_start, movem_presub, exe_datatype, exec, addsub_a, addsub_b, opaddsub,
notaddsub_b, add_result, c_in, sndOPC)
BEGIN
addsub_a <= OP1out;
IF exec(get_bfoffset)='1' THEN
IF sndOPC(11)='1' THEN
addsub_a <= OP1out(31)&OP1out(31)&OP1out(31)&OP1out(31 downto 3);
ELSE
addsub_a <= "000000000000000000000000000000"&sndOPC(10 downto 9);
END IF;
END IF;
IF exec(subidx)='1' THEN
opaddsub <= '1';
ELSE
opaddsub <= '0';
END IF;
c_in(0) <='0';
addsub_b <= OP2out;
IF execOPC='0' AND exec(OP2out_one)='0' AND exec(get_bfoffset)='0'THEN
IF long_start='0' AND datatype="00" AND exec(use_SP)='0' THEN
addsub_b <= "00000000000000000000000000000001";
ELSIF long_start='0' AND exe_datatype="10" AND (exec(presub) OR exec(postadd) OR movem_presub)='1' THEN
IF exec(movem_action)='1' THEN
addsub_b <= "00000000000000000000000000000110";
ELSE
addsub_b <= "00000000000000000000000000000100";
END IF;
ELSE
addsub_b <= "00000000000000000000000000000010";
END IF;
ELSE
IF (exec(use_XZFlag)='1' AND Flags(4)='1') OR exec(opcCHK)='1' THEN
c_in(0) <= '1';
END IF;
opaddsub <= exec(addsub);
END IF;
IF opaddsub='0' OR long_start='1' THEN --ADD
notaddsub_b <= '0'&addsub_b&c_in(0);
ELSE --SUB
notaddsub_b <= NOT ('0'&addsub_b&c_in(0));
END IF;
add_result <= (('0'&addsub_a¬addsub_b(0))+notaddsub_b);
c_in(1) <= add_result(9) XOR addsub_a(8) XOR addsub_b(8);
c_in(2) <= add_result(17) XOR addsub_a(16) XOR addsub_b(16);
c_in(3) <= add_result(33);
addsub_q <= add_result(32 downto 1);
addsub_ofl(0) <= (c_in(1) XOR add_result(8) XOR addsub_a(7) XOR addsub_b(7)); --V Byte
addsub_ofl(1) <= (c_in(2) XOR add_result(16) XOR addsub_a(15) XOR addsub_b(15)); --V Word
addsub_ofl(2) <= (c_in(3) XOR add_result(32) XOR addsub_a(31) XOR addsub_b(31)); --V Long
c_out <= c_in(3 downto 1);
END PROCESS;
------------------------------------------------------------------------------
--ALU
------------------------------------------------------------------------------
PROCESS (OP1out, OP2out, niba_hc, niba_h, niba_l, niba_lc, nibs_hc, nibs_h, nibs_l, nibs_lc, Flags)
BEGIN
--BCD_ARITH-------------------------------------------------------------------
--ADC
bcd_a <= niba_hc&(niba_h(4 downto 1)+('0',niba_hc,niba_hc,'0'))&(niba_l(4 downto 1)+('0',niba_lc,niba_lc,'0'));
niba_l <= ('0'&OP1out(3 downto 0)&'1') + ('0'&OP2out(3 downto 0)&Flags(4));
niba_lc <= niba_l(5) OR (niba_l(4) AND niba_l(3)) OR (niba_l(4) AND niba_l(2));
niba_h <= ('0'&OP1out(7 downto 4)&'1') + ('0'&OP2out(7 downto 4)&niba_lc);
niba_hc <= niba_h(5) OR (niba_h(4) AND niba_h(3)) OR (niba_h(4) AND niba_h(2));
--SBC
bcd_s <= nibs_hc&(nibs_h(4 downto 1)-('0',nibs_hc,nibs_hc,'0'))&(nibs_l(4 downto 1)-('0',nibs_lc,nibs_lc,'0'));
nibs_l <= ('0'&OP1out(3 downto 0)&'0') - ('0'&OP2out(3 downto 0)&Flags(4));
nibs_lc <= nibs_l(5);
nibs_h <= ('0'&OP1out(7 downto 4)&'0') - ('0'&OP2out(7 downto 4)&nibs_lc);
nibs_hc <= nibs_h(5);
END PROCESS;
-----------------------------------------------------------------------------
-- Bits
-----------------------------------------------------------------------------
PROCESS (clk, exe_opcode, OP1out, OP2out, one_bit_in, bchg, bset, bit_Number, sndOPC, reg_QB)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
bchg <= '0';
bset <= '0';
CASE opcode(7 downto 6) IS
WHEN "01" => --bchg
bchg <= '1';
WHEN "11" => --bset
bset <= '1';
WHEN OTHERS => NULL;
END CASE;
END IF;
END IF;
IF exe_opcode(8)='0' THEN
IF exe_opcode(5 downto 4)="00" THEN
bit_number <= sndOPC(4 downto 0);
ELSE
bit_number <= "00"&sndOPC(2 downto 0);
END IF;
ELSE
IF exe_opcode(5 downto 4)="00" THEN
bit_number <= reg_QB(4 downto 0);
ELSE
bit_number <= "00"®_QB(2 downto 0);
END IF;
END IF;
one_bit_in <= OP1out(to_integer(unsigned(bit_Number)));
bits_out <= OP1out;
bits_out(to_integer(unsigned(bit_Number))) <= (bchg AND NOT one_bit_in) OR bset ;
END PROCESS;
-----------------------------------------------------------------------------
-- Bit Field
-----------------------------------------------------------------------------
PROCESS (clk, mux, mask, bitnr, bf_ins, bf_bchg, bf_bset, bf_exts, bf_shift, inmux0, inmux1, inmux2, inmux3, bf_set2, OP1out, OP2out, result_tmp, bf_ext_in,
shift, datareg, bf_NFlag, result, reg_QB, sign, bf_d32, bf_s32, copy, bf_loffset, copymux0, copymux1, copymux2, copymux3, bf_width)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
bf_bset <= '0';
bf_bchg <= '0';
bf_ins <= '0';
bf_exts <= '0';
bf_fffo <= '0';
bf_d32 <= '0';
bf_s32 <= '0';
CASE opcode(10 downto 8) IS
WHEN "010" => bf_bchg <= '1'; --BFCHG
WHEN "011" => bf_exts <= '1'; --BFEXTS
-- WHEN "100" => insert <= (OTHERS =>'0'); --BFCLR
WHEN "101" => bf_fffo <= '1'; --BFFFO
WHEN "110" => bf_bset <= '1'; --BFSET
WHEN "111" => bf_ins <= '1'; --BFINS
bf_s32 <= '1';
WHEN OTHERS => NULL;
END CASE;
IF opcode(4 downto 3)="00" THEN
bf_d32 <= '1';
END IF;
bf_ext_out <= result(39 downto 32);
END IF;
END IF;
shift <= bf_ext_in&OP2out;
IF bf_s32='1' THEN
shift(39 downto 32) <= OP2out(7 downto 0);
END IF;
IF bf_shift(0)='1' THEN
inmux0 <= shift(0)&shift(39 downto 1);
ELSE
inmux0 <= shift;
END IF;
IF bf_shift(1)='1' THEN
inmux1 <= inmux0(1 downto 0)&inmux0(39 downto 2);
ELSE
inmux1 <= inmux0;
END IF;
IF bf_shift(2)='1' THEN
inmux2 <= inmux1(3 downto 0)&inmux1(39 downto 4);
ELSE
inmux2 <= inmux1;
END IF;
IF bf_shift(3)='1' THEN
inmux3 <= inmux2(7 downto 0)&inmux2(31 downto 8);
ELSE
inmux3 <= inmux2(31 downto 0);
END IF;
IF bf_shift(4)='1' THEN
bf_set2(31 downto 0) <= inmux3(15 downto 0)&inmux3(31 downto 16);
ELSE
bf_set2(31 downto 0) <= inmux3;
END IF;
IF bf_loffset(4)='1' THEN
copymux3 <= sign(15 downto 0)&sign(31 downto 16);
ELSE
copymux3 <= sign;
END IF;
IF bf_loffset(3)='1' THEN
copymux2(31 downto 0) <= copymux3(23 downto 0)©mux3(31 downto 24);
ELSE
copymux2(31 downto 0) <= copymux3;
END IF;
IF bf_d32='1' THEN
copymux2(39 downto 32) <= copymux3(7 downto 0);
ELSE
copymux2(39 downto 32) <= "11111111";
END IF;
IF bf_loffset(2)='1' THEN
copymux1 <= copymux2(35 downto 0)©mux2(39 downto 36);
ELSE
copymux1 <= copymux2;
END IF;
IF bf_loffset(1)='1' THEN
copymux0 <= copymux1(37 downto 0)©mux1(39 downto 38);
ELSE
copymux0 <= copymux1;
END IF;
IF bf_loffset(0)='1' THEN
copy <= copymux0(38 downto 0)©mux0(39);
ELSE
copy <= copymux0;
END IF;
result_tmp <= bf_ext_in&OP1out;
IF bf_ins='1' THEN
datareg <= reg_QB;
ELSE
datareg <= bf_set2;
END IF;
IF bf_ins='1' THEN
result(31 downto 0) <= bf_set2;
result(39 downto 32) <= bf_set2(7 downto 0);
ELSIF bf_bchg='1' THEN
result(31 downto 0) <= NOT OP1out;
result(39 downto 32) <= NOT bf_ext_in;
ELSE
result <= (OTHERS => '0');
END IF;
IF bf_bset='1' THEN
result <= (OTHERS => '1');
END IF;
sign <= (OTHERS => '0');
bf_NFlag <= datareg(to_integer(unsigned(bf_width)));
FOR i in 0 to 31 LOOP
IF i>bf_width(4 downto 0) THEN
datareg(i) <= '0';
sign(i) <= '1';
END IF;
END LOOP;
FOR i in 0 to 39 LOOP
IF copy(i)='1' THEN
result(i) <= result_tmp(i);
END IF;
END LOOP;
IF bf_exts='1' AND bf_NFlag='1' THEN
bf_datareg <= datareg OR sign;
ELSE
bf_datareg <= datareg;
END IF;
-- bf_datareg <= copy(31 downto 0);
-- result(31 downto 0)<=datareg;
--BFFFO
mask <= datareg;
bf_firstbit <= '0'&bitnr;
bitnr <= "11111";
IF mask(31 downto 28)="0000" THEN
IF mask(27 downto 24)="0000" THEN
IF mask(23 downto 20)="0000" THEN
IF mask(19 downto 16)="0000" THEN
bitnr(4) <= '0';
IF mask(15 downto 12)="0000" THEN
IF mask(11 downto 8)="0000" THEN
bitnr(3) <= '0';
IF mask(7 downto 4)="0000" THEN
bitnr(2) <= '0';
mux <= mask(3 downto 0);
ELSE
mux <= mask(7 downto 4);
END IF;
ELSE
mux <= mask(11 downto 8);
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(15 downto 12);
END IF;
ELSE
mux <= mask(19 downto 16);
bitnr(3) <= '0';
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(23 downto 20);
bitnr(3) <= '0';
END IF;
ELSE
mux <= mask(27 downto 24);
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(31 downto 28);
END IF;
IF mux(3 downto 2)="00" THEN
bitnr(1) <= '0';
IF mux(1)='0' THEN
bitnr(0) <= '0';
END IF;
ELSE
IF mux(3)='0' THEN
bitnr(0) <= '0';
END IF;
END IF;
END PROCESS;
-----------------------------------------------------------------------------
-- Rotation
-----------------------------------------------------------------------------
PROCESS (exe_opcode, OP1out, Flags, rot_bits, rot_msb, rot_lsb, rot_rot, exec)
BEGIN
CASE exe_opcode(7 downto 6) IS
WHEN "00" => --Byte
rot_rot <= OP1out(7);
WHEN "01"|"11" => --Word
rot_rot <= OP1out(15);
WHEN "10" => --Long
rot_rot <= OP1out(31);
WHEN OTHERS => NULL;
END CASE;
CASE rot_bits IS
WHEN "00" => --ASL, ASR
rot_lsb <= '0';
rot_msb <= rot_rot;
WHEN "01" => --LSL, LSR
rot_lsb <= '0';
rot_msb <= '0';
WHEN "10" => --ROXL, ROXR
rot_lsb <= Flags(4);
rot_msb <= Flags(4);
WHEN "11" => --ROL, ROR
rot_lsb <= rot_rot;
rot_msb <= OP1out(0);
WHEN OTHERS => NULL;
END CASE;
IF exec(rot_nop)='1' THEN
rot_out <= OP1out;
rot_X <= Flags(4);
IF rot_bits="10" THEN --ROXL, ROXR
rot_C <= Flags(4);
ELSE
rot_C <= '0';
END IF;
ELSE
IF exe_opcode(8)='1' THEN --left
rot_out <= OP1out(30 downto 0)&rot_lsb;
rot_X <= rot_rot;
rot_C <= rot_rot;
ELSE --right
rot_X <= OP1out(0);
rot_C <= OP1out(0);
rot_out <= rot_msb&OP1out(31 downto 1);
CASE exe_opcode(7 downto 6) IS
WHEN "00" => --Byte
rot_out(7) <= rot_msb;
WHEN "01"|"11" => --Word
rot_out(15) <= rot_msb;
WHEN OTHERS => NULL;
END CASE;
END IF;
END IF;
END PROCESS;
------------------------------------------------------------------------------
--CCR op
------------------------------------------------------------------------------
PROCESS (clk, Reset, exe_opcode, exe_datatype, Flags, last_data_read, OP2out, flag_z, OP1IN, c_out, addsub_ofl,
bcd_s, bcd_a, exec)
BEGIN
IF exec(andiSR)='1' THEN
CCRin <= Flags AND last_data_read(7 downto 0);
ELSIF exec(eoriSR)='1' THEN
CCRin <= Flags XOR last_data_read(7 downto 0);
ELSIF exec(oriSR)='1' THEN
CCRin <= Flags OR last_data_read(7 downto 0);
ELSE
CCRin <= OP2out(7 downto 0);
END IF;
------------------------------------------------------------------------------
--Flags
------------------------------------------------------------------------------
flag_z <= "000";
IF exec(use_XZFlag)='1' AND flags(2)='0' THEN
flag_z <= "000";
ELSIF OP1in(7 downto 0)="00000000" THEN
flag_z(0) <= '1';
IF OP1in(15 downto 8)="00000000" THEN
flag_z(1) <= '1';
IF OP1in(31 downto 16)="0000000000000000" THEN
flag_z(2) <= '1';
END IF;
END IF;
END IF;
-- --Flags NZVC
IF exe_datatype="00" THEN --Byte
set_flags <= OP1IN(7)&flag_z(0)&addsub_ofl(0)&c_out(0);
IF exec(opcABCD)='1' THEN
set_flags(0) <= bcd_a(8);
ELSIF exec(opcSBCD)='1' THEN
set_flags(0) <= bcd_s(8);
END IF;
ELSIF exe_datatype="10" OR exec(opcCPMAW)='1' THEN --Long
set_flags <= OP1IN(31)&flag_z(2)&addsub_ofl(2)&c_out(2);
ELSE --Word
set_flags <= OP1IN(15)&flag_z(1)&addsub_ofl(1)&c_out(1);
END IF;
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
IF exec(directSR)='1' OR set_stop='1' THEN
Flags(7 downto 0) <= data_read(7 downto 0);
END IF;
IF exec(directCCR)='1' THEN
Flags(7 downto 0) <= data_read(7 downto 0);
END IF;
IF exec(opcROT)='1' THEN
asl_VFlag <= ((set_flags(3) XOR rot_rot) OR asl_VFlag);
ELSE
asl_VFlag <= '0';
END IF;
IF exec(to_CCR)='1' THEN
Flags(7 downto 0) <= CCRin(7 downto 0); --CCR
ELSIF Z_error='1' THEN
IF exe_opcode(8)='0' THEN
Flags(3 downto 0) <= reg_QA(31)&"000";
ELSE
Flags(3 downto 0) <= "0100";
END IF;
ELSIF exec(no_Flags)='0' THEN
IF exec(opcADD)='1' THEN
Flags(4) <= set_flags(0);
ELSIF exec(opcROT)='1' AND rot_bits/="11" AND exec(rot_nop)='0' THEN
Flags(4) <= rot_X;
END IF;
IF (exec(opcADD) OR exec(opcCMP))='1' THEN
Flags(3 downto 0) <= set_flags;
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
IF V_Flag='1' THEN
Flags(3 downto 0) <= "1010";
ELSE
Flags(3 downto 0) <= OP1IN(15)&flag_z(1)&"00";
END IF;
ELSIF exec(write_reminder)='1' AND MUL_Mode/=3 THEN -- z-flag MULU.l
Flags(3) <= set_flags(3);
Flags(2) <= set_flags(2) AND Flags(2);
Flags(1) <= '0';
Flags(0) <= '0';
ELSIF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN -- flag MULU.l
Flags(3) <= set_flags(3);
Flags(2) <= set_flags(2);
Flags(1) <= set_mV_Flag; --V
Flags(0) <= '0';
ELSIF exec(opcOR)='1' OR exec(opcAND)='1' OR exec(opcEOR)='1' OR exec(opcMOVE)='1' OR exec(opcMOVEQ)='1' OR exec(opcSWAP)='1' OR exec(opcBF)='1' OR (exec(opcMULU)='1' AND MUL_Mode/=3) THEN
Flags(1 downto 0) <= "00";
Flags(3 downto 2) <= set_flags(3 downto 2);
IF exec(opcBF)='1' THEN
Flags(3) <= bf_NFlag;
END IF;
ELSIF exec(opcROT)='1' THEN
Flags(3 downto 2) <= set_flags(3 downto 2);
Flags(0) <= rot_C;
IF rot_bits="00" AND ((set_flags(3) XOR rot_rot) OR asl_VFlag)='1' THEN --ASL/ASR
Flags(1) <= '1';
ELSE
Flags(1) <= '0';
END IF;
ELSIF exec(opcBITS)='1' THEN
Flags(2) <= NOT one_bit_in;
ELSIF exec(opcCHK)='1' THEN
IF exe_datatype="01" THEN --Word
Flags(3) <= OP1out(15);
ELSE
Flags(3) <= OP1out(31);
END IF;
IF OP1out(15 downto 0)=X"0000" AND (exe_datatype="01" OR OP1out(31 downto 16)=X"0000") THEN
Flags(2) <='1';
ELSE
Flags(2) <='0';
END IF;
Flags(1 downto 0) <= "00";
END IF;
END IF;
END IF;
Flags(7 downto 5) <= "000";
END IF;
END PROCESS;
-------------------------------------------------------------------------------
---- MULU/MULS
-------------------------------------------------------------------------------
PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorB, result_mulu, signedOP)
BEGIN
IF (signedOP='1' AND faktorB(31)='1') OR FAsign='1' THEN
muls_msb <= mulu_reg(63);
ELSE
muls_msb <= '0';
END IF;
IF signedOP='1' AND faktorB(31)='1' THEN
mulu_sign <= '1';
ELSE
mulu_sign <= '0';
END IF;
IF MUL_Mode=0 THEN -- 16 Bit
result_mulu(63 downto 32) <= muls_msb&mulu_reg(63 downto 33);
result_mulu(15 downto 0) <= 'X'&mulu_reg(15 downto 1);
IF mulu_reg(0)='1' THEN
IF FAsign='1' THEN
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)-(mulu_sign&faktorB(31 downto 16)));
ELSE
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)+(mulu_sign&faktorB(31 downto 16)));
END IF;
END IF;
ELSE -- 32 Bit
result_mulu <= muls_msb&mulu_reg(63 downto 1);
IF mulu_reg(0)='1' THEN
IF FAsign='1' THEN
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)-(mulu_sign&faktorB));
ELSE
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)+(mulu_sign&faktorB));
END IF;
END IF;
END IF;
IF exe_opcode(15)='1' OR MUL_Mode=0 THEN
faktorB(31 downto 16) <= OP2out(15 downto 0);
faktorB(15 downto 0) <= (OTHERS=>'0');
ELSE
faktorB <= OP2out;
END IF;
IF (result_mulu(63 downto 32)=X"00000000" AND (signedOP='0' OR result_mulu(31)='0')) OR
(result_mulu(63 downto 32)=X"FFFFFFFF" AND signedOP='1' AND result_mulu(31)='1') THEN
set_mV_Flag <= '0';
ELSE
set_mV_Flag <= '1';
END IF;
END PROCESS;
PROCESS (clk)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw='1' THEN
IF micro_state=mul1 THEN
mulu_reg(63 downto 32) <= (OTHERS=>'0');
IF divs='1' AND ((exe_opcode(15)='1' AND reg_QA(15)='1') OR (exe_opcode(15)='0' AND reg_QA(31)='1')) THEN --MULS Neg faktor
FAsign <= '1';
mulu_reg(31 downto 0) <= 0-reg_QA;
ELSE
FAsign <= '0';
mulu_reg(31 downto 0) <= reg_QA;
END IF;
ELSIF exec(opcMULU)='0' THEN
mulu_reg <= result_mulu;
END IF;
END IF;
END IF;
END PROCESS;
-------------------------------------------------------------------------------
---- DIVU/DIVS
-------------------------------------------------------------------------------
PROCESS (execOPC, OP1out, OP2out, div_reg, div_neg, div_bit, div_sub, div_quot, OP1_sign, div_over, result_div, reg_QA, opcode, sndOPC, divs, exe_opcode, reg_QB,
signedOP, nozero, div_qsign, OP2outext)
BEGIN
divs <= (opcode(15) AND opcode(8)) OR (NOT opcode(15) AND sndOPC(11));
divisor(15 downto 0) <= (OTHERS=> '0');
divisor(63 downto 32) <= (OTHERS=> divs AND reg_QA(31));
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
divisor(47 downto 16) <= reg_QA;
ELSE
divisor(31 downto 0) <= reg_QA;
IF exe_opcode(14)='1' AND sndOPC(10)='1' THEN
divisor(63 downto 32) <= reg_QB;
END IF;
END IF;
IF signedOP='1' OR opcode(15)='0' THEN
OP2outext <= OP2out(31 downto 16);
ELSE
OP2outext <= (OTHERS=> '0');
END IF;
IF signedOP='1' AND OP2out(31) ='1' THEN
div_sub <= (div_reg(63 downto 31))+('1'&OP2out(31 downto 0));
ELSE
div_sub <= (div_reg(63 downto 31))-('0'&OP2outext(15 downto 0)&OP2out(15 downto 0));
END IF;
IF DIV_Mode=0 THEN
div_bit <= div_sub(16);
ELSE
div_bit <= div_sub(32);
END IF;
IF div_bit='1' THEN
div_quot(63 downto 32) <= div_reg(62 downto 31);
ELSE
div_quot(63 downto 32) <= div_sub(31 downto 0);
END IF;
div_quot(31 downto 0) <= div_reg(30 downto 0)&NOT div_bit;
IF ((nozero='1' AND signedOP='1' AND (OP2out(31) XOR OP1_sign XOR div_neg XOR div_qsign)='1' ) --Overflow DIVS
OR (signedOP='0' AND div_over(32)='0')) AND DIV_Mode/=3 THEN --Overflow DIVU
set_V_Flag <= '1';
ELSE
set_V_Flag <= '0';
END IF;
END PROCESS;
PROCESS (clk)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw='1' THEN
V_Flag <= set_V_Flag;
signedOP <= divs;
IF micro_state=div1 THEN
nozero <= '0';
IF divs='1' AND divisor(63)='1' THEN -- Neg divisor
OP1_sign <= '1';
div_reg <= 0-divisor;
ELSE
OP1_sign <= '0';
div_reg <= divisor;
END IF;
ELSE
div_reg <= div_quot;
nozero <= NOT div_bit OR nozero;
END IF;
IF micro_state=div2 THEN
div_qsign <= NOT div_bit;
div_neg <= signedOP AND (OP2out(31) XOR OP1_sign);
IF DIV_Mode=0 THEN
div_over(32 downto 16) <= ('0'&div_reg(47 downto 32))-('0'&OP2out(15 downto 0));
ELSE
div_over <= ('0'&div_reg(63 downto 32))-('0'&OP2out);
END IF;
END IF;
IF exec(write_reminder)='0' THEN
-- IF exec_DIVU='0' THEN
IF div_neg='1' THEN
result_div(31 downto 0) <= 0-div_quot(31 downto 0);
ELSE
result_div(31 downto 0) <= div_quot(31 downto 0);
END IF;
IF OP1_sign='1' THEN
result_div(63 downto 32) <= 0-div_quot(63 downto 32);
ELSE
result_div(63 downto 32) <= div_quot(63 downto 32);
END IF;
END IF;
END IF;
END IF;
END PROCESS;
END;
|
------------------------------------------------------------------------------
------------------------------------------------------------------------------
-- --
-- Copyright (c) 2009-2011 Tobias Gubener --
-- Subdesign fAMpIGA by TobiFlex --
-- --
-- This source file is free software: you can redistribute it and/or modify --
-- it under the terms of the GNU General Public License as published --
-- by the Free Software Foundation, either version 3 of the License, or --
-- (at your option) any later version. --
-- --
-- This source file is distributed in the hope that it will be useful, --
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
-- GNU General Public License for more details. --
-- --
-- You should have received a copy of the GNU General Public License --
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
-- --
------------------------------------------------------------------------------
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use IEEE.numeric_std.all;
use work.TG68K_Pack.all;
entity TG68K_ALU is
generic(
MUL_Mode : integer := 0; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
DIV_Mode : integer := 0 --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
);
port(clk : in std_logic;
Reset : in std_logic;
clkena_lw : in std_logic:='1';
execOPC : in bit;
exe_condition : in std_logic;
exec_tas : in std_logic;
long_start : in bit;
movem_presub : in bit;
set_stop : in bit;
Z_error : in bit;
rot_bits : in std_logic_vector(1 downto 0);
exec : in bit_vector(lastOpcBit downto 0);
OP1out : in std_logic_vector(31 downto 0);
OP2out : in std_logic_vector(31 downto 0);
reg_QA : in std_logic_vector(31 downto 0);
reg_QB : in std_logic_vector(31 downto 0);
opcode : in std_logic_vector(15 downto 0);
datatype : in std_logic_vector(1 downto 0);
exe_opcode : in std_logic_vector(15 downto 0);
exe_datatype : in std_logic_vector(1 downto 0);
sndOPC : in std_logic_vector(15 downto 0);
last_data_read : in std_logic_vector(15 downto 0);
data_read : in std_logic_vector(15 downto 0);
FlagsSR : in std_logic_vector(7 downto 0);
micro_state : in micro_states;
bf_ext_in : in std_logic_vector(7 downto 0);
bf_ext_out : out std_logic_vector(7 downto 0);
bf_shift : in std_logic_vector(5 downto 0);
bf_width : in std_logic_vector(5 downto 0);
bf_loffset : in std_logic_vector(4 downto 0);
set_V_Flag : buffer bit;
Flags : buffer std_logic_vector(7 downto 0);
c_out : buffer std_logic_vector(2 downto 0);
addsub_q : buffer std_logic_vector(31 downto 0);
ALUout : out std_logic_vector(31 downto 0)
);
end TG68K_ALU;
architecture logic of TG68K_ALU is
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
-- ALU and more
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
signal OP1in : std_logic_vector(31 downto 0);
signal addsub_a : std_logic_vector(31 downto 0);
signal addsub_b : std_logic_vector(31 downto 0);
signal notaddsub_b : std_logic_vector(33 downto 0);
signal add_result : std_logic_vector(33 downto 0);
signal addsub_ofl : std_logic_vector(2 downto 0);
signal opaddsub : bit;
signal c_in : std_logic_vector(3 downto 0);
signal flag_z : std_logic_vector(2 downto 0);
signal set_Flags : std_logic_vector(3 downto 0); --NZVC
signal CCRin : std_logic_vector(7 downto 0);
signal niba_l : std_logic_vector(5 downto 0);
signal niba_h : std_logic_vector(5 downto 0);
signal niba_lc : std_logic;
signal niba_hc : std_logic;
signal bcda_lc : std_logic;
signal bcda_hc : std_logic;
signal nibs_l : std_logic_vector(5 downto 0);
signal nibs_h : std_logic_vector(5 downto 0);
signal nibs_lc : std_logic;
signal nibs_hc : std_logic;
signal bcd_a : std_logic_vector(8 downto 0);
signal bcd_s : std_logic_vector(8 downto 0);
signal result_mulu : std_logic_vector(63 downto 0);
signal result_div : std_logic_vector(63 downto 0);
signal set_mV_Flag : std_logic;
signal V_Flag : bit;
signal rot_rot : std_logic;
signal rot_lsb : std_logic;
signal rot_msb : std_logic;
signal rot_X : std_logic;
signal rot_C : std_logic;
signal rot_out : std_logic_vector(31 downto 0);
signal asl_VFlag : std_logic;
signal bit_bits : std_logic_vector(1 downto 0);
signal bit_number : std_logic_vector(4 downto 0);
signal bits_out : std_logic_vector(31 downto 0);
signal one_bit_in : std_logic;
signal bchg : std_logic;
signal bset : std_logic;
signal mulu_sign : std_logic;
signal mulu_signext : std_logic_vector(16 downto 0);
signal muls_msb : std_logic;
signal mulu_reg : std_logic_vector(63 downto 0);
signal FAsign : std_logic;
signal faktorA : std_logic_vector(31 downto 0);
signal faktorB : std_logic_vector(31 downto 0);
signal div_reg : std_logic_vector(63 downto 0);
signal div_quot : std_logic_vector(63 downto 0);
signal div_ovl : std_logic;
signal div_neg : std_logic;
signal div_bit : std_logic;
signal div_sub : std_logic_vector(32 downto 0);
signal div_over : std_logic_vector(32 downto 0);
signal nozero : std_logic;
signal div_qsign : std_logic;
signal divisor : std_logic_vector(63 downto 0);
signal divs : std_logic;
signal signedOP : std_logic;
signal OP1_sign : std_logic;
signal OP2_sign : std_logic;
signal OP2outext : std_logic_vector(15 downto 0);
signal in_offset : std_logic_vector(5 downto 0);
-- signal in_width : std_logic_vector(5 downto 0);
signal datareg : std_logic_vector(31 downto 0);
signal insert : std_logic_vector(31 downto 0);
-- signal bf_result : std_logic_vector(31 downto 0);
-- signal bf_offset : std_logic_vector(5 downto 0);
-- signal bf_width : std_logic_vector(5 downto 0);
-- signal bf_firstbit : std_logic_vector(5 downto 0);
signal bf_datareg : std_logic_vector(31 downto 0);
-- signal bf_out : std_logic_vector(31 downto 0);
signal result : std_logic_vector(39 downto 0);
signal result_tmp : std_logic_vector(39 downto 0);
signal sign : std_logic_vector(31 downto 0);
signal bf_set1 : std_logic_vector(39 downto 0);
signal inmux0 : std_logic_vector(39 downto 0);
signal inmux1 : std_logic_vector(39 downto 0);
signal inmux2 : std_logic_vector(39 downto 0);
signal inmux3 : std_logic_vector(31 downto 0);
signal copymux0 : std_logic_vector(39 downto 0);
signal copymux1 : std_logic_vector(39 downto 0);
signal copymux2 : std_logic_vector(39 downto 0);
signal copymux3 : std_logic_vector(31 downto 0);
signal bf_set2 : std_logic_vector(31 downto 0);
-- signal bf_set3 : std_logic_vector(31 downto 0);
signal shift : std_logic_vector(39 downto 0);
signal copy : std_logic_vector(39 downto 0);
-- signal offset : std_logic_vector(5 downto 0);
-- signal width : std_logic_vector(5 downto 0);
signal bf_firstbit : std_logic_vector(5 downto 0);
signal mux : std_logic_vector(3 downto 0);
signal bitnr : std_logic_vector(4 downto 0);
signal mask : std_logic_vector(31 downto 0);
signal bf_bset : std_logic;
signal bf_NFlag : std_logic;
signal bf_bchg : std_logic;
signal bf_ins : std_logic;
signal bf_exts : std_logic;
signal bf_fffo : std_logic;
signal bf_d32 : std_logic;
signal bf_s32 : std_logic;
signal index : std_logic_vector(4 downto 0);
-- signal i : integer range 0 to 31;
-- signal i : integer range 0 to 31;
-- signal i : std_logic_vector(5 downto 0);
BEGIN
-----------------------------------------------------------------------------
-- set OP1in
-----------------------------------------------------------------------------
PROCESS (OP2out, reg_QB, opcode, OP1out, OP1in, exe_datatype, addsub_q, execOPC, exec,
bcd_a, bcd_s, result_mulu, result_div, exe_condition, bf_shift,
Flags, FlagsSR, bits_out, exec_tas, rot_out, exe_opcode, result, bf_fffo, bf_firstbit, bf_datareg)
BEGIN
ALUout <= OP1in;
ALUout(7) <= OP1in(7) OR exec_tas;
IF exec(opcBFwb)='1' THEN
ALUout <= result(31 downto 0);
IF bf_fffo='1' THEN
ALUout <= (OTHERS =>'0');
ALUout(5 downto 0) <= bf_firstbit + bf_shift;
END IF;
END IF;
OP1in <= addsub_q;
IF exec(opcABCD)='1' THEN
OP1in(7 downto 0) <= bcd_a(7 downto 0);
ELSIF exec(opcSBCD)='1' THEN
OP1in(7 downto 0) <= bcd_s(7 downto 0);
ELSIF exec(opcMULU)='1' AND MUL_Mode/=3 THEN
IF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN
OP1in <= result_mulu(31 downto 0);
ELSE
OP1in <= result_mulu(63 downto 32);
END IF;
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
-- IF exe_opcode(15)='1' THEN
OP1in <= result_div(47 downto 32)&result_div(15 downto 0);
ELSE --64bit
IF exec(write_reminder)='1' THEN
OP1in <= result_div(63 downto 32);
ELSE
OP1in <= result_div(31 downto 0);
END IF;
END IF;
ELSIF exec(opcOR)='1' THEN
OP1in <= OP2out OR OP1out;
ELSIF exec(opcAND)='1' THEN
OP1in <= OP2out AND OP1out;
ELSIF exec(opcScc)='1' THEN
OP1in(7 downto 0) <= (others=>exe_condition);
ELSIF exec(opcEOR)='1' THEN
OP1in <= OP2out XOR OP1out;
ELSIF exec(opcMOVE)='1' OR exec(exg)='1' THEN
-- OP1in <= OP2out(31 downto 8)&(OP2out(7)OR exec_tas)&OP2out(6 downto 0);
OP1in <= OP2out;
ELSIF exec(opcROT)='1' THEN
OP1in <= rot_out;
ELSIF exec(opcSWAP)='1' THEN
OP1in <= OP1out(15 downto 0)& OP1out(31 downto 16);
ELSIF exec(opcBITS)='1' THEN
OP1in <= bits_out;
ELSIF exec(opcBF)='1' THEN
OP1in <= bf_datareg;
ELSIF exec(opcMOVESR)='1' THEN
OP1in(7 downto 0) <= Flags;
IF exe_datatype="00" THEN
OP1in(15 downto 8) <= "00000000";
ELSE
OP1in(15 downto 8) <= FlagsSR;
END IF;
END IF;
END PROCESS;
-----------------------------------------------------------------------------
-- addsub
-----------------------------------------------------------------------------
PROCESS (OP1out, OP2out, execOPC, datatype, Flags, long_start, movem_presub, exe_datatype, exec, addsub_a, addsub_b, opaddsub,
notaddsub_b, add_result, c_in, sndOPC)
BEGIN
addsub_a <= OP1out;
IF exec(get_bfoffset)='1' THEN
IF sndOPC(11)='1' THEN
addsub_a <= OP1out(31)&OP1out(31)&OP1out(31)&OP1out(31 downto 3);
ELSE
addsub_a <= "000000000000000000000000000000"&sndOPC(10 downto 9);
END IF;
END IF;
IF exec(subidx)='1' THEN
opaddsub <= '1';
ELSE
opaddsub <= '0';
END IF;
c_in(0) <='0';
addsub_b <= OP2out;
IF execOPC='0' AND exec(OP2out_one)='0' AND exec(get_bfoffset)='0'THEN
IF long_start='0' AND datatype="00" AND exec(use_SP)='0' THEN
addsub_b <= "00000000000000000000000000000001";
ELSIF long_start='0' AND exe_datatype="10" AND (exec(presub) OR exec(postadd) OR movem_presub)='1' THEN
IF exec(movem_action)='1' THEN
addsub_b <= "00000000000000000000000000000110";
ELSE
addsub_b <= "00000000000000000000000000000100";
END IF;
ELSE
addsub_b <= "00000000000000000000000000000010";
END IF;
ELSE
IF (exec(use_XZFlag)='1' AND Flags(4)='1') OR exec(opcCHK)='1' THEN
c_in(0) <= '1';
END IF;
opaddsub <= exec(addsub);
END IF;
IF opaddsub='0' OR long_start='1' THEN --ADD
notaddsub_b <= '0'&addsub_b&c_in(0);
ELSE --SUB
notaddsub_b <= NOT ('0'&addsub_b&c_in(0));
END IF;
add_result <= (('0'&addsub_a¬addsub_b(0))+notaddsub_b);
c_in(1) <= add_result(9) XOR addsub_a(8) XOR addsub_b(8);
c_in(2) <= add_result(17) XOR addsub_a(16) XOR addsub_b(16);
c_in(3) <= add_result(33);
addsub_q <= add_result(32 downto 1);
addsub_ofl(0) <= (c_in(1) XOR add_result(8) XOR addsub_a(7) XOR addsub_b(7)); --V Byte
addsub_ofl(1) <= (c_in(2) XOR add_result(16) XOR addsub_a(15) XOR addsub_b(15)); --V Word
addsub_ofl(2) <= (c_in(3) XOR add_result(32) XOR addsub_a(31) XOR addsub_b(31)); --V Long
c_out <= c_in(3 downto 1);
END PROCESS;
------------------------------------------------------------------------------
--ALU
------------------------------------------------------------------------------
PROCESS (OP1out, OP2out, niba_hc, niba_h, niba_l, niba_lc, nibs_hc, nibs_h, nibs_l, nibs_lc, Flags)
BEGIN
--BCD_ARITH-------------------------------------------------------------------
--ADC
bcd_a <= niba_hc&(niba_h(4 downto 1)+('0',niba_hc,niba_hc,'0'))&(niba_l(4 downto 1)+('0',niba_lc,niba_lc,'0'));
niba_l <= ('0'&OP1out(3 downto 0)&'1') + ('0'&OP2out(3 downto 0)&Flags(4));
niba_lc <= niba_l(5) OR (niba_l(4) AND niba_l(3)) OR (niba_l(4) AND niba_l(2));
niba_h <= ('0'&OP1out(7 downto 4)&'1') + ('0'&OP2out(7 downto 4)&niba_lc);
niba_hc <= niba_h(5) OR (niba_h(4) AND niba_h(3)) OR (niba_h(4) AND niba_h(2));
--SBC
bcd_s <= nibs_hc&(nibs_h(4 downto 1)-('0',nibs_hc,nibs_hc,'0'))&(nibs_l(4 downto 1)-('0',nibs_lc,nibs_lc,'0'));
nibs_l <= ('0'&OP1out(3 downto 0)&'0') - ('0'&OP2out(3 downto 0)&Flags(4));
nibs_lc <= nibs_l(5);
nibs_h <= ('0'&OP1out(7 downto 4)&'0') - ('0'&OP2out(7 downto 4)&nibs_lc);
nibs_hc <= nibs_h(5);
END PROCESS;
-----------------------------------------------------------------------------
-- Bits
-----------------------------------------------------------------------------
PROCESS (clk, exe_opcode, OP1out, OP2out, one_bit_in, bchg, bset, bit_Number, sndOPC, reg_QB)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
bchg <= '0';
bset <= '0';
CASE opcode(7 downto 6) IS
WHEN "01" => --bchg
bchg <= '1';
WHEN "11" => --bset
bset <= '1';
WHEN OTHERS => NULL;
END CASE;
END IF;
END IF;
IF exe_opcode(8)='0' THEN
IF exe_opcode(5 downto 4)="00" THEN
bit_number <= sndOPC(4 downto 0);
ELSE
bit_number <= "00"&sndOPC(2 downto 0);
END IF;
ELSE
IF exe_opcode(5 downto 4)="00" THEN
bit_number <= reg_QB(4 downto 0);
ELSE
bit_number <= "00"®_QB(2 downto 0);
END IF;
END IF;
one_bit_in <= OP1out(to_integer(unsigned(bit_Number)));
bits_out <= OP1out;
bits_out(to_integer(unsigned(bit_Number))) <= (bchg AND NOT one_bit_in) OR bset ;
END PROCESS;
-----------------------------------------------------------------------------
-- Bit Field
-----------------------------------------------------------------------------
PROCESS (clk, mux, mask, bitnr, bf_ins, bf_bchg, bf_bset, bf_exts, bf_shift, inmux0, inmux1, inmux2, inmux3, bf_set2, OP1out, OP2out, result_tmp, bf_ext_in,
shift, datareg, bf_NFlag, result, reg_QB, sign, bf_d32, bf_s32, copy, bf_loffset, copymux0, copymux1, copymux2, copymux3, bf_width)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
bf_bset <= '0';
bf_bchg <= '0';
bf_ins <= '0';
bf_exts <= '0';
bf_fffo <= '0';
bf_d32 <= '0';
bf_s32 <= '0';
CASE opcode(10 downto 8) IS
WHEN "010" => bf_bchg <= '1'; --BFCHG
WHEN "011" => bf_exts <= '1'; --BFEXTS
-- WHEN "100" => insert <= (OTHERS =>'0'); --BFCLR
WHEN "101" => bf_fffo <= '1'; --BFFFO
WHEN "110" => bf_bset <= '1'; --BFSET
WHEN "111" => bf_ins <= '1'; --BFINS
bf_s32 <= '1';
WHEN OTHERS => NULL;
END CASE;
IF opcode(4 downto 3)="00" THEN
bf_d32 <= '1';
END IF;
bf_ext_out <= result(39 downto 32);
END IF;
END IF;
shift <= bf_ext_in&OP2out;
IF bf_s32='1' THEN
shift(39 downto 32) <= OP2out(7 downto 0);
END IF;
IF bf_shift(0)='1' THEN
inmux0 <= shift(0)&shift(39 downto 1);
ELSE
inmux0 <= shift;
END IF;
IF bf_shift(1)='1' THEN
inmux1 <= inmux0(1 downto 0)&inmux0(39 downto 2);
ELSE
inmux1 <= inmux0;
END IF;
IF bf_shift(2)='1' THEN
inmux2 <= inmux1(3 downto 0)&inmux1(39 downto 4);
ELSE
inmux2 <= inmux1;
END IF;
IF bf_shift(3)='1' THEN
inmux3 <= inmux2(7 downto 0)&inmux2(31 downto 8);
ELSE
inmux3 <= inmux2(31 downto 0);
END IF;
IF bf_shift(4)='1' THEN
bf_set2(31 downto 0) <= inmux3(15 downto 0)&inmux3(31 downto 16);
ELSE
bf_set2(31 downto 0) <= inmux3;
END IF;
IF bf_loffset(4)='1' THEN
copymux3 <= sign(15 downto 0)&sign(31 downto 16);
ELSE
copymux3 <= sign;
END IF;
IF bf_loffset(3)='1' THEN
copymux2(31 downto 0) <= copymux3(23 downto 0)©mux3(31 downto 24);
ELSE
copymux2(31 downto 0) <= copymux3;
END IF;
IF bf_d32='1' THEN
copymux2(39 downto 32) <= copymux3(7 downto 0);
ELSE
copymux2(39 downto 32) <= "11111111";
END IF;
IF bf_loffset(2)='1' THEN
copymux1 <= copymux2(35 downto 0)©mux2(39 downto 36);
ELSE
copymux1 <= copymux2;
END IF;
IF bf_loffset(1)='1' THEN
copymux0 <= copymux1(37 downto 0)©mux1(39 downto 38);
ELSE
copymux0 <= copymux1;
END IF;
IF bf_loffset(0)='1' THEN
copy <= copymux0(38 downto 0)©mux0(39);
ELSE
copy <= copymux0;
END IF;
result_tmp <= bf_ext_in&OP1out;
IF bf_ins='1' THEN
datareg <= reg_QB;
ELSE
datareg <= bf_set2;
END IF;
IF bf_ins='1' THEN
result(31 downto 0) <= bf_set2;
result(39 downto 32) <= bf_set2(7 downto 0);
ELSIF bf_bchg='1' THEN
result(31 downto 0) <= NOT OP1out;
result(39 downto 32) <= NOT bf_ext_in;
ELSE
result <= (OTHERS => '0');
END IF;
IF bf_bset='1' THEN
result <= (OTHERS => '1');
END IF;
sign <= (OTHERS => '0');
bf_NFlag <= datareg(to_integer(unsigned(bf_width)));
FOR i in 0 to 31 LOOP
IF i>bf_width(4 downto 0) THEN
datareg(i) <= '0';
sign(i) <= '1';
END IF;
END LOOP;
FOR i in 0 to 39 LOOP
IF copy(i)='1' THEN
result(i) <= result_tmp(i);
END IF;
END LOOP;
IF bf_exts='1' AND bf_NFlag='1' THEN
bf_datareg <= datareg OR sign;
ELSE
bf_datareg <= datareg;
END IF;
-- bf_datareg <= copy(31 downto 0);
-- result(31 downto 0)<=datareg;
--BFFFO
mask <= datareg;
bf_firstbit <= '0'&bitnr;
bitnr <= "11111";
IF mask(31 downto 28)="0000" THEN
IF mask(27 downto 24)="0000" THEN
IF mask(23 downto 20)="0000" THEN
IF mask(19 downto 16)="0000" THEN
bitnr(4) <= '0';
IF mask(15 downto 12)="0000" THEN
IF mask(11 downto 8)="0000" THEN
bitnr(3) <= '0';
IF mask(7 downto 4)="0000" THEN
bitnr(2) <= '0';
mux <= mask(3 downto 0);
ELSE
mux <= mask(7 downto 4);
END IF;
ELSE
mux <= mask(11 downto 8);
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(15 downto 12);
END IF;
ELSE
mux <= mask(19 downto 16);
bitnr(3) <= '0';
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(23 downto 20);
bitnr(3) <= '0';
END IF;
ELSE
mux <= mask(27 downto 24);
bitnr(2) <= '0';
END IF;
ELSE
mux <= mask(31 downto 28);
END IF;
IF mux(3 downto 2)="00" THEN
bitnr(1) <= '0';
IF mux(1)='0' THEN
bitnr(0) <= '0';
END IF;
ELSE
IF mux(3)='0' THEN
bitnr(0) <= '0';
END IF;
END IF;
END PROCESS;
-----------------------------------------------------------------------------
-- Rotation
-----------------------------------------------------------------------------
PROCESS (exe_opcode, OP1out, Flags, rot_bits, rot_msb, rot_lsb, rot_rot, exec)
BEGIN
CASE exe_opcode(7 downto 6) IS
WHEN "00" => --Byte
rot_rot <= OP1out(7);
WHEN "01"|"11" => --Word
rot_rot <= OP1out(15);
WHEN "10" => --Long
rot_rot <= OP1out(31);
WHEN OTHERS => NULL;
END CASE;
CASE rot_bits IS
WHEN "00" => --ASL, ASR
rot_lsb <= '0';
rot_msb <= rot_rot;
WHEN "01" => --LSL, LSR
rot_lsb <= '0';
rot_msb <= '0';
WHEN "10" => --ROXL, ROXR
rot_lsb <= Flags(4);
rot_msb <= Flags(4);
WHEN "11" => --ROL, ROR
rot_lsb <= rot_rot;
rot_msb <= OP1out(0);
WHEN OTHERS => NULL;
END CASE;
IF exec(rot_nop)='1' THEN
rot_out <= OP1out;
rot_X <= Flags(4);
IF rot_bits="10" THEN --ROXL, ROXR
rot_C <= Flags(4);
ELSE
rot_C <= '0';
END IF;
ELSE
IF exe_opcode(8)='1' THEN --left
rot_out <= OP1out(30 downto 0)&rot_lsb;
rot_X <= rot_rot;
rot_C <= rot_rot;
ELSE --right
rot_X <= OP1out(0);
rot_C <= OP1out(0);
rot_out <= rot_msb&OP1out(31 downto 1);
CASE exe_opcode(7 downto 6) IS
WHEN "00" => --Byte
rot_out(7) <= rot_msb;
WHEN "01"|"11" => --Word
rot_out(15) <= rot_msb;
WHEN OTHERS => NULL;
END CASE;
END IF;
END IF;
END PROCESS;
------------------------------------------------------------------------------
--CCR op
------------------------------------------------------------------------------
PROCESS (clk, Reset, exe_opcode, exe_datatype, Flags, last_data_read, OP2out, flag_z, OP1IN, c_out, addsub_ofl,
bcd_s, bcd_a, exec)
BEGIN
IF exec(andiSR)='1' THEN
CCRin <= Flags AND last_data_read(7 downto 0);
ELSIF exec(eoriSR)='1' THEN
CCRin <= Flags XOR last_data_read(7 downto 0);
ELSIF exec(oriSR)='1' THEN
CCRin <= Flags OR last_data_read(7 downto 0);
ELSE
CCRin <= OP2out(7 downto 0);
END IF;
------------------------------------------------------------------------------
--Flags
------------------------------------------------------------------------------
flag_z <= "000";
IF exec(use_XZFlag)='1' AND flags(2)='0' THEN
flag_z <= "000";
ELSIF OP1in(7 downto 0)="00000000" THEN
flag_z(0) <= '1';
IF OP1in(15 downto 8)="00000000" THEN
flag_z(1) <= '1';
IF OP1in(31 downto 16)="0000000000000000" THEN
flag_z(2) <= '1';
END IF;
END IF;
END IF;
-- --Flags NZVC
IF exe_datatype="00" THEN --Byte
set_flags <= OP1IN(7)&flag_z(0)&addsub_ofl(0)&c_out(0);
IF exec(opcABCD)='1' THEN
set_flags(0) <= bcd_a(8);
ELSIF exec(opcSBCD)='1' THEN
set_flags(0) <= bcd_s(8);
END IF;
ELSIF exe_datatype="10" OR exec(opcCPMAW)='1' THEN --Long
set_flags <= OP1IN(31)&flag_z(2)&addsub_ofl(2)&c_out(2);
ELSE --Word
set_flags <= OP1IN(15)&flag_z(1)&addsub_ofl(1)&c_out(1);
END IF;
IF rising_edge(clk) THEN
IF clkena_lw = '1' THEN
IF exec(directSR)='1' OR set_stop='1' THEN
Flags(7 downto 0) <= data_read(7 downto 0);
END IF;
IF exec(directCCR)='1' THEN
Flags(7 downto 0) <= data_read(7 downto 0);
END IF;
IF exec(opcROT)='1' THEN
asl_VFlag <= ((set_flags(3) XOR rot_rot) OR asl_VFlag);
ELSE
asl_VFlag <= '0';
END IF;
IF exec(to_CCR)='1' THEN
Flags(7 downto 0) <= CCRin(7 downto 0); --CCR
ELSIF Z_error='1' THEN
IF exe_opcode(8)='0' THEN
Flags(3 downto 0) <= reg_QA(31)&"000";
ELSE
Flags(3 downto 0) <= "0100";
END IF;
ELSIF exec(no_Flags)='0' THEN
IF exec(opcADD)='1' THEN
Flags(4) <= set_flags(0);
ELSIF exec(opcROT)='1' AND rot_bits/="11" AND exec(rot_nop)='0' THEN
Flags(4) <= rot_X;
END IF;
IF (exec(opcADD) OR exec(opcCMP))='1' THEN
Flags(3 downto 0) <= set_flags;
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
IF V_Flag='1' THEN
Flags(3 downto 0) <= "1010";
ELSE
Flags(3 downto 0) <= OP1IN(15)&flag_z(1)&"00";
END IF;
ELSIF exec(write_reminder)='1' AND MUL_Mode/=3 THEN -- z-flag MULU.l
Flags(3) <= set_flags(3);
Flags(2) <= set_flags(2) AND Flags(2);
Flags(1) <= '0';
Flags(0) <= '0';
ELSIF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN -- flag MULU.l
Flags(3) <= set_flags(3);
Flags(2) <= set_flags(2);
Flags(1) <= set_mV_Flag; --V
Flags(0) <= '0';
ELSIF exec(opcOR)='1' OR exec(opcAND)='1' OR exec(opcEOR)='1' OR exec(opcMOVE)='1' OR exec(opcMOVEQ)='1' OR exec(opcSWAP)='1' OR exec(opcBF)='1' OR (exec(opcMULU)='1' AND MUL_Mode/=3) THEN
Flags(1 downto 0) <= "00";
Flags(3 downto 2) <= set_flags(3 downto 2);
IF exec(opcBF)='1' THEN
Flags(3) <= bf_NFlag;
END IF;
ELSIF exec(opcROT)='1' THEN
Flags(3 downto 2) <= set_flags(3 downto 2);
Flags(0) <= rot_C;
IF rot_bits="00" AND ((set_flags(3) XOR rot_rot) OR asl_VFlag)='1' THEN --ASL/ASR
Flags(1) <= '1';
ELSE
Flags(1) <= '0';
END IF;
ELSIF exec(opcBITS)='1' THEN
Flags(2) <= NOT one_bit_in;
ELSIF exec(opcCHK)='1' THEN
IF exe_datatype="01" THEN --Word
Flags(3) <= OP1out(15);
ELSE
Flags(3) <= OP1out(31);
END IF;
IF OP1out(15 downto 0)=X"0000" AND (exe_datatype="01" OR OP1out(31 downto 16)=X"0000") THEN
Flags(2) <='1';
ELSE
Flags(2) <='0';
END IF;
Flags(1 downto 0) <= "00";
END IF;
END IF;
END IF;
Flags(7 downto 5) <= "000";
END IF;
END PROCESS;
-------------------------------------------------------------------------------
---- MULU/MULS
-------------------------------------------------------------------------------
PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorB, result_mulu, signedOP)
BEGIN
IF (signedOP='1' AND faktorB(31)='1') OR FAsign='1' THEN
muls_msb <= mulu_reg(63);
ELSE
muls_msb <= '0';
END IF;
IF signedOP='1' AND faktorB(31)='1' THEN
mulu_sign <= '1';
ELSE
mulu_sign <= '0';
END IF;
IF MUL_Mode=0 THEN -- 16 Bit
result_mulu(63 downto 32) <= muls_msb&mulu_reg(63 downto 33);
result_mulu(15 downto 0) <= 'X'&mulu_reg(15 downto 1);
IF mulu_reg(0)='1' THEN
IF FAsign='1' THEN
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)-(mulu_sign&faktorB(31 downto 16)));
ELSE
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)+(mulu_sign&faktorB(31 downto 16)));
END IF;
END IF;
ELSE -- 32 Bit
result_mulu <= muls_msb&mulu_reg(63 downto 1);
IF mulu_reg(0)='1' THEN
IF FAsign='1' THEN
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)-(mulu_sign&faktorB));
ELSE
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)+(mulu_sign&faktorB));
END IF;
END IF;
END IF;
IF exe_opcode(15)='1' OR MUL_Mode=0 THEN
faktorB(31 downto 16) <= OP2out(15 downto 0);
faktorB(15 downto 0) <= (OTHERS=>'0');
ELSE
faktorB <= OP2out;
END IF;
IF (result_mulu(63 downto 32)=X"00000000" AND (signedOP='0' OR result_mulu(31)='0')) OR
(result_mulu(63 downto 32)=X"FFFFFFFF" AND signedOP='1' AND result_mulu(31)='1') THEN
set_mV_Flag <= '0';
ELSE
set_mV_Flag <= '1';
END IF;
END PROCESS;
PROCESS (clk)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw='1' THEN
IF micro_state=mul1 THEN
mulu_reg(63 downto 32) <= (OTHERS=>'0');
IF divs='1' AND ((exe_opcode(15)='1' AND reg_QA(15)='1') OR (exe_opcode(15)='0' AND reg_QA(31)='1')) THEN --MULS Neg faktor
FAsign <= '1';
mulu_reg(31 downto 0) <= 0-reg_QA;
ELSE
FAsign <= '0';
mulu_reg(31 downto 0) <= reg_QA;
END IF;
ELSIF exec(opcMULU)='0' THEN
mulu_reg <= result_mulu;
END IF;
END IF;
END IF;
END PROCESS;
-------------------------------------------------------------------------------
---- DIVU/DIVS
-------------------------------------------------------------------------------
PROCESS (execOPC, OP1out, OP2out, div_reg, div_neg, div_bit, div_sub, div_quot, OP1_sign, div_over, result_div, reg_QA, opcode, sndOPC, divs, exe_opcode, reg_QB,
signedOP, nozero, div_qsign, OP2outext)
BEGIN
divs <= (opcode(15) AND opcode(8)) OR (NOT opcode(15) AND sndOPC(11));
divisor(15 downto 0) <= (OTHERS=> '0');
divisor(63 downto 32) <= (OTHERS=> divs AND reg_QA(31));
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
divisor(47 downto 16) <= reg_QA;
ELSE
divisor(31 downto 0) <= reg_QA;
IF exe_opcode(14)='1' AND sndOPC(10)='1' THEN
divisor(63 downto 32) <= reg_QB;
END IF;
END IF;
IF signedOP='1' OR opcode(15)='0' THEN
OP2outext <= OP2out(31 downto 16);
ELSE
OP2outext <= (OTHERS=> '0');
END IF;
IF signedOP='1' AND OP2out(31) ='1' THEN
div_sub <= (div_reg(63 downto 31))+('1'&OP2out(31 downto 0));
ELSE
div_sub <= (div_reg(63 downto 31))-('0'&OP2outext(15 downto 0)&OP2out(15 downto 0));
END IF;
IF DIV_Mode=0 THEN
div_bit <= div_sub(16);
ELSE
div_bit <= div_sub(32);
END IF;
IF div_bit='1' THEN
div_quot(63 downto 32) <= div_reg(62 downto 31);
ELSE
div_quot(63 downto 32) <= div_sub(31 downto 0);
END IF;
div_quot(31 downto 0) <= div_reg(30 downto 0)&NOT div_bit;
IF ((nozero='1' AND signedOP='1' AND (OP2out(31) XOR OP1_sign XOR div_neg XOR div_qsign)='1' ) --Overflow DIVS
OR (signedOP='0' AND div_over(32)='0')) AND DIV_Mode/=3 THEN --Overflow DIVU
set_V_Flag <= '1';
ELSE
set_V_Flag <= '0';
END IF;
END PROCESS;
PROCESS (clk)
BEGIN
IF rising_edge(clk) THEN
IF clkena_lw='1' THEN
V_Flag <= set_V_Flag;
signedOP <= divs;
IF micro_state=div1 THEN
nozero <= '0';
IF divs='1' AND divisor(63)='1' THEN -- Neg divisor
OP1_sign <= '1';
div_reg <= 0-divisor;
ELSE
OP1_sign <= '0';
div_reg <= divisor;
END IF;
ELSE
div_reg <= div_quot;
nozero <= NOT div_bit OR nozero;
END IF;
IF micro_state=div2 THEN
div_qsign <= NOT div_bit;
div_neg <= signedOP AND (OP2out(31) XOR OP1_sign);
IF DIV_Mode=0 THEN
div_over(32 downto 16) <= ('0'&div_reg(47 downto 32))-('0'&OP2out(15 downto 0));
ELSE
div_over <= ('0'&div_reg(63 downto 32))-('0'&OP2out);
END IF;
END IF;
IF exec(write_reminder)='0' THEN
-- IF exec_DIVU='0' THEN
IF div_neg='1' THEN
result_div(31 downto 0) <= 0-div_quot(31 downto 0);
ELSE
result_div(31 downto 0) <= div_quot(31 downto 0);
END IF;
IF OP1_sign='1' THEN
result_div(63 downto 32) <= 0-div_quot(63 downto 32);
ELSE
result_div(63 downto 32) <= div_quot(63 downto 32);
END IF;
END IF;
END IF;
END IF;
END PROCESS;
END;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 15:42:01 11/19/2013
-- Design Name:
-- Module Name: alu - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
library work;
use work.common.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity alu is
port(
a : in STD_LOGIC_VECTOR(15 downto 0);
b : in STD_LOGIC_VECTOR(15 downto 0);
op : in STD_LOGIC_VECTOR(3 downto 0);
zf : out STD_LOGIC;
sf : out STD_LOGIC;
c : out STD_LOGIC_VECTOR(15 downto 0)
);
end alu;
architecture Behavioral of alu is
begin
process (a, b, op)
variable res : STD_LOGIC_VECTOR(15 downto 0) := ZERO;
begin
case op is
when ALU_ADD =>
res := a + b;
when ALU_SUB =>
res := a - b;
when ALU_AND =>
res := a and b;
when ALU_OR =>
res := a or b;
when ALU_XOR =>
res := a xor b;
when ALU_NOT =>
res := not(a);
when ALU_SLL =>
res := to_stdlogicvector(to_bitvector(a) sll conv_integer(b));
when ALU_SRL =>
res := to_stdlogicvector(to_bitvector(a) srl conv_integer(b));
when ALU_SLA =>
res := to_stdlogicvector(to_bitvector(a) sla conv_integer(b));
when ALU_SRA =>
res := to_stdlogicvector(to_bitvector(a) sra conv_integer(b));
when ALU_ROL =>
res := to_stdlogicvector(to_bitvector(a) rol conv_integer(b));
when ALU_ROR =>
res := to_stdlogicvector(to_bitvector(a) ror conv_integer(b));
when ALU_NEG =>
res := ZERO - a;
when others =>
NULL;
end case;
c <= res;
if (res = ZERO) then
zf <= ZF_TRUE;
sf <= SF_FALSE;
elsif (conv_integer(res) < 0) then
zf <= ZF_FALSE;
sf <= SF_TRUE;
else
zf <= ZF_FALSE;
sf <= SF_FALSE;
end if;
end process;
end Behavioral;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 15:42:01 11/19/2013
-- Design Name:
-- Module Name: alu - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
library work;
use work.common.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity alu is
port(
a : in STD_LOGIC_VECTOR(15 downto 0);
b : in STD_LOGIC_VECTOR(15 downto 0);
op : in STD_LOGIC_VECTOR(3 downto 0);
zf : out STD_LOGIC;
sf : out STD_LOGIC;
c : out STD_LOGIC_VECTOR(15 downto 0)
);
end alu;
architecture Behavioral of alu is
begin
process (a, b, op)
variable res : STD_LOGIC_VECTOR(15 downto 0) := ZERO;
begin
case op is
when ALU_ADD =>
res := a + b;
when ALU_SUB =>
res := a - b;
when ALU_AND =>
res := a and b;
when ALU_OR =>
res := a or b;
when ALU_XOR =>
res := a xor b;
when ALU_NOT =>
res := not(a);
when ALU_SLL =>
res := to_stdlogicvector(to_bitvector(a) sll conv_integer(b));
when ALU_SRL =>
res := to_stdlogicvector(to_bitvector(a) srl conv_integer(b));
when ALU_SLA =>
res := to_stdlogicvector(to_bitvector(a) sla conv_integer(b));
when ALU_SRA =>
res := to_stdlogicvector(to_bitvector(a) sra conv_integer(b));
when ALU_ROL =>
res := to_stdlogicvector(to_bitvector(a) rol conv_integer(b));
when ALU_ROR =>
res := to_stdlogicvector(to_bitvector(a) ror conv_integer(b));
when ALU_NEG =>
res := ZERO - a;
when others =>
NULL;
end case;
c <= res;
if (res = ZERO) then
zf <= ZF_TRUE;
sf <= SF_FALSE;
elsif (conv_integer(res) < 0) then
zf <= ZF_FALSE;
sf <= SF_TRUE;
else
zf <= ZF_FALSE;
sf <= SF_FALSE;
end if;
end process;
end Behavioral;
|
--Copyright (C) 2016 Siavoosh Payandeh Azad
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity router is
generic (
DATA_WIDTH: integer := 32;
current_address : integer := 0;
Rxy_rst : integer := 60;
Cx_rst : integer := 10;
NoC_size: integer := 4
);
port (
reset, clk: in std_logic;
DCTS_N, DCTS_E, DCTS_w, DCTS_S, DCTS_L: in std_logic;
DRTS_N, DRTS_E, DRTS_W, DRTS_S, DRTS_L: in std_logic;
RX_N, RX_E, RX_W, RX_S, RX_L : in std_logic_vector (DATA_WIDTH-1 downto 0);
RTS_N, RTS_E, RTS_W, RTS_S, RTS_L: out std_logic;
CTS_N, CTS_E, CTS_w, CTS_S, CTS_L: out std_logic;
TX_N, TX_E, TX_W, TX_S, TX_L: out std_logic_vector (DATA_WIDTH-1 downto 0)
);
end router;
architecture behavior of router is
COMPONENT FIFO
generic (
DATA_WIDTH: integer := 32
);
port ( reset: in std_logic;
clk: in std_logic;
RX: in std_logic_vector (DATA_WIDTH-1 downto 0);
DRTS: in std_logic;
read_en_N : in std_logic;
read_en_E : in std_logic;
read_en_W : in std_logic;
read_en_S : in std_logic;
read_en_L : in std_logic;
CTS: out std_logic;
empty_out: out std_logic;
Data_out: out std_logic_vector(DATA_WIDTH-1 downto 0)
);
end COMPONENT;
COMPONENT Arbiter
port ( reset: in std_logic;
clk: in std_logic;
Req_N, Req_E, Req_W, Req_S, Req_L:in std_logic;
DCTS: in std_logic;
Grant_N, Grant_E, Grant_W, Grant_S, Grant_L:out std_logic;
Xbar_sel : out std_logic_vector(4 downto 0);
RTS: out std_logic
);
end COMPONENT;
COMPONENT LBDR is
generic (
cur_addr_rst: integer := 0;
Rxy_rst: integer := 60;
Cx_rst: integer := 8;
NoC_size: integer := 4
);
port ( reset: in std_logic;
clk: in std_logic;
empty: in std_logic;
flit_type: in std_logic_vector(2 downto 0);
dst_addr: in std_logic_vector(NoC_size-1 downto 0);
Req_N, Req_E, Req_W, Req_S, Req_L:out std_logic
);
end COMPONENT;
COMPONENT XBAR is
generic (
DATA_WIDTH: integer := 32
);
port (
North_in: in std_logic_vector(DATA_WIDTH-1 downto 0);
East_in: in std_logic_vector(DATA_WIDTH-1 downto 0);
West_in: in std_logic_vector(DATA_WIDTH-1 downto 0);
South_in: in std_logic_vector(DATA_WIDTH-1 downto 0);
Local_in: in std_logic_vector(DATA_WIDTH-1 downto 0);
sel: in std_logic_vector (4 downto 0);
Data_out: out std_logic_vector(DATA_WIDTH-1 downto 0)
);
end COMPONENT;
signal FIFO_D_out_N, FIFO_D_out_E, FIFO_D_out_W, FIFO_D_out_S, FIFO_D_out_L: std_logic_vector(DATA_WIDTH-1 downto 0);
-- Grant_XY : Grant signal generated from Arbiter for output X connected to FIFO of input Y
signal Grant_NN, Grant_NE, Grant_NW, Grant_NS, Grant_NL: std_logic;
signal Grant_EN, Grant_EE, Grant_EW, Grant_ES, Grant_EL: std_logic;
signal Grant_WN, Grant_WE, Grant_WW, Grant_WS, Grant_WL: std_logic;
signal Grant_SN, Grant_SE, Grant_SW, Grant_SS, Grant_SL: std_logic;
signal Grant_LN, Grant_LE, Grant_LW, Grant_LS, Grant_LL: std_logic;
signal Req_NN, Req_EN, Req_WN, Req_SN, Req_LN: std_logic;
signal Req_NE, Req_EE, Req_WE, Req_SE, Req_LE: std_logic;
signal Req_NW, Req_EW, Req_WW, Req_SW, Req_LW: std_logic;
signal Req_NS, Req_ES, Req_WS, Req_SS, Req_LS: std_logic;
signal Req_NL, Req_EL, Req_WL, Req_SL, Req_LL: std_logic;
signal empty_N, empty_E, empty_W, empty_S, empty_L: std_logic;
signal Xbar_sel_N, Xbar_sel_E, Xbar_sel_W, Xbar_sel_S, Xbar_sel_L: std_logic_vector(4 downto 0);
begin
------------------------------------------------------------------------------------------------------------------------------
-- block diagram of one channel
--
-- .____________grant_________
-- | ▲
-- | _______ __|_______
-- | | | | |
-- | | LBDR |---req--->| Arbiter | <--handshake-->
-- | |_______| |__________| signals
-- | ▲ |
-- __▼___ | flit ___▼__
-- RX ----->| | | type | |
-- <-handshake->| FIFO |---o------------->| |-----> TX
-- signals |______| ------>| |
-- ------>| XBAR |
-- ------>| |
-- ------>| |
-- |______|
--
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
-- all the FIFOs
FIFO_N: FIFO generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (reset => reset, clk => clk, RX => RX_N, DRTS => DRTS_N,
read_en_N => '0', read_en_E =>Grant_EN, read_en_W =>Grant_WN, read_en_S =>Grant_SN, read_en_L =>Grant_LN,
CTS => CTS_N, empty_out => empty_N, Data_out => FIFO_D_out_N);
FIFO_E: FIFO generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (reset => reset, clk => clk, RX => RX_E, DRTS => DRTS_E,
read_en_N => Grant_NE, read_en_E =>'0', read_en_W =>Grant_WE, read_en_S =>Grant_SE, read_en_L =>Grant_LE,
CTS => CTS_E, empty_out => empty_E, Data_out => FIFO_D_out_E);
FIFO_W: FIFO generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (reset => reset, clk => clk, RX => RX_W, DRTS => DRTS_W,
read_en_N => Grant_NW, read_en_E =>Grant_EW, read_en_W =>'0', read_en_S =>Grant_SW, read_en_L =>Grant_LW,
CTS => CTS_W, empty_out => empty_W, Data_out => FIFO_D_out_W);
FIFO_S: FIFO generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (reset => reset, clk => clk, RX => RX_S, DRTS => DRTS_S,
read_en_N => Grant_NS, read_en_E =>Grant_ES, read_en_W =>Grant_WS, read_en_S =>'0', read_en_L =>Grant_LS,
CTS => CTS_S, empty_out => empty_S, Data_out => FIFO_D_out_S);
FIFO_L: FIFO generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (reset => reset, clk => clk, RX => RX_L, DRTS => DRTS_L,
read_en_N => Grant_NL, read_en_E =>Grant_EL, read_en_W =>Grant_WL, read_en_S => Grant_SL, read_en_L =>'0',
CTS => CTS_L, empty_out => empty_L, Data_out => FIFO_D_out_L);
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
-- all the LBDRs
LBDR_N: LBDR generic map (cur_addr_rst => current_address, Rxy_rst => Rxy_rst, Cx_rst => Cx_rst, NoC_size => NoC_size)
PORT MAP (reset => reset, clk => clk, empty => empty_N, flit_type => FIFO_D_out_N(DATA_WIDTH-1 downto DATA_WIDTH-3), dst_addr=> FIFO_D_out_N(DATA_WIDTH-19+NoC_size-1 downto DATA_WIDTH-19) ,
Req_N=> Req_NN, Req_E=>Req_NE, Req_W=>Req_NW, Req_S=>Req_NS, Req_L=>Req_NL);
LBDR_E: LBDR generic map (cur_addr_rst => current_address, Rxy_rst => Rxy_rst, Cx_rst => Cx_rst, NoC_size => NoC_size)
PORT MAP (reset => reset, clk => clk, empty => empty_E, flit_type => FIFO_D_out_E(DATA_WIDTH-1 downto DATA_WIDTH-3), dst_addr=> FIFO_D_out_E(DATA_WIDTH-19+NoC_size-1 downto DATA_WIDTH-19) ,
Req_N=> Req_EN, Req_E=>Req_EE, Req_W=>Req_EW, Req_S=>Req_ES, Req_L=>Req_EL);
LBDR_W: LBDR generic map (cur_addr_rst => current_address, Rxy_rst => Rxy_rst, Cx_rst => Cx_rst, NoC_size => NoC_size)
PORT MAP (reset => reset, clk => clk, empty => empty_W, flit_type => FIFO_D_out_W(DATA_WIDTH-1 downto DATA_WIDTH-3), dst_addr=> FIFO_D_out_W(DATA_WIDTH-19+NoC_size-1 downto DATA_WIDTH-19) ,
Req_N=> Req_WN, Req_E=>Req_WE, Req_W=>Req_WW, Req_S=>Req_WS, Req_L=>Req_WL);
LBDR_S: LBDR generic map (cur_addr_rst => current_address, Rxy_rst => Rxy_rst, Cx_rst => Cx_rst, NoC_size => NoC_size)
PORT MAP (reset => reset, clk => clk, empty => empty_S, flit_type => FIFO_D_out_S(DATA_WIDTH-1 downto DATA_WIDTH-3), dst_addr=> FIFO_D_out_S(DATA_WIDTH-19+NoC_size-1 downto DATA_WIDTH-19) ,
Req_N=> Req_SN, Req_E=>Req_SE, Req_W=>Req_SW, Req_S=>Req_SS, Req_L=>Req_SL);
LBDR_L: LBDR generic map (cur_addr_rst => current_address, Rxy_rst => Rxy_rst, Cx_rst => Cx_rst, NoC_size => NoC_size)
PORT MAP (reset => reset, clk => clk, empty => empty_L, flit_type => FIFO_D_out_L(DATA_WIDTH-1 downto DATA_WIDTH-3), dst_addr=> FIFO_D_out_L(DATA_WIDTH-19+NoC_size-1 downto DATA_WIDTH-19) ,
Req_N=> Req_LN, Req_E=>Req_LE, Req_W=>Req_LW, Req_S=>Req_LS, Req_L=>Req_LL);
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
-- all the Arbiters
Arbiter_N: Arbiter
PORT MAP (reset => reset, clk => clk,
Req_N => '0' , Req_E => Req_EN, Req_W => Req_WN, Req_S => Req_SN, Req_L => Req_LN,
DCTS => DCTS_N, Grant_N => Grant_NN, Grant_E => Grant_NE, Grant_W => Grant_NW, Grant_S => Grant_NS, Grant_L => Grant_NL,
Xbar_sel => Xbar_sel_N,
RTS => RTS_N
);
Arbiter_E: Arbiter
PORT MAP (reset => reset, clk => clk,
Req_N => Req_NE , Req_E => '0', Req_W => Req_WE, Req_S => Req_SE, Req_L => Req_LE,
DCTS => DCTS_E, Grant_N => Grant_EN, Grant_E => Grant_EE, Grant_W => Grant_EW, Grant_S => Grant_ES, Grant_L => Grant_EL,
Xbar_sel => Xbar_sel_E,
RTS => RTS_E
);
Arbiter_W: Arbiter
PORT MAP (reset => reset, clk => clk,
Req_N => Req_NW , Req_E => Req_EW, Req_W => '0', Req_S => Req_SW, Req_L => Req_LW,
DCTS => DCTS_W, Grant_N => Grant_WN, Grant_E => Grant_WE, Grant_W => Grant_WW, Grant_S => Grant_WS, Grant_L => Grant_WL,
Xbar_sel => Xbar_sel_W,
RTS => RTS_W
);
Arbiter_S: Arbiter
PORT MAP (reset => reset, clk => clk,
Req_N => Req_NS , Req_E => Req_ES, Req_W => Req_WS, Req_S => '0', Req_L => Req_LS,
DCTS => DCTS_S, Grant_N => Grant_SN, Grant_E => Grant_SE, Grant_W => Grant_SW, Grant_S => Grant_SS, Grant_L => Grant_SL,
Xbar_sel => Xbar_sel_S,
RTS => RTS_S
);
Arbiter_L: Arbiter
PORT MAP (reset => reset, clk => clk,
Req_N => Req_NL , Req_E => Req_EL, Req_W => Req_WL, Req_S => Req_SL, Req_L => '0',
DCTS => DCTS_L, Grant_N => Grant_LN, Grant_E => Grant_LE, Grant_W => Grant_LW, Grant_S => Grant_LS, Grant_L => Grant_LL,
Xbar_sel => Xbar_sel_L,
RTS => RTS_L
);
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------
-- all the Xbars
XBAR_N: XBAR generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (North_in => FIFO_D_out_N, East_in => FIFO_D_out_E, West_in => FIFO_D_out_W, South_in => FIFO_D_out_S, Local_in => FIFO_D_out_L,
sel => Xbar_sel_N, Data_out=> TX_N);
XBAR_E: XBAR generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (North_in => FIFO_D_out_N, East_in => FIFO_D_out_E, West_in => FIFO_D_out_W, South_in => FIFO_D_out_S, Local_in => FIFO_D_out_L,
sel => Xbar_sel_E, Data_out=> TX_E);
XBAR_W: XBAR generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (North_in => FIFO_D_out_N, East_in => FIFO_D_out_E, West_in => FIFO_D_out_W, South_in => FIFO_D_out_S, Local_in => FIFO_D_out_L,
sel => Xbar_sel_W, Data_out=> TX_W);
XBAR_S: XBAR generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (North_in => FIFO_D_out_N, East_in => FIFO_D_out_E, West_in => FIFO_D_out_W, South_in => FIFO_D_out_S, Local_in => FIFO_D_out_L,
sel => Xbar_sel_S, Data_out=> TX_S);
XBAR_L: XBAR generic map (DATA_WIDTH => DATA_WIDTH)
PORT MAP (North_in => FIFO_D_out_N, East_in => FIFO_D_out_E, West_in => FIFO_D_out_W, South_in => FIFO_D_out_S, Local_in => FIFO_D_out_L,
sel => Xbar_sel_L, Data_out=> TX_L);
end;
|
-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date : Tue Sep 19 09:38:30 2017
-- Host : DarkCube running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zynq_design_1_processing_system7_0_0_sim_netlist.vhdl
-- Design : zynq_design_1_processing_system7_0_0
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 is
port (
CAN0_PHY_TX : out STD_LOGIC;
CAN0_PHY_RX : in STD_LOGIC;
CAN1_PHY_TX : out STD_LOGIC;
CAN1_PHY_RX : in STD_LOGIC;
ENET0_GMII_TX_EN : out STD_LOGIC;
ENET0_GMII_TX_ER : out STD_LOGIC;
ENET0_MDIO_MDC : out STD_LOGIC;
ENET0_MDIO_O : out STD_LOGIC;
ENET0_MDIO_T : out STD_LOGIC;
ENET0_PTP_DELAY_REQ_RX : out STD_LOGIC;
ENET0_PTP_DELAY_REQ_TX : out STD_LOGIC;
ENET0_PTP_PDELAY_REQ_RX : out STD_LOGIC;
ENET0_PTP_PDELAY_REQ_TX : out STD_LOGIC;
ENET0_PTP_PDELAY_RESP_RX : out STD_LOGIC;
ENET0_PTP_PDELAY_RESP_TX : out STD_LOGIC;
ENET0_PTP_SYNC_FRAME_RX : out STD_LOGIC;
ENET0_PTP_SYNC_FRAME_TX : out STD_LOGIC;
ENET0_SOF_RX : out STD_LOGIC;
ENET0_SOF_TX : out STD_LOGIC;
ENET0_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 );
ENET0_GMII_COL : in STD_LOGIC;
ENET0_GMII_CRS : in STD_LOGIC;
ENET0_GMII_RX_CLK : in STD_LOGIC;
ENET0_GMII_RX_DV : in STD_LOGIC;
ENET0_GMII_RX_ER : in STD_LOGIC;
ENET0_GMII_TX_CLK : in STD_LOGIC;
ENET0_MDIO_I : in STD_LOGIC;
ENET0_EXT_INTIN : in STD_LOGIC;
ENET0_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 );
ENET1_GMII_TX_EN : out STD_LOGIC;
ENET1_GMII_TX_ER : out STD_LOGIC;
ENET1_MDIO_MDC : out STD_LOGIC;
ENET1_MDIO_O : out STD_LOGIC;
ENET1_MDIO_T : out STD_LOGIC;
ENET1_PTP_DELAY_REQ_RX : out STD_LOGIC;
ENET1_PTP_DELAY_REQ_TX : out STD_LOGIC;
ENET1_PTP_PDELAY_REQ_RX : out STD_LOGIC;
ENET1_PTP_PDELAY_REQ_TX : out STD_LOGIC;
ENET1_PTP_PDELAY_RESP_RX : out STD_LOGIC;
ENET1_PTP_PDELAY_RESP_TX : out STD_LOGIC;
ENET1_PTP_SYNC_FRAME_RX : out STD_LOGIC;
ENET1_PTP_SYNC_FRAME_TX : out STD_LOGIC;
ENET1_SOF_RX : out STD_LOGIC;
ENET1_SOF_TX : out STD_LOGIC;
ENET1_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 );
ENET1_GMII_COL : in STD_LOGIC;
ENET1_GMII_CRS : in STD_LOGIC;
ENET1_GMII_RX_CLK : in STD_LOGIC;
ENET1_GMII_RX_DV : in STD_LOGIC;
ENET1_GMII_RX_ER : in STD_LOGIC;
ENET1_GMII_TX_CLK : in STD_LOGIC;
ENET1_MDIO_I : in STD_LOGIC;
ENET1_EXT_INTIN : in STD_LOGIC;
ENET1_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 );
GPIO_I : in STD_LOGIC_VECTOR ( 63 downto 0 );
GPIO_O : out STD_LOGIC_VECTOR ( 63 downto 0 );
GPIO_T : out STD_LOGIC_VECTOR ( 63 downto 0 );
I2C0_SDA_I : in STD_LOGIC;
I2C0_SDA_O : out STD_LOGIC;
I2C0_SDA_T : out STD_LOGIC;
I2C0_SCL_I : in STD_LOGIC;
I2C0_SCL_O : out STD_LOGIC;
I2C0_SCL_T : out STD_LOGIC;
I2C1_SDA_I : in STD_LOGIC;
I2C1_SDA_O : out STD_LOGIC;
I2C1_SDA_T : out STD_LOGIC;
I2C1_SCL_I : in STD_LOGIC;
I2C1_SCL_O : out STD_LOGIC;
I2C1_SCL_T : out STD_LOGIC;
PJTAG_TCK : in STD_LOGIC;
PJTAG_TMS : in STD_LOGIC;
PJTAG_TDI : in STD_LOGIC;
PJTAG_TDO : out STD_LOGIC;
SDIO0_CLK : out STD_LOGIC;
SDIO0_CLK_FB : in STD_LOGIC;
SDIO0_CMD_O : out STD_LOGIC;
SDIO0_CMD_I : in STD_LOGIC;
SDIO0_CMD_T : out STD_LOGIC;
SDIO0_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_LED : out STD_LOGIC;
SDIO0_CDN : in STD_LOGIC;
SDIO0_WP : in STD_LOGIC;
SDIO0_BUSPOW : out STD_LOGIC;
SDIO0_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 );
SDIO1_CLK : out STD_LOGIC;
SDIO1_CLK_FB : in STD_LOGIC;
SDIO1_CMD_O : out STD_LOGIC;
SDIO1_CMD_I : in STD_LOGIC;
SDIO1_CMD_T : out STD_LOGIC;
SDIO1_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_LED : out STD_LOGIC;
SDIO1_CDN : in STD_LOGIC;
SDIO1_WP : in STD_LOGIC;
SDIO1_BUSPOW : out STD_LOGIC;
SDIO1_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 );
SPI0_SCLK_I : in STD_LOGIC;
SPI0_SCLK_O : out STD_LOGIC;
SPI0_SCLK_T : out STD_LOGIC;
SPI0_MOSI_I : in STD_LOGIC;
SPI0_MOSI_O : out STD_LOGIC;
SPI0_MOSI_T : out STD_LOGIC;
SPI0_MISO_I : in STD_LOGIC;
SPI0_MISO_O : out STD_LOGIC;
SPI0_MISO_T : out STD_LOGIC;
SPI0_SS_I : in STD_LOGIC;
SPI0_SS_O : out STD_LOGIC;
SPI0_SS1_O : out STD_LOGIC;
SPI0_SS2_O : out STD_LOGIC;
SPI0_SS_T : out STD_LOGIC;
SPI1_SCLK_I : in STD_LOGIC;
SPI1_SCLK_O : out STD_LOGIC;
SPI1_SCLK_T : out STD_LOGIC;
SPI1_MOSI_I : in STD_LOGIC;
SPI1_MOSI_O : out STD_LOGIC;
SPI1_MOSI_T : out STD_LOGIC;
SPI1_MISO_I : in STD_LOGIC;
SPI1_MISO_O : out STD_LOGIC;
SPI1_MISO_T : out STD_LOGIC;
SPI1_SS_I : in STD_LOGIC;
SPI1_SS_O : out STD_LOGIC;
SPI1_SS1_O : out STD_LOGIC;
SPI1_SS2_O : out STD_LOGIC;
SPI1_SS_T : out STD_LOGIC;
UART0_DTRN : out STD_LOGIC;
UART0_RTSN : out STD_LOGIC;
UART0_TX : out STD_LOGIC;
UART0_CTSN : in STD_LOGIC;
UART0_DCDN : in STD_LOGIC;
UART0_DSRN : in STD_LOGIC;
UART0_RIN : in STD_LOGIC;
UART0_RX : in STD_LOGIC;
UART1_DTRN : out STD_LOGIC;
UART1_RTSN : out STD_LOGIC;
UART1_TX : out STD_LOGIC;
UART1_CTSN : in STD_LOGIC;
UART1_DCDN : in STD_LOGIC;
UART1_DSRN : in STD_LOGIC;
UART1_RIN : in STD_LOGIC;
UART1_RX : in STD_LOGIC;
TTC0_WAVE0_OUT : out STD_LOGIC;
TTC0_WAVE1_OUT : out STD_LOGIC;
TTC0_WAVE2_OUT : out STD_LOGIC;
TTC0_CLK0_IN : in STD_LOGIC;
TTC0_CLK1_IN : in STD_LOGIC;
TTC0_CLK2_IN : in STD_LOGIC;
TTC1_WAVE0_OUT : out STD_LOGIC;
TTC1_WAVE1_OUT : out STD_LOGIC;
TTC1_WAVE2_OUT : out STD_LOGIC;
TTC1_CLK0_IN : in STD_LOGIC;
TTC1_CLK1_IN : in STD_LOGIC;
TTC1_CLK2_IN : in STD_LOGIC;
WDT_CLK_IN : in STD_LOGIC;
WDT_RST_OUT : out STD_LOGIC;
TRACE_CLK : in STD_LOGIC;
TRACE_CTL : out STD_LOGIC;
TRACE_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
TRACE_CLK_OUT : out STD_LOGIC;
USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB0_VBUS_PWRSELECT : out STD_LOGIC;
USB0_VBUS_PWRFAULT : in STD_LOGIC;
USB1_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB1_VBUS_PWRSELECT : out STD_LOGIC;
USB1_VBUS_PWRFAULT : in STD_LOGIC;
SRAM_INTIN : in STD_LOGIC;
M_AXI_GP0_ARESETN : out STD_LOGIC;
M_AXI_GP0_ARVALID : out STD_LOGIC;
M_AXI_GP0_AWVALID : out STD_LOGIC;
M_AXI_GP0_BREADY : out STD_LOGIC;
M_AXI_GP0_RREADY : out STD_LOGIC;
M_AXI_GP0_WLAST : out STD_LOGIC;
M_AXI_GP0_WVALID : out STD_LOGIC;
M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ACLK : in STD_LOGIC;
M_AXI_GP0_ARREADY : in STD_LOGIC;
M_AXI_GP0_AWREADY : in STD_LOGIC;
M_AXI_GP0_BVALID : in STD_LOGIC;
M_AXI_GP0_RLAST : in STD_LOGIC;
M_AXI_GP0_RVALID : in STD_LOGIC;
M_AXI_GP0_WREADY : in STD_LOGIC;
M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_ARESETN : out STD_LOGIC;
M_AXI_GP1_ARVALID : out STD_LOGIC;
M_AXI_GP1_AWVALID : out STD_LOGIC;
M_AXI_GP1_BREADY : out STD_LOGIC;
M_AXI_GP1_RREADY : out STD_LOGIC;
M_AXI_GP1_WLAST : out STD_LOGIC;
M_AXI_GP1_WVALID : out STD_LOGIC;
M_AXI_GP1_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ACLK : in STD_LOGIC;
M_AXI_GP1_ARREADY : in STD_LOGIC;
M_AXI_GP1_AWREADY : in STD_LOGIC;
M_AXI_GP1_BVALID : in STD_LOGIC;
M_AXI_GP1_RLAST : in STD_LOGIC;
M_AXI_GP1_RVALID : in STD_LOGIC;
M_AXI_GP1_WREADY : in STD_LOGIC;
M_AXI_GP1_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_ARESETN : out STD_LOGIC;
S_AXI_GP0_ARREADY : out STD_LOGIC;
S_AXI_GP0_AWREADY : out STD_LOGIC;
S_AXI_GP0_BVALID : out STD_LOGIC;
S_AXI_GP0_RLAST : out STD_LOGIC;
S_AXI_GP0_RVALID : out STD_LOGIC;
S_AXI_GP0_WREADY : out STD_LOGIC;
S_AXI_GP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_ACLK : in STD_LOGIC;
S_AXI_GP0_ARVALID : in STD_LOGIC;
S_AXI_GP0_AWVALID : in STD_LOGIC;
S_AXI_GP0_BREADY : in STD_LOGIC;
S_AXI_GP0_RREADY : in STD_LOGIC;
S_AXI_GP0_WLAST : in STD_LOGIC;
S_AXI_GP0_WVALID : in STD_LOGIC;
S_AXI_GP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_ARESETN : out STD_LOGIC;
S_AXI_GP1_ARREADY : out STD_LOGIC;
S_AXI_GP1_AWREADY : out STD_LOGIC;
S_AXI_GP1_BVALID : out STD_LOGIC;
S_AXI_GP1_RLAST : out STD_LOGIC;
S_AXI_GP1_RVALID : out STD_LOGIC;
S_AXI_GP1_WREADY : out STD_LOGIC;
S_AXI_GP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_ACLK : in STD_LOGIC;
S_AXI_GP1_ARVALID : in STD_LOGIC;
S_AXI_GP1_AWVALID : in STD_LOGIC;
S_AXI_GP1_BREADY : in STD_LOGIC;
S_AXI_GP1_RREADY : in STD_LOGIC;
S_AXI_GP1_WLAST : in STD_LOGIC;
S_AXI_GP1_WVALID : in STD_LOGIC;
S_AXI_GP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_ACP_ARESETN : out STD_LOGIC;
S_AXI_ACP_ARREADY : out STD_LOGIC;
S_AXI_ACP_AWREADY : out STD_LOGIC;
S_AXI_ACP_BVALID : out STD_LOGIC;
S_AXI_ACP_RLAST : out STD_LOGIC;
S_AXI_ACP_RVALID : out STD_LOGIC;
S_AXI_ACP_WREADY : out STD_LOGIC;
S_AXI_ACP_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_BID : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_RID : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_ACP_ACLK : in STD_LOGIC;
S_AXI_ACP_ARVALID : in STD_LOGIC;
S_AXI_ACP_AWVALID : in STD_LOGIC;
S_AXI_ACP_BREADY : in STD_LOGIC;
S_AXI_ACP_RREADY : in STD_LOGIC;
S_AXI_ACP_WLAST : in STD_LOGIC;
S_AXI_ACP_WVALID : in STD_LOGIC;
S_AXI_ACP_ARID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_WID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_ACP_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_ACP_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARUSER : in STD_LOGIC_VECTOR ( 4 downto 0 );
S_AXI_ACP_AWUSER : in STD_LOGIC_VECTOR ( 4 downto 0 );
S_AXI_ACP_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_ACP_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_ARESETN : out STD_LOGIC;
S_AXI_HP0_ARREADY : out STD_LOGIC;
S_AXI_HP0_AWREADY : out STD_LOGIC;
S_AXI_HP0_BVALID : out STD_LOGIC;
S_AXI_HP0_RLAST : out STD_LOGIC;
S_AXI_HP0_RVALID : out STD_LOGIC;
S_AXI_HP0_WREADY : out STD_LOGIC;
S_AXI_HP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_ACLK : in STD_LOGIC;
S_AXI_HP0_ARVALID : in STD_LOGIC;
S_AXI_HP0_AWVALID : in STD_LOGIC;
S_AXI_HP0_BREADY : in STD_LOGIC;
S_AXI_HP0_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_RREADY : in STD_LOGIC;
S_AXI_HP0_WLAST : in STD_LOGIC;
S_AXI_HP0_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_WVALID : in STD_LOGIC;
S_AXI_HP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_ARESETN : out STD_LOGIC;
S_AXI_HP1_ARREADY : out STD_LOGIC;
S_AXI_HP1_AWREADY : out STD_LOGIC;
S_AXI_HP1_BVALID : out STD_LOGIC;
S_AXI_HP1_RLAST : out STD_LOGIC;
S_AXI_HP1_RVALID : out STD_LOGIC;
S_AXI_HP1_WREADY : out STD_LOGIC;
S_AXI_HP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP1_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_ACLK : in STD_LOGIC;
S_AXI_HP1_ARVALID : in STD_LOGIC;
S_AXI_HP1_AWVALID : in STD_LOGIC;
S_AXI_HP1_BREADY : in STD_LOGIC;
S_AXI_HP1_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP1_RREADY : in STD_LOGIC;
S_AXI_HP1_WLAST : in STD_LOGIC;
S_AXI_HP1_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP1_WVALID : in STD_LOGIC;
S_AXI_HP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP1_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_ARESETN : out STD_LOGIC;
S_AXI_HP2_ARREADY : out STD_LOGIC;
S_AXI_HP2_AWREADY : out STD_LOGIC;
S_AXI_HP2_BVALID : out STD_LOGIC;
S_AXI_HP2_RLAST : out STD_LOGIC;
S_AXI_HP2_RVALID : out STD_LOGIC;
S_AXI_HP2_WREADY : out STD_LOGIC;
S_AXI_HP2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP2_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_ACLK : in STD_LOGIC;
S_AXI_HP2_ARVALID : in STD_LOGIC;
S_AXI_HP2_AWVALID : in STD_LOGIC;
S_AXI_HP2_BREADY : in STD_LOGIC;
S_AXI_HP2_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP2_RREADY : in STD_LOGIC;
S_AXI_HP2_WLAST : in STD_LOGIC;
S_AXI_HP2_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP2_WVALID : in STD_LOGIC;
S_AXI_HP2_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP2_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP2_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP2_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_ARESETN : out STD_LOGIC;
S_AXI_HP3_ARREADY : out STD_LOGIC;
S_AXI_HP3_AWREADY : out STD_LOGIC;
S_AXI_HP3_BVALID : out STD_LOGIC;
S_AXI_HP3_RLAST : out STD_LOGIC;
S_AXI_HP3_RVALID : out STD_LOGIC;
S_AXI_HP3_WREADY : out STD_LOGIC;
S_AXI_HP3_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP3_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_ACLK : in STD_LOGIC;
S_AXI_HP3_ARVALID : in STD_LOGIC;
S_AXI_HP3_AWVALID : in STD_LOGIC;
S_AXI_HP3_BREADY : in STD_LOGIC;
S_AXI_HP3_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP3_RREADY : in STD_LOGIC;
S_AXI_HP3_WLAST : in STD_LOGIC;
S_AXI_HP3_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP3_WVALID : in STD_LOGIC;
S_AXI_HP3_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP3_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP3_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP3_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
IRQ_P2F_DMAC_ABORT : out STD_LOGIC;
IRQ_P2F_DMAC0 : out STD_LOGIC;
IRQ_P2F_DMAC1 : out STD_LOGIC;
IRQ_P2F_DMAC2 : out STD_LOGIC;
IRQ_P2F_DMAC3 : out STD_LOGIC;
IRQ_P2F_DMAC4 : out STD_LOGIC;
IRQ_P2F_DMAC5 : out STD_LOGIC;
IRQ_P2F_DMAC6 : out STD_LOGIC;
IRQ_P2F_DMAC7 : out STD_LOGIC;
IRQ_P2F_SMC : out STD_LOGIC;
IRQ_P2F_QSPI : out STD_LOGIC;
IRQ_P2F_CTI : out STD_LOGIC;
IRQ_P2F_GPIO : out STD_LOGIC;
IRQ_P2F_USB0 : out STD_LOGIC;
IRQ_P2F_ENET0 : out STD_LOGIC;
IRQ_P2F_ENET_WAKE0 : out STD_LOGIC;
IRQ_P2F_SDIO0 : out STD_LOGIC;
IRQ_P2F_I2C0 : out STD_LOGIC;
IRQ_P2F_SPI0 : out STD_LOGIC;
IRQ_P2F_UART0 : out STD_LOGIC;
IRQ_P2F_CAN0 : out STD_LOGIC;
IRQ_P2F_USB1 : out STD_LOGIC;
IRQ_P2F_ENET1 : out STD_LOGIC;
IRQ_P2F_ENET_WAKE1 : out STD_LOGIC;
IRQ_P2F_SDIO1 : out STD_LOGIC;
IRQ_P2F_I2C1 : out STD_LOGIC;
IRQ_P2F_SPI1 : out STD_LOGIC;
IRQ_P2F_UART1 : out STD_LOGIC;
IRQ_P2F_CAN1 : out STD_LOGIC;
IRQ_F2P : in STD_LOGIC_VECTOR ( 0 to 0 );
Core0_nFIQ : in STD_LOGIC;
Core0_nIRQ : in STD_LOGIC;
Core1_nFIQ : in STD_LOGIC;
Core1_nIRQ : in STD_LOGIC;
DMA0_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA0_DAVALID : out STD_LOGIC;
DMA0_DRREADY : out STD_LOGIC;
DMA0_RSTN : out STD_LOGIC;
DMA1_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA1_DAVALID : out STD_LOGIC;
DMA1_DRREADY : out STD_LOGIC;
DMA1_RSTN : out STD_LOGIC;
DMA2_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA2_DAVALID : out STD_LOGIC;
DMA2_DRREADY : out STD_LOGIC;
DMA2_RSTN : out STD_LOGIC;
DMA3_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA3_DAVALID : out STD_LOGIC;
DMA3_DRREADY : out STD_LOGIC;
DMA3_RSTN : out STD_LOGIC;
DMA0_ACLK : in STD_LOGIC;
DMA0_DAREADY : in STD_LOGIC;
DMA0_DRLAST : in STD_LOGIC;
DMA0_DRVALID : in STD_LOGIC;
DMA1_ACLK : in STD_LOGIC;
DMA1_DAREADY : in STD_LOGIC;
DMA1_DRLAST : in STD_LOGIC;
DMA1_DRVALID : in STD_LOGIC;
DMA2_ACLK : in STD_LOGIC;
DMA2_DAREADY : in STD_LOGIC;
DMA2_DRLAST : in STD_LOGIC;
DMA2_DRVALID : in STD_LOGIC;
DMA3_ACLK : in STD_LOGIC;
DMA3_DAREADY : in STD_LOGIC;
DMA3_DRLAST : in STD_LOGIC;
DMA3_DRVALID : in STD_LOGIC;
DMA0_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA1_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA2_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA3_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
FCLK_CLK3 : out STD_LOGIC;
FCLK_CLK2 : out STD_LOGIC;
FCLK_CLK1 : out STD_LOGIC;
FCLK_CLK0 : out STD_LOGIC;
FCLK_CLKTRIG3_N : in STD_LOGIC;
FCLK_CLKTRIG2_N : in STD_LOGIC;
FCLK_CLKTRIG1_N : in STD_LOGIC;
FCLK_CLKTRIG0_N : in STD_LOGIC;
FCLK_RESET3_N : out STD_LOGIC;
FCLK_RESET2_N : out STD_LOGIC;
FCLK_RESET1_N : out STD_LOGIC;
FCLK_RESET0_N : out STD_LOGIC;
FTMD_TRACEIN_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
FTMD_TRACEIN_VALID : in STD_LOGIC;
FTMD_TRACEIN_CLK : in STD_LOGIC;
FTMD_TRACEIN_ATID : in STD_LOGIC_VECTOR ( 3 downto 0 );
FTMT_F2P_TRIG_0 : in STD_LOGIC;
FTMT_F2P_TRIGACK_0 : out STD_LOGIC;
FTMT_F2P_TRIG_1 : in STD_LOGIC;
FTMT_F2P_TRIGACK_1 : out STD_LOGIC;
FTMT_F2P_TRIG_2 : in STD_LOGIC;
FTMT_F2P_TRIGACK_2 : out STD_LOGIC;
FTMT_F2P_TRIG_3 : in STD_LOGIC;
FTMT_F2P_TRIGACK_3 : out STD_LOGIC;
FTMT_F2P_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 );
FTMT_P2F_TRIGACK_0 : in STD_LOGIC;
FTMT_P2F_TRIG_0 : out STD_LOGIC;
FTMT_P2F_TRIGACK_1 : in STD_LOGIC;
FTMT_P2F_TRIG_1 : out STD_LOGIC;
FTMT_P2F_TRIGACK_2 : in STD_LOGIC;
FTMT_P2F_TRIG_2 : out STD_LOGIC;
FTMT_P2F_TRIGACK_3 : in STD_LOGIC;
FTMT_P2F_TRIG_3 : out STD_LOGIC;
FTMT_P2F_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
FPGA_IDLE_N : in STD_LOGIC;
EVENT_EVENTO : out STD_LOGIC;
EVENT_STANDBYWFE : out STD_LOGIC_VECTOR ( 1 downto 0 );
EVENT_STANDBYWFI : out STD_LOGIC_VECTOR ( 1 downto 0 );
EVENT_EVENTI : in STD_LOGIC;
DDR_ARB : in STD_LOGIC_VECTOR ( 3 downto 0 );
MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 );
DDR_CAS_n : inout STD_LOGIC;
DDR_CKE : inout STD_LOGIC;
DDR_Clk_n : inout STD_LOGIC;
DDR_Clk : inout STD_LOGIC;
DDR_CS_n : inout STD_LOGIC;
DDR_DRSTB : inout STD_LOGIC;
DDR_ODT : inout STD_LOGIC;
DDR_RAS_n : inout STD_LOGIC;
DDR_WEB : inout STD_LOGIC;
DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 );
DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
DDR_VRN : inout STD_LOGIC;
DDR_VRP : inout STD_LOGIC;
DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 );
DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 );
PS_SRSTB : inout STD_LOGIC;
PS_CLK : inout STD_LOGIC;
PS_PORB : inout STD_LOGIC
);
attribute C_DM_WIDTH : integer;
attribute C_DM_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 4;
attribute C_DQS_WIDTH : integer;
attribute C_DQS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 4;
attribute C_DQ_WIDTH : integer;
attribute C_DQ_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 32;
attribute C_EMIO_GPIO_WIDTH : integer;
attribute C_EMIO_GPIO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_EN_EMIO_ENET0 : integer;
attribute C_EN_EMIO_ENET0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_ENET1 : integer;
attribute C_EN_EMIO_ENET1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_PJTAG : integer;
attribute C_EN_EMIO_PJTAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_TRACE : integer;
attribute C_EN_EMIO_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_FCLK_CLK0_BUF : string;
attribute C_FCLK_CLK0_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "TRUE";
attribute C_FCLK_CLK1_BUF : string;
attribute C_FCLK_CLK1_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_FCLK_CLK2_BUF : string;
attribute C_FCLK_CLK2_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_FCLK_CLK3_BUF : string;
attribute C_FCLK_CLK3_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_GP0_EN_MODIFIABLE_TXN : integer;
attribute C_GP0_EN_MODIFIABLE_TXN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_GP1_EN_MODIFIABLE_TXN : integer;
attribute C_GP1_EN_MODIFIABLE_TXN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_INCLUDE_ACP_TRANS_CHECK : integer;
attribute C_INCLUDE_ACP_TRANS_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_INCLUDE_TRACE_BUFFER : integer;
attribute C_INCLUDE_TRACE_BUFFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_IRQ_F2P_MODE : string;
attribute C_IRQ_F2P_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "DIRECT";
attribute C_MIO_PRIMITIVE : integer;
attribute C_MIO_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 54;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_M_AXI_GP0_ID_WIDTH : integer;
attribute C_M_AXI_GP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_M_AXI_GP1_ID_WIDTH : integer;
attribute C_M_AXI_GP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_NUM_F2P_INTR_INPUTS : integer;
attribute C_NUM_F2P_INTR_INPUTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_PACKAGE_NAME : string;
attribute C_PACKAGE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "clg484";
attribute C_PS7_SI_REV : string;
attribute C_PS7_SI_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "PRODUCTION";
attribute C_S_AXI_ACP_ARUSER_VAL : integer;
attribute C_S_AXI_ACP_ARUSER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 31;
attribute C_S_AXI_ACP_AWUSER_VAL : integer;
attribute C_S_AXI_ACP_AWUSER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 31;
attribute C_S_AXI_ACP_ID_WIDTH : integer;
attribute C_S_AXI_ACP_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 3;
attribute C_S_AXI_GP0_ID_WIDTH : integer;
attribute C_S_AXI_GP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_GP1_ID_WIDTH : integer;
attribute C_S_AXI_GP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP0_DATA_WIDTH : integer;
attribute C_S_AXI_HP0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP0_ID_WIDTH : integer;
attribute C_S_AXI_HP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP1_DATA_WIDTH : integer;
attribute C_S_AXI_HP1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP1_ID_WIDTH : integer;
attribute C_S_AXI_HP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP2_DATA_WIDTH : integer;
attribute C_S_AXI_HP2_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP2_ID_WIDTH : integer;
attribute C_S_AXI_HP2_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP3_DATA_WIDTH : integer;
attribute C_S_AXI_HP3_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP3_ID_WIDTH : integer;
attribute C_S_AXI_HP3_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_TRACE_BUFFER_CLOCK_DELAY : integer;
attribute C_TRACE_BUFFER_CLOCK_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_TRACE_BUFFER_FIFO_SIZE : integer;
attribute C_TRACE_BUFFER_FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 128;
attribute C_TRACE_INTERNAL_WIDTH : integer;
attribute C_TRACE_INTERNAL_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 2;
attribute C_TRACE_PIPELINE_WIDTH : integer;
attribute C_TRACE_PIPELINE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 8;
attribute C_USE_AXI_NONSECURE : integer;
attribute C_USE_AXI_NONSECURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_DEFAULT_ACP_USER_VAL : integer;
attribute C_USE_DEFAULT_ACP_USER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_M_AXI_GP0 : integer;
attribute C_USE_M_AXI_GP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_USE_M_AXI_GP1 : integer;
attribute C_USE_M_AXI_GP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_ACP : integer;
attribute C_USE_S_AXI_ACP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_GP0 : integer;
attribute C_USE_S_AXI_GP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_GP1 : integer;
attribute C_USE_S_AXI_GP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP0 : integer;
attribute C_USE_S_AXI_HP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP1 : integer;
attribute C_USE_S_AXI_HP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP2 : integer;
attribute C_USE_S_AXI_HP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP3 : integer;
attribute C_USE_S_AXI_HP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
attribute HW_HANDOFF : string;
attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "zynq_design_1_processing_system7_0_0.hwdef";
attribute POWER : string;
attribute POWER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={10} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>";
attribute USE_TRACE_DATA_EDGE_DETECTOR : integer;
attribute USE_TRACE_DATA_EDGE_DETECTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 is
signal \<const0>\ : STD_LOGIC;
signal \<const1>\ : STD_LOGIC;
signal ENET0_MDIO_T_n : STD_LOGIC;
signal ENET1_MDIO_T_n : STD_LOGIC;
signal FCLK_CLK_unbuffered : STD_LOGIC_VECTOR ( 0 to 0 );
signal I2C0_SCL_T_n : STD_LOGIC;
signal I2C0_SDA_T_n : STD_LOGIC;
signal I2C1_SCL_T_n : STD_LOGIC;
signal I2C1_SDA_T_n : STD_LOGIC;
signal \^m_axi_gp0_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \^m_axi_gp0_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp0_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \^m_axi_gp0_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp1_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \^m_axi_gp1_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp1_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
signal \^m_axi_gp1_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal SDIO0_CMD_T_n : STD_LOGIC;
signal SDIO0_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal SDIO1_CMD_T_n : STD_LOGIC;
signal SDIO1_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal SPI0_MISO_T_n : STD_LOGIC;
signal SPI0_MOSI_T_n : STD_LOGIC;
signal SPI0_SCLK_T_n : STD_LOGIC;
signal SPI0_SS_T_n : STD_LOGIC;
signal SPI1_MISO_T_n : STD_LOGIC;
signal SPI1_MOSI_T_n : STD_LOGIC;
signal SPI1_SCLK_T_n : STD_LOGIC;
signal SPI1_SS_T_n : STD_LOGIC;
signal \TRACE_CTL_PIPE[0]\ : STD_LOGIC;
attribute RTL_KEEP : string;
attribute RTL_KEEP of \TRACE_CTL_PIPE[0]\ : signal is "true";
signal \TRACE_CTL_PIPE[1]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[1]\ : signal is "true";
signal \TRACE_CTL_PIPE[2]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[2]\ : signal is "true";
signal \TRACE_CTL_PIPE[3]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[3]\ : signal is "true";
signal \TRACE_CTL_PIPE[4]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[4]\ : signal is "true";
signal \TRACE_CTL_PIPE[5]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[5]\ : signal is "true";
signal \TRACE_CTL_PIPE[6]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[6]\ : signal is "true";
signal \TRACE_CTL_PIPE[7]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[7]\ : signal is "true";
signal \TRACE_DATA_PIPE[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[0]\ : signal is "true";
signal \TRACE_DATA_PIPE[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[1]\ : signal is "true";
signal \TRACE_DATA_PIPE[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[2]\ : signal is "true";
signal \TRACE_DATA_PIPE[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[3]\ : signal is "true";
signal \TRACE_DATA_PIPE[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[4]\ : signal is "true";
signal \TRACE_DATA_PIPE[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[5]\ : signal is "true";
signal \TRACE_DATA_PIPE[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[6]\ : signal is "true";
signal \TRACE_DATA_PIPE[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[7]\ : signal is "true";
signal buffered_DDR_Addr : STD_LOGIC_VECTOR ( 14 downto 0 );
signal buffered_DDR_BankAddr : STD_LOGIC_VECTOR ( 2 downto 0 );
signal buffered_DDR_CAS_n : STD_LOGIC;
signal buffered_DDR_CKE : STD_LOGIC;
signal buffered_DDR_CS_n : STD_LOGIC;
signal buffered_DDR_Clk : STD_LOGIC;
signal buffered_DDR_Clk_n : STD_LOGIC;
signal buffered_DDR_DM : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DQ : STD_LOGIC_VECTOR ( 31 downto 0 );
signal buffered_DDR_DQS : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DQS_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DRSTB : STD_LOGIC;
signal buffered_DDR_ODT : STD_LOGIC;
signal buffered_DDR_RAS_n : STD_LOGIC;
signal buffered_DDR_VRN : STD_LOGIC;
signal buffered_DDR_VRP : STD_LOGIC;
signal buffered_DDR_WEB : STD_LOGIC;
signal buffered_MIO : STD_LOGIC_VECTOR ( 53 downto 0 );
signal buffered_PS_CLK : STD_LOGIC;
signal buffered_PS_PORB : STD_LOGIC;
signal buffered_PS_SRSTB : STD_LOGIC;
signal gpio_out_t_n : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOTRACECTL_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
signal NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
signal NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
signal NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
attribute BOX_TYPE : string;
attribute BOX_TYPE of DDR_CAS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_CKE_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_CS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_Clk_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_Clk_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_DRSTB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_ODT_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_RAS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_VRN_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_VRP_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_WEB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS7_i : label is "PRIMITIVE";
attribute BOX_TYPE of PS_CLK_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS_PORB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS_SRSTB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[0].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[10].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[11].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[12].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[13].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[14].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[15].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[16].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[17].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[18].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[19].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[1].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[20].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[21].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[22].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[23].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[24].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[25].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[26].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[27].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[28].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[29].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[2].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[30].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[31].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[32].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[33].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[34].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[35].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[36].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[37].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[38].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[39].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[3].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[40].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[41].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[42].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[43].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[44].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[45].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[46].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[47].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[48].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[49].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[4].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[50].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[51].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[52].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[53].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[5].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[6].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[7].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[8].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[9].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[0].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[1].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[2].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[0].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[10].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[11].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[12].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[13].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[14].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[1].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[2].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[3].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[4].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[5].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[6].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[7].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[8].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[9].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[0].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[1].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[2].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[3].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[0].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[10].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[11].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[12].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[13].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[14].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[15].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[16].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[17].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[18].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[19].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[1].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[20].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[21].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[22].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[23].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[24].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[25].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[26].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[27].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[28].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[29].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[2].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[30].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[31].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[3].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[4].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[5].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[6].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[7].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[8].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[9].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[0].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[1].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[2].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[3].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[0].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[1].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[2].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[3].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
begin
ENET0_GMII_TXD(7) <= \<const0>\;
ENET0_GMII_TXD(6) <= \<const0>\;
ENET0_GMII_TXD(5) <= \<const0>\;
ENET0_GMII_TXD(4) <= \<const0>\;
ENET0_GMII_TXD(3) <= \<const0>\;
ENET0_GMII_TXD(2) <= \<const0>\;
ENET0_GMII_TXD(1) <= \<const0>\;
ENET0_GMII_TXD(0) <= \<const0>\;
ENET0_GMII_TX_EN <= \<const0>\;
ENET0_GMII_TX_ER <= \<const0>\;
ENET1_GMII_TXD(7) <= \<const0>\;
ENET1_GMII_TXD(6) <= \<const0>\;
ENET1_GMII_TXD(5) <= \<const0>\;
ENET1_GMII_TXD(4) <= \<const0>\;
ENET1_GMII_TXD(3) <= \<const0>\;
ENET1_GMII_TXD(2) <= \<const0>\;
ENET1_GMII_TXD(1) <= \<const0>\;
ENET1_GMII_TXD(0) <= \<const0>\;
ENET1_GMII_TX_EN <= \<const0>\;
ENET1_GMII_TX_ER <= \<const0>\;
M_AXI_GP0_ARCACHE(3 downto 2) <= \^m_axi_gp0_arcache\(3 downto 2);
M_AXI_GP0_ARCACHE(1) <= \<const1>\;
M_AXI_GP0_ARCACHE(0) <= \^m_axi_gp0_arcache\(0);
M_AXI_GP0_ARSIZE(2) <= \<const0>\;
M_AXI_GP0_ARSIZE(1 downto 0) <= \^m_axi_gp0_arsize\(1 downto 0);
M_AXI_GP0_AWCACHE(3 downto 2) <= \^m_axi_gp0_awcache\(3 downto 2);
M_AXI_GP0_AWCACHE(1) <= \<const1>\;
M_AXI_GP0_AWCACHE(0) <= \^m_axi_gp0_awcache\(0);
M_AXI_GP0_AWSIZE(2) <= \<const0>\;
M_AXI_GP0_AWSIZE(1 downto 0) <= \^m_axi_gp0_awsize\(1 downto 0);
M_AXI_GP1_ARCACHE(3 downto 2) <= \^m_axi_gp1_arcache\(3 downto 2);
M_AXI_GP1_ARCACHE(1) <= \<const1>\;
M_AXI_GP1_ARCACHE(0) <= \^m_axi_gp1_arcache\(0);
M_AXI_GP1_ARSIZE(2) <= \<const0>\;
M_AXI_GP1_ARSIZE(1 downto 0) <= \^m_axi_gp1_arsize\(1 downto 0);
M_AXI_GP1_AWCACHE(3 downto 2) <= \^m_axi_gp1_awcache\(3 downto 2);
M_AXI_GP1_AWCACHE(1) <= \<const1>\;
M_AXI_GP1_AWCACHE(0) <= \^m_axi_gp1_awcache\(0);
M_AXI_GP1_AWSIZE(2) <= \<const0>\;
M_AXI_GP1_AWSIZE(1 downto 0) <= \^m_axi_gp1_awsize\(1 downto 0);
PJTAG_TDO <= \<const0>\;
TRACE_CLK_OUT <= \<const0>\;
TRACE_CTL <= \TRACE_CTL_PIPE[0]\;
TRACE_DATA(1 downto 0) <= \TRACE_DATA_PIPE[0]\(1 downto 0);
DDR_CAS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CAS_n,
PAD => DDR_CAS_n
);
DDR_CKE_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CKE,
PAD => DDR_CKE
);
DDR_CS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CS_n,
PAD => DDR_CS_n
);
DDR_Clk_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Clk,
PAD => DDR_Clk
);
DDR_Clk_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Clk_n,
PAD => DDR_Clk_n
);
DDR_DRSTB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DRSTB,
PAD => DDR_DRSTB
);
DDR_ODT_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_ODT,
PAD => DDR_ODT
);
DDR_RAS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_RAS_n,
PAD => DDR_RAS_n
);
DDR_VRN_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_VRN,
PAD => DDR_VRN
);
DDR_VRP_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_VRP,
PAD => DDR_VRP
);
DDR_WEB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_WEB,
PAD => DDR_WEB
);
ENET0_MDIO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => ENET0_MDIO_T_n,
O => ENET0_MDIO_T
);
ENET1_MDIO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => ENET1_MDIO_T_n,
O => ENET1_MDIO_T
);
GND: unisim.vcomponents.GND
port map (
G => \<const0>\
);
\GPIO_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(0),
O => GPIO_T(0)
);
\GPIO_T[10]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(10),
O => GPIO_T(10)
);
\GPIO_T[11]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(11),
O => GPIO_T(11)
);
\GPIO_T[12]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(12),
O => GPIO_T(12)
);
\GPIO_T[13]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(13),
O => GPIO_T(13)
);
\GPIO_T[14]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(14),
O => GPIO_T(14)
);
\GPIO_T[15]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(15),
O => GPIO_T(15)
);
\GPIO_T[16]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(16),
O => GPIO_T(16)
);
\GPIO_T[17]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(17),
O => GPIO_T(17)
);
\GPIO_T[18]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(18),
O => GPIO_T(18)
);
\GPIO_T[19]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(19),
O => GPIO_T(19)
);
\GPIO_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(1),
O => GPIO_T(1)
);
\GPIO_T[20]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(20),
O => GPIO_T(20)
);
\GPIO_T[21]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(21),
O => GPIO_T(21)
);
\GPIO_T[22]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(22),
O => GPIO_T(22)
);
\GPIO_T[23]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(23),
O => GPIO_T(23)
);
\GPIO_T[24]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(24),
O => GPIO_T(24)
);
\GPIO_T[25]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(25),
O => GPIO_T(25)
);
\GPIO_T[26]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(26),
O => GPIO_T(26)
);
\GPIO_T[27]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(27),
O => GPIO_T(27)
);
\GPIO_T[28]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(28),
O => GPIO_T(28)
);
\GPIO_T[29]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(29),
O => GPIO_T(29)
);
\GPIO_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(2),
O => GPIO_T(2)
);
\GPIO_T[30]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(30),
O => GPIO_T(30)
);
\GPIO_T[31]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(31),
O => GPIO_T(31)
);
\GPIO_T[32]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(32),
O => GPIO_T(32)
);
\GPIO_T[33]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(33),
O => GPIO_T(33)
);
\GPIO_T[34]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(34),
O => GPIO_T(34)
);
\GPIO_T[35]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(35),
O => GPIO_T(35)
);
\GPIO_T[36]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(36),
O => GPIO_T(36)
);
\GPIO_T[37]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(37),
O => GPIO_T(37)
);
\GPIO_T[38]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(38),
O => GPIO_T(38)
);
\GPIO_T[39]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(39),
O => GPIO_T(39)
);
\GPIO_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(3),
O => GPIO_T(3)
);
\GPIO_T[40]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(40),
O => GPIO_T(40)
);
\GPIO_T[41]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(41),
O => GPIO_T(41)
);
\GPIO_T[42]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(42),
O => GPIO_T(42)
);
\GPIO_T[43]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(43),
O => GPIO_T(43)
);
\GPIO_T[44]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(44),
O => GPIO_T(44)
);
\GPIO_T[45]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(45),
O => GPIO_T(45)
);
\GPIO_T[46]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(46),
O => GPIO_T(46)
);
\GPIO_T[47]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(47),
O => GPIO_T(47)
);
\GPIO_T[48]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(48),
O => GPIO_T(48)
);
\GPIO_T[49]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(49),
O => GPIO_T(49)
);
\GPIO_T[4]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(4),
O => GPIO_T(4)
);
\GPIO_T[50]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(50),
O => GPIO_T(50)
);
\GPIO_T[51]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(51),
O => GPIO_T(51)
);
\GPIO_T[52]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(52),
O => GPIO_T(52)
);
\GPIO_T[53]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(53),
O => GPIO_T(53)
);
\GPIO_T[54]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(54),
O => GPIO_T(54)
);
\GPIO_T[55]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(55),
O => GPIO_T(55)
);
\GPIO_T[56]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(56),
O => GPIO_T(56)
);
\GPIO_T[57]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(57),
O => GPIO_T(57)
);
\GPIO_T[58]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(58),
O => GPIO_T(58)
);
\GPIO_T[59]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(59),
O => GPIO_T(59)
);
\GPIO_T[5]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(5),
O => GPIO_T(5)
);
\GPIO_T[60]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(60),
O => GPIO_T(60)
);
\GPIO_T[61]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(61),
O => GPIO_T(61)
);
\GPIO_T[62]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(62),
O => GPIO_T(62)
);
\GPIO_T[63]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(63),
O => GPIO_T(63)
);
\GPIO_T[6]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(6),
O => GPIO_T(6)
);
\GPIO_T[7]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(7),
O => GPIO_T(7)
);
\GPIO_T[8]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(8),
O => GPIO_T(8)
);
\GPIO_T[9]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(9),
O => GPIO_T(9)
);
I2C0_SCL_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C0_SCL_T_n,
O => I2C0_SCL_T
);
I2C0_SDA_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C0_SDA_T_n,
O => I2C0_SDA_T
);
I2C1_SCL_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C1_SCL_T_n,
O => I2C1_SCL_T
);
I2C1_SDA_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C1_SDA_T_n,
O => I2C1_SDA_T
);
PS7_i: unisim.vcomponents.PS7
port map (
DDRA(14 downto 0) => buffered_DDR_Addr(14 downto 0),
DDRARB(3 downto 0) => DDR_ARB(3 downto 0),
DDRBA(2 downto 0) => buffered_DDR_BankAddr(2 downto 0),
DDRCASB => buffered_DDR_CAS_n,
DDRCKE => buffered_DDR_CKE,
DDRCKN => buffered_DDR_Clk_n,
DDRCKP => buffered_DDR_Clk,
DDRCSB => buffered_DDR_CS_n,
DDRDM(3 downto 0) => buffered_DDR_DM(3 downto 0),
DDRDQ(31 downto 0) => buffered_DDR_DQ(31 downto 0),
DDRDQSN(3 downto 0) => buffered_DDR_DQS_n(3 downto 0),
DDRDQSP(3 downto 0) => buffered_DDR_DQS(3 downto 0),
DDRDRSTB => buffered_DDR_DRSTB,
DDRODT => buffered_DDR_ODT,
DDRRASB => buffered_DDR_RAS_n,
DDRVRN => buffered_DDR_VRN,
DDRVRP => buffered_DDR_VRP,
DDRWEB => buffered_DDR_WEB,
DMA0ACLK => DMA0_ACLK,
DMA0DAREADY => DMA0_DAREADY,
DMA0DATYPE(1 downto 0) => DMA0_DATYPE(1 downto 0),
DMA0DAVALID => DMA0_DAVALID,
DMA0DRLAST => DMA0_DRLAST,
DMA0DRREADY => DMA0_DRREADY,
DMA0DRTYPE(1 downto 0) => DMA0_DRTYPE(1 downto 0),
DMA0DRVALID => DMA0_DRVALID,
DMA0RSTN => DMA0_RSTN,
DMA1ACLK => DMA1_ACLK,
DMA1DAREADY => DMA1_DAREADY,
DMA1DATYPE(1 downto 0) => DMA1_DATYPE(1 downto 0),
DMA1DAVALID => DMA1_DAVALID,
DMA1DRLAST => DMA1_DRLAST,
DMA1DRREADY => DMA1_DRREADY,
DMA1DRTYPE(1 downto 0) => DMA1_DRTYPE(1 downto 0),
DMA1DRVALID => DMA1_DRVALID,
DMA1RSTN => DMA1_RSTN,
DMA2ACLK => DMA2_ACLK,
DMA2DAREADY => DMA2_DAREADY,
DMA2DATYPE(1 downto 0) => DMA2_DATYPE(1 downto 0),
DMA2DAVALID => DMA2_DAVALID,
DMA2DRLAST => DMA2_DRLAST,
DMA2DRREADY => DMA2_DRREADY,
DMA2DRTYPE(1 downto 0) => DMA2_DRTYPE(1 downto 0),
DMA2DRVALID => DMA2_DRVALID,
DMA2RSTN => DMA2_RSTN,
DMA3ACLK => DMA3_ACLK,
DMA3DAREADY => DMA3_DAREADY,
DMA3DATYPE(1 downto 0) => DMA3_DATYPE(1 downto 0),
DMA3DAVALID => DMA3_DAVALID,
DMA3DRLAST => DMA3_DRLAST,
DMA3DRREADY => DMA3_DRREADY,
DMA3DRTYPE(1 downto 0) => DMA3_DRTYPE(1 downto 0),
DMA3DRVALID => DMA3_DRVALID,
DMA3RSTN => DMA3_RSTN,
EMIOCAN0PHYRX => CAN0_PHY_RX,
EMIOCAN0PHYTX => CAN0_PHY_TX,
EMIOCAN1PHYRX => CAN1_PHY_RX,
EMIOCAN1PHYTX => CAN1_PHY_TX,
EMIOENET0EXTINTIN => ENET0_EXT_INTIN,
EMIOENET0GMIICOL => '0',
EMIOENET0GMIICRS => '0',
EMIOENET0GMIIRXCLK => ENET0_GMII_RX_CLK,
EMIOENET0GMIIRXD(7 downto 0) => B"00000000",
EMIOENET0GMIIRXDV => '0',
EMIOENET0GMIIRXER => '0',
EMIOENET0GMIITXCLK => ENET0_GMII_TX_CLK,
EMIOENET0GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED(7 downto 0),
EMIOENET0GMIITXEN => NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED,
EMIOENET0GMIITXER => NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED,
EMIOENET0MDIOI => ENET0_MDIO_I,
EMIOENET0MDIOMDC => ENET0_MDIO_MDC,
EMIOENET0MDIOO => ENET0_MDIO_O,
EMIOENET0MDIOTN => ENET0_MDIO_T_n,
EMIOENET0PTPDELAYREQRX => ENET0_PTP_DELAY_REQ_RX,
EMIOENET0PTPDELAYREQTX => ENET0_PTP_DELAY_REQ_TX,
EMIOENET0PTPPDELAYREQRX => ENET0_PTP_PDELAY_REQ_RX,
EMIOENET0PTPPDELAYREQTX => ENET0_PTP_PDELAY_REQ_TX,
EMIOENET0PTPPDELAYRESPRX => ENET0_PTP_PDELAY_RESP_RX,
EMIOENET0PTPPDELAYRESPTX => ENET0_PTP_PDELAY_RESP_TX,
EMIOENET0PTPSYNCFRAMERX => ENET0_PTP_SYNC_FRAME_RX,
EMIOENET0PTPSYNCFRAMETX => ENET0_PTP_SYNC_FRAME_TX,
EMIOENET0SOFRX => ENET0_SOF_RX,
EMIOENET0SOFTX => ENET0_SOF_TX,
EMIOENET1EXTINTIN => ENET1_EXT_INTIN,
EMIOENET1GMIICOL => '0',
EMIOENET1GMIICRS => '0',
EMIOENET1GMIIRXCLK => ENET1_GMII_RX_CLK,
EMIOENET1GMIIRXD(7 downto 0) => B"00000000",
EMIOENET1GMIIRXDV => '0',
EMIOENET1GMIIRXER => '0',
EMIOENET1GMIITXCLK => ENET1_GMII_TX_CLK,
EMIOENET1GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED(7 downto 0),
EMIOENET1GMIITXEN => NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED,
EMIOENET1GMIITXER => NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED,
EMIOENET1MDIOI => ENET1_MDIO_I,
EMIOENET1MDIOMDC => ENET1_MDIO_MDC,
EMIOENET1MDIOO => ENET1_MDIO_O,
EMIOENET1MDIOTN => ENET1_MDIO_T_n,
EMIOENET1PTPDELAYREQRX => ENET1_PTP_DELAY_REQ_RX,
EMIOENET1PTPDELAYREQTX => ENET1_PTP_DELAY_REQ_TX,
EMIOENET1PTPPDELAYREQRX => ENET1_PTP_PDELAY_REQ_RX,
EMIOENET1PTPPDELAYREQTX => ENET1_PTP_PDELAY_REQ_TX,
EMIOENET1PTPPDELAYRESPRX => ENET1_PTP_PDELAY_RESP_RX,
EMIOENET1PTPPDELAYRESPTX => ENET1_PTP_PDELAY_RESP_TX,
EMIOENET1PTPSYNCFRAMERX => ENET1_PTP_SYNC_FRAME_RX,
EMIOENET1PTPSYNCFRAMETX => ENET1_PTP_SYNC_FRAME_TX,
EMIOENET1SOFRX => ENET1_SOF_RX,
EMIOENET1SOFTX => ENET1_SOF_TX,
EMIOGPIOI(63 downto 0) => GPIO_I(63 downto 0),
EMIOGPIOO(63 downto 0) => GPIO_O(63 downto 0),
EMIOGPIOTN(63 downto 0) => gpio_out_t_n(63 downto 0),
EMIOI2C0SCLI => I2C0_SCL_I,
EMIOI2C0SCLO => I2C0_SCL_O,
EMIOI2C0SCLTN => I2C0_SCL_T_n,
EMIOI2C0SDAI => I2C0_SDA_I,
EMIOI2C0SDAO => I2C0_SDA_O,
EMIOI2C0SDATN => I2C0_SDA_T_n,
EMIOI2C1SCLI => I2C1_SCL_I,
EMIOI2C1SCLO => I2C1_SCL_O,
EMIOI2C1SCLTN => I2C1_SCL_T_n,
EMIOI2C1SDAI => I2C1_SDA_I,
EMIOI2C1SDAO => I2C1_SDA_O,
EMIOI2C1SDATN => I2C1_SDA_T_n,
EMIOPJTAGTCK => PJTAG_TCK,
EMIOPJTAGTDI => PJTAG_TDI,
EMIOPJTAGTDO => NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED,
EMIOPJTAGTDTN => NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED,
EMIOPJTAGTMS => PJTAG_TMS,
EMIOSDIO0BUSPOW => SDIO0_BUSPOW,
EMIOSDIO0BUSVOLT(2 downto 0) => SDIO0_BUSVOLT(2 downto 0),
EMIOSDIO0CDN => SDIO0_CDN,
EMIOSDIO0CLK => SDIO0_CLK,
EMIOSDIO0CLKFB => SDIO0_CLK_FB,
EMIOSDIO0CMDI => SDIO0_CMD_I,
EMIOSDIO0CMDO => SDIO0_CMD_O,
EMIOSDIO0CMDTN => SDIO0_CMD_T_n,
EMIOSDIO0DATAI(3 downto 0) => SDIO0_DATA_I(3 downto 0),
EMIOSDIO0DATAO(3 downto 0) => SDIO0_DATA_O(3 downto 0),
EMIOSDIO0DATATN(3 downto 0) => SDIO0_DATA_T_n(3 downto 0),
EMIOSDIO0LED => SDIO0_LED,
EMIOSDIO0WP => SDIO0_WP,
EMIOSDIO1BUSPOW => SDIO1_BUSPOW,
EMIOSDIO1BUSVOLT(2 downto 0) => SDIO1_BUSVOLT(2 downto 0),
EMIOSDIO1CDN => SDIO1_CDN,
EMIOSDIO1CLK => SDIO1_CLK,
EMIOSDIO1CLKFB => SDIO1_CLK_FB,
EMIOSDIO1CMDI => SDIO1_CMD_I,
EMIOSDIO1CMDO => SDIO1_CMD_O,
EMIOSDIO1CMDTN => SDIO1_CMD_T_n,
EMIOSDIO1DATAI(3 downto 0) => SDIO1_DATA_I(3 downto 0),
EMIOSDIO1DATAO(3 downto 0) => SDIO1_DATA_O(3 downto 0),
EMIOSDIO1DATATN(3 downto 0) => SDIO1_DATA_T_n(3 downto 0),
EMIOSDIO1LED => SDIO1_LED,
EMIOSDIO1WP => SDIO1_WP,
EMIOSPI0MI => SPI0_MISO_I,
EMIOSPI0MO => SPI0_MOSI_O,
EMIOSPI0MOTN => SPI0_MOSI_T_n,
EMIOSPI0SCLKI => SPI0_SCLK_I,
EMIOSPI0SCLKO => SPI0_SCLK_O,
EMIOSPI0SCLKTN => SPI0_SCLK_T_n,
EMIOSPI0SI => SPI0_MOSI_I,
EMIOSPI0SO => SPI0_MISO_O,
EMIOSPI0SSIN => SPI0_SS_I,
EMIOSPI0SSNTN => SPI0_SS_T_n,
EMIOSPI0SSON(2) => SPI0_SS2_O,
EMIOSPI0SSON(1) => SPI0_SS1_O,
EMIOSPI0SSON(0) => SPI0_SS_O,
EMIOSPI0STN => SPI0_MISO_T_n,
EMIOSPI1MI => SPI1_MISO_I,
EMIOSPI1MO => SPI1_MOSI_O,
EMIOSPI1MOTN => SPI1_MOSI_T_n,
EMIOSPI1SCLKI => SPI1_SCLK_I,
EMIOSPI1SCLKO => SPI1_SCLK_O,
EMIOSPI1SCLKTN => SPI1_SCLK_T_n,
EMIOSPI1SI => SPI1_MOSI_I,
EMIOSPI1SO => SPI1_MISO_O,
EMIOSPI1SSIN => SPI1_SS_I,
EMIOSPI1SSNTN => SPI1_SS_T_n,
EMIOSPI1SSON(2) => SPI1_SS2_O,
EMIOSPI1SSON(1) => SPI1_SS1_O,
EMIOSPI1SSON(0) => SPI1_SS_O,
EMIOSPI1STN => SPI1_MISO_T_n,
EMIOSRAMINTIN => SRAM_INTIN,
EMIOTRACECLK => TRACE_CLK,
EMIOTRACECTL => NLW_PS7_i_EMIOTRACECTL_UNCONNECTED,
EMIOTRACEDATA(31 downto 0) => NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED(31 downto 0),
EMIOTTC0CLKI(2) => TTC0_CLK2_IN,
EMIOTTC0CLKI(1) => TTC0_CLK1_IN,
EMIOTTC0CLKI(0) => TTC0_CLK0_IN,
EMIOTTC0WAVEO(2) => TTC0_WAVE2_OUT,
EMIOTTC0WAVEO(1) => TTC0_WAVE1_OUT,
EMIOTTC0WAVEO(0) => TTC0_WAVE0_OUT,
EMIOTTC1CLKI(2) => TTC1_CLK2_IN,
EMIOTTC1CLKI(1) => TTC1_CLK1_IN,
EMIOTTC1CLKI(0) => TTC1_CLK0_IN,
EMIOTTC1WAVEO(2) => TTC1_WAVE2_OUT,
EMIOTTC1WAVEO(1) => TTC1_WAVE1_OUT,
EMIOTTC1WAVEO(0) => TTC1_WAVE0_OUT,
EMIOUART0CTSN => UART0_CTSN,
EMIOUART0DCDN => UART0_DCDN,
EMIOUART0DSRN => UART0_DSRN,
EMIOUART0DTRN => UART0_DTRN,
EMIOUART0RIN => UART0_RIN,
EMIOUART0RTSN => UART0_RTSN,
EMIOUART0RX => UART0_RX,
EMIOUART0TX => UART0_TX,
EMIOUART1CTSN => UART1_CTSN,
EMIOUART1DCDN => UART1_DCDN,
EMIOUART1DSRN => UART1_DSRN,
EMIOUART1DTRN => UART1_DTRN,
EMIOUART1RIN => UART1_RIN,
EMIOUART1RTSN => UART1_RTSN,
EMIOUART1RX => UART1_RX,
EMIOUART1TX => UART1_TX,
EMIOUSB0PORTINDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0),
EMIOUSB0VBUSPWRFAULT => USB0_VBUS_PWRFAULT,
EMIOUSB0VBUSPWRSELECT => USB0_VBUS_PWRSELECT,
EMIOUSB1PORTINDCTL(1 downto 0) => USB1_PORT_INDCTL(1 downto 0),
EMIOUSB1VBUSPWRFAULT => USB1_VBUS_PWRFAULT,
EMIOUSB1VBUSPWRSELECT => USB1_VBUS_PWRSELECT,
EMIOWDTCLKI => WDT_CLK_IN,
EMIOWDTRSTO => WDT_RST_OUT,
EVENTEVENTI => EVENT_EVENTI,
EVENTEVENTO => EVENT_EVENTO,
EVENTSTANDBYWFE(1 downto 0) => EVENT_STANDBYWFE(1 downto 0),
EVENTSTANDBYWFI(1 downto 0) => EVENT_STANDBYWFI(1 downto 0),
FCLKCLK(3) => FCLK_CLK3,
FCLKCLK(2) => FCLK_CLK2,
FCLKCLK(1) => FCLK_CLK1,
FCLKCLK(0) => FCLK_CLK_unbuffered(0),
FCLKCLKTRIGN(3 downto 0) => B"0000",
FCLKRESETN(3) => FCLK_RESET3_N,
FCLKRESETN(2) => FCLK_RESET2_N,
FCLKRESETN(1) => FCLK_RESET1_N,
FCLKRESETN(0) => FCLK_RESET0_N,
FPGAIDLEN => FPGA_IDLE_N,
FTMDTRACEINATID(3 downto 0) => B"0000",
FTMDTRACEINCLOCK => FTMD_TRACEIN_CLK,
FTMDTRACEINDATA(31 downto 0) => B"00000000000000000000000000000000",
FTMDTRACEINVALID => '0',
FTMTF2PDEBUG(31 downto 0) => FTMT_F2P_DEBUG(31 downto 0),
FTMTF2PTRIG(3) => FTMT_F2P_TRIG_3,
FTMTF2PTRIG(2) => FTMT_F2P_TRIG_2,
FTMTF2PTRIG(1) => FTMT_F2P_TRIG_1,
FTMTF2PTRIG(0) => FTMT_F2P_TRIG_0,
FTMTF2PTRIGACK(3) => FTMT_F2P_TRIGACK_3,
FTMTF2PTRIGACK(2) => FTMT_F2P_TRIGACK_2,
FTMTF2PTRIGACK(1) => FTMT_F2P_TRIGACK_1,
FTMTF2PTRIGACK(0) => FTMT_F2P_TRIGACK_0,
FTMTP2FDEBUG(31 downto 0) => FTMT_P2F_DEBUG(31 downto 0),
FTMTP2FTRIG(3) => FTMT_P2F_TRIG_3,
FTMTP2FTRIG(2) => FTMT_P2F_TRIG_2,
FTMTP2FTRIG(1) => FTMT_P2F_TRIG_1,
FTMTP2FTRIG(0) => FTMT_P2F_TRIG_0,
FTMTP2FTRIGACK(3) => FTMT_P2F_TRIGACK_3,
FTMTP2FTRIGACK(2) => FTMT_P2F_TRIGACK_2,
FTMTP2FTRIGACK(1) => FTMT_P2F_TRIGACK_1,
FTMTP2FTRIGACK(0) => FTMT_P2F_TRIGACK_0,
IRQF2P(19) => Core1_nFIQ,
IRQF2P(18) => Core0_nFIQ,
IRQF2P(17) => Core1_nIRQ,
IRQF2P(16) => Core0_nIRQ,
IRQF2P(15 downto 1) => B"000000000000000",
IRQF2P(0) => IRQ_F2P(0),
IRQP2F(28) => IRQ_P2F_DMAC_ABORT,
IRQP2F(27) => IRQ_P2F_DMAC7,
IRQP2F(26) => IRQ_P2F_DMAC6,
IRQP2F(25) => IRQ_P2F_DMAC5,
IRQP2F(24) => IRQ_P2F_DMAC4,
IRQP2F(23) => IRQ_P2F_DMAC3,
IRQP2F(22) => IRQ_P2F_DMAC2,
IRQP2F(21) => IRQ_P2F_DMAC1,
IRQP2F(20) => IRQ_P2F_DMAC0,
IRQP2F(19) => IRQ_P2F_SMC,
IRQP2F(18) => IRQ_P2F_QSPI,
IRQP2F(17) => IRQ_P2F_CTI,
IRQP2F(16) => IRQ_P2F_GPIO,
IRQP2F(15) => IRQ_P2F_USB0,
IRQP2F(14) => IRQ_P2F_ENET0,
IRQP2F(13) => IRQ_P2F_ENET_WAKE0,
IRQP2F(12) => IRQ_P2F_SDIO0,
IRQP2F(11) => IRQ_P2F_I2C0,
IRQP2F(10) => IRQ_P2F_SPI0,
IRQP2F(9) => IRQ_P2F_UART0,
IRQP2F(8) => IRQ_P2F_CAN0,
IRQP2F(7) => IRQ_P2F_USB1,
IRQP2F(6) => IRQ_P2F_ENET1,
IRQP2F(5) => IRQ_P2F_ENET_WAKE1,
IRQP2F(4) => IRQ_P2F_SDIO1,
IRQP2F(3) => IRQ_P2F_I2C1,
IRQP2F(2) => IRQ_P2F_SPI1,
IRQP2F(1) => IRQ_P2F_UART1,
IRQP2F(0) => IRQ_P2F_CAN1,
MAXIGP0ACLK => M_AXI_GP0_ACLK,
MAXIGP0ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0),
MAXIGP0ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0),
MAXIGP0ARCACHE(3 downto 2) => \^m_axi_gp0_arcache\(3 downto 2),
MAXIGP0ARCACHE(1) => NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED(1),
MAXIGP0ARCACHE(0) => \^m_axi_gp0_arcache\(0),
MAXIGP0ARESETN => M_AXI_GP0_ARESETN,
MAXIGP0ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0),
MAXIGP0ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0),
MAXIGP0ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0),
MAXIGP0ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0),
MAXIGP0ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0),
MAXIGP0ARREADY => M_AXI_GP0_ARREADY,
MAXIGP0ARSIZE(1 downto 0) => \^m_axi_gp0_arsize\(1 downto 0),
MAXIGP0ARVALID => M_AXI_GP0_ARVALID,
MAXIGP0AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0),
MAXIGP0AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0),
MAXIGP0AWCACHE(3 downto 2) => \^m_axi_gp0_awcache\(3 downto 2),
MAXIGP0AWCACHE(1) => NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED(1),
MAXIGP0AWCACHE(0) => \^m_axi_gp0_awcache\(0),
MAXIGP0AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0),
MAXIGP0AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0),
MAXIGP0AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0),
MAXIGP0AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0),
MAXIGP0AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0),
MAXIGP0AWREADY => M_AXI_GP0_AWREADY,
MAXIGP0AWSIZE(1 downto 0) => \^m_axi_gp0_awsize\(1 downto 0),
MAXIGP0AWVALID => M_AXI_GP0_AWVALID,
MAXIGP0BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0),
MAXIGP0BREADY => M_AXI_GP0_BREADY,
MAXIGP0BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0),
MAXIGP0BVALID => M_AXI_GP0_BVALID,
MAXIGP0RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0),
MAXIGP0RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0),
MAXIGP0RLAST => M_AXI_GP0_RLAST,
MAXIGP0RREADY => M_AXI_GP0_RREADY,
MAXIGP0RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0),
MAXIGP0RVALID => M_AXI_GP0_RVALID,
MAXIGP0WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0),
MAXIGP0WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0),
MAXIGP0WLAST => M_AXI_GP0_WLAST,
MAXIGP0WREADY => M_AXI_GP0_WREADY,
MAXIGP0WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0),
MAXIGP0WVALID => M_AXI_GP0_WVALID,
MAXIGP1ACLK => M_AXI_GP1_ACLK,
MAXIGP1ARADDR(31 downto 0) => M_AXI_GP1_ARADDR(31 downto 0),
MAXIGP1ARBURST(1 downto 0) => M_AXI_GP1_ARBURST(1 downto 0),
MAXIGP1ARCACHE(3 downto 2) => \^m_axi_gp1_arcache\(3 downto 2),
MAXIGP1ARCACHE(1) => NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED(1),
MAXIGP1ARCACHE(0) => \^m_axi_gp1_arcache\(0),
MAXIGP1ARESETN => M_AXI_GP1_ARESETN,
MAXIGP1ARID(11 downto 0) => M_AXI_GP1_ARID(11 downto 0),
MAXIGP1ARLEN(3 downto 0) => M_AXI_GP1_ARLEN(3 downto 0),
MAXIGP1ARLOCK(1 downto 0) => M_AXI_GP1_ARLOCK(1 downto 0),
MAXIGP1ARPROT(2 downto 0) => M_AXI_GP1_ARPROT(2 downto 0),
MAXIGP1ARQOS(3 downto 0) => M_AXI_GP1_ARQOS(3 downto 0),
MAXIGP1ARREADY => M_AXI_GP1_ARREADY,
MAXIGP1ARSIZE(1 downto 0) => \^m_axi_gp1_arsize\(1 downto 0),
MAXIGP1ARVALID => M_AXI_GP1_ARVALID,
MAXIGP1AWADDR(31 downto 0) => M_AXI_GP1_AWADDR(31 downto 0),
MAXIGP1AWBURST(1 downto 0) => M_AXI_GP1_AWBURST(1 downto 0),
MAXIGP1AWCACHE(3 downto 2) => \^m_axi_gp1_awcache\(3 downto 2),
MAXIGP1AWCACHE(1) => NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED(1),
MAXIGP1AWCACHE(0) => \^m_axi_gp1_awcache\(0),
MAXIGP1AWID(11 downto 0) => M_AXI_GP1_AWID(11 downto 0),
MAXIGP1AWLEN(3 downto 0) => M_AXI_GP1_AWLEN(3 downto 0),
MAXIGP1AWLOCK(1 downto 0) => M_AXI_GP1_AWLOCK(1 downto 0),
MAXIGP1AWPROT(2 downto 0) => M_AXI_GP1_AWPROT(2 downto 0),
MAXIGP1AWQOS(3 downto 0) => M_AXI_GP1_AWQOS(3 downto 0),
MAXIGP1AWREADY => M_AXI_GP1_AWREADY,
MAXIGP1AWSIZE(1 downto 0) => \^m_axi_gp1_awsize\(1 downto 0),
MAXIGP1AWVALID => M_AXI_GP1_AWVALID,
MAXIGP1BID(11 downto 0) => M_AXI_GP1_BID(11 downto 0),
MAXIGP1BREADY => M_AXI_GP1_BREADY,
MAXIGP1BRESP(1 downto 0) => M_AXI_GP1_BRESP(1 downto 0),
MAXIGP1BVALID => M_AXI_GP1_BVALID,
MAXIGP1RDATA(31 downto 0) => M_AXI_GP1_RDATA(31 downto 0),
MAXIGP1RID(11 downto 0) => M_AXI_GP1_RID(11 downto 0),
MAXIGP1RLAST => M_AXI_GP1_RLAST,
MAXIGP1RREADY => M_AXI_GP1_RREADY,
MAXIGP1RRESP(1 downto 0) => M_AXI_GP1_RRESP(1 downto 0),
MAXIGP1RVALID => M_AXI_GP1_RVALID,
MAXIGP1WDATA(31 downto 0) => M_AXI_GP1_WDATA(31 downto 0),
MAXIGP1WID(11 downto 0) => M_AXI_GP1_WID(11 downto 0),
MAXIGP1WLAST => M_AXI_GP1_WLAST,
MAXIGP1WREADY => M_AXI_GP1_WREADY,
MAXIGP1WSTRB(3 downto 0) => M_AXI_GP1_WSTRB(3 downto 0),
MAXIGP1WVALID => M_AXI_GP1_WVALID,
MIO(53 downto 0) => buffered_MIO(53 downto 0),
PSCLK => buffered_PS_CLK,
PSPORB => buffered_PS_PORB,
PSSRSTB => buffered_PS_SRSTB,
SAXIACPACLK => S_AXI_ACP_ACLK,
SAXIACPARADDR(31 downto 0) => S_AXI_ACP_ARADDR(31 downto 0),
SAXIACPARBURST(1 downto 0) => S_AXI_ACP_ARBURST(1 downto 0),
SAXIACPARCACHE(3 downto 0) => S_AXI_ACP_ARCACHE(3 downto 0),
SAXIACPARESETN => S_AXI_ACP_ARESETN,
SAXIACPARID(2 downto 0) => S_AXI_ACP_ARID(2 downto 0),
SAXIACPARLEN(3 downto 0) => S_AXI_ACP_ARLEN(3 downto 0),
SAXIACPARLOCK(1 downto 0) => S_AXI_ACP_ARLOCK(1 downto 0),
SAXIACPARPROT(2 downto 0) => S_AXI_ACP_ARPROT(2 downto 0),
SAXIACPARQOS(3 downto 0) => S_AXI_ACP_ARQOS(3 downto 0),
SAXIACPARREADY => S_AXI_ACP_ARREADY,
SAXIACPARSIZE(1 downto 0) => S_AXI_ACP_ARSIZE(1 downto 0),
SAXIACPARUSER(4 downto 0) => S_AXI_ACP_ARUSER(4 downto 0),
SAXIACPARVALID => S_AXI_ACP_ARVALID,
SAXIACPAWADDR(31 downto 0) => S_AXI_ACP_AWADDR(31 downto 0),
SAXIACPAWBURST(1 downto 0) => S_AXI_ACP_AWBURST(1 downto 0),
SAXIACPAWCACHE(3 downto 0) => S_AXI_ACP_AWCACHE(3 downto 0),
SAXIACPAWID(2 downto 0) => S_AXI_ACP_AWID(2 downto 0),
SAXIACPAWLEN(3 downto 0) => S_AXI_ACP_AWLEN(3 downto 0),
SAXIACPAWLOCK(1 downto 0) => S_AXI_ACP_AWLOCK(1 downto 0),
SAXIACPAWPROT(2 downto 0) => S_AXI_ACP_AWPROT(2 downto 0),
SAXIACPAWQOS(3 downto 0) => S_AXI_ACP_AWQOS(3 downto 0),
SAXIACPAWREADY => S_AXI_ACP_AWREADY,
SAXIACPAWSIZE(1 downto 0) => S_AXI_ACP_AWSIZE(1 downto 0),
SAXIACPAWUSER(4 downto 0) => S_AXI_ACP_AWUSER(4 downto 0),
SAXIACPAWVALID => S_AXI_ACP_AWVALID,
SAXIACPBID(2 downto 0) => S_AXI_ACP_BID(2 downto 0),
SAXIACPBREADY => S_AXI_ACP_BREADY,
SAXIACPBRESP(1 downto 0) => S_AXI_ACP_BRESP(1 downto 0),
SAXIACPBVALID => S_AXI_ACP_BVALID,
SAXIACPRDATA(63 downto 0) => S_AXI_ACP_RDATA(63 downto 0),
SAXIACPRID(2 downto 0) => S_AXI_ACP_RID(2 downto 0),
SAXIACPRLAST => S_AXI_ACP_RLAST,
SAXIACPRREADY => S_AXI_ACP_RREADY,
SAXIACPRRESP(1 downto 0) => S_AXI_ACP_RRESP(1 downto 0),
SAXIACPRVALID => S_AXI_ACP_RVALID,
SAXIACPWDATA(63 downto 0) => S_AXI_ACP_WDATA(63 downto 0),
SAXIACPWID(2 downto 0) => S_AXI_ACP_WID(2 downto 0),
SAXIACPWLAST => S_AXI_ACP_WLAST,
SAXIACPWREADY => S_AXI_ACP_WREADY,
SAXIACPWSTRB(7 downto 0) => S_AXI_ACP_WSTRB(7 downto 0),
SAXIACPWVALID => S_AXI_ACP_WVALID,
SAXIGP0ACLK => S_AXI_GP0_ACLK,
SAXIGP0ARADDR(31 downto 0) => S_AXI_GP0_ARADDR(31 downto 0),
SAXIGP0ARBURST(1 downto 0) => S_AXI_GP0_ARBURST(1 downto 0),
SAXIGP0ARCACHE(3 downto 0) => S_AXI_GP0_ARCACHE(3 downto 0),
SAXIGP0ARESETN => S_AXI_GP0_ARESETN,
SAXIGP0ARID(5 downto 0) => S_AXI_GP0_ARID(5 downto 0),
SAXIGP0ARLEN(3 downto 0) => S_AXI_GP0_ARLEN(3 downto 0),
SAXIGP0ARLOCK(1 downto 0) => S_AXI_GP0_ARLOCK(1 downto 0),
SAXIGP0ARPROT(2 downto 0) => S_AXI_GP0_ARPROT(2 downto 0),
SAXIGP0ARQOS(3 downto 0) => S_AXI_GP0_ARQOS(3 downto 0),
SAXIGP0ARREADY => S_AXI_GP0_ARREADY,
SAXIGP0ARSIZE(1 downto 0) => S_AXI_GP0_ARSIZE(1 downto 0),
SAXIGP0ARVALID => S_AXI_GP0_ARVALID,
SAXIGP0AWADDR(31 downto 0) => S_AXI_GP0_AWADDR(31 downto 0),
SAXIGP0AWBURST(1 downto 0) => S_AXI_GP0_AWBURST(1 downto 0),
SAXIGP0AWCACHE(3 downto 0) => S_AXI_GP0_AWCACHE(3 downto 0),
SAXIGP0AWID(5 downto 0) => S_AXI_GP0_AWID(5 downto 0),
SAXIGP0AWLEN(3 downto 0) => S_AXI_GP0_AWLEN(3 downto 0),
SAXIGP0AWLOCK(1 downto 0) => S_AXI_GP0_AWLOCK(1 downto 0),
SAXIGP0AWPROT(2 downto 0) => S_AXI_GP0_AWPROT(2 downto 0),
SAXIGP0AWQOS(3 downto 0) => S_AXI_GP0_AWQOS(3 downto 0),
SAXIGP0AWREADY => S_AXI_GP0_AWREADY,
SAXIGP0AWSIZE(1 downto 0) => S_AXI_GP0_AWSIZE(1 downto 0),
SAXIGP0AWVALID => S_AXI_GP0_AWVALID,
SAXIGP0BID(5 downto 0) => S_AXI_GP0_BID(5 downto 0),
SAXIGP0BREADY => S_AXI_GP0_BREADY,
SAXIGP0BRESP(1 downto 0) => S_AXI_GP0_BRESP(1 downto 0),
SAXIGP0BVALID => S_AXI_GP0_BVALID,
SAXIGP0RDATA(31 downto 0) => S_AXI_GP0_RDATA(31 downto 0),
SAXIGP0RID(5 downto 0) => S_AXI_GP0_RID(5 downto 0),
SAXIGP0RLAST => S_AXI_GP0_RLAST,
SAXIGP0RREADY => S_AXI_GP0_RREADY,
SAXIGP0RRESP(1 downto 0) => S_AXI_GP0_RRESP(1 downto 0),
SAXIGP0RVALID => S_AXI_GP0_RVALID,
SAXIGP0WDATA(31 downto 0) => S_AXI_GP0_WDATA(31 downto 0),
SAXIGP0WID(5 downto 0) => S_AXI_GP0_WID(5 downto 0),
SAXIGP0WLAST => S_AXI_GP0_WLAST,
SAXIGP0WREADY => S_AXI_GP0_WREADY,
SAXIGP0WSTRB(3 downto 0) => S_AXI_GP0_WSTRB(3 downto 0),
SAXIGP0WVALID => S_AXI_GP0_WVALID,
SAXIGP1ACLK => S_AXI_GP1_ACLK,
SAXIGP1ARADDR(31 downto 0) => S_AXI_GP1_ARADDR(31 downto 0),
SAXIGP1ARBURST(1 downto 0) => S_AXI_GP1_ARBURST(1 downto 0),
SAXIGP1ARCACHE(3 downto 0) => S_AXI_GP1_ARCACHE(3 downto 0),
SAXIGP1ARESETN => S_AXI_GP1_ARESETN,
SAXIGP1ARID(5 downto 0) => S_AXI_GP1_ARID(5 downto 0),
SAXIGP1ARLEN(3 downto 0) => S_AXI_GP1_ARLEN(3 downto 0),
SAXIGP1ARLOCK(1 downto 0) => S_AXI_GP1_ARLOCK(1 downto 0),
SAXIGP1ARPROT(2 downto 0) => S_AXI_GP1_ARPROT(2 downto 0),
SAXIGP1ARQOS(3 downto 0) => S_AXI_GP1_ARQOS(3 downto 0),
SAXIGP1ARREADY => S_AXI_GP1_ARREADY,
SAXIGP1ARSIZE(1 downto 0) => S_AXI_GP1_ARSIZE(1 downto 0),
SAXIGP1ARVALID => S_AXI_GP1_ARVALID,
SAXIGP1AWADDR(31 downto 0) => S_AXI_GP1_AWADDR(31 downto 0),
SAXIGP1AWBURST(1 downto 0) => S_AXI_GP1_AWBURST(1 downto 0),
SAXIGP1AWCACHE(3 downto 0) => S_AXI_GP1_AWCACHE(3 downto 0),
SAXIGP1AWID(5 downto 0) => S_AXI_GP1_AWID(5 downto 0),
SAXIGP1AWLEN(3 downto 0) => S_AXI_GP1_AWLEN(3 downto 0),
SAXIGP1AWLOCK(1 downto 0) => S_AXI_GP1_AWLOCK(1 downto 0),
SAXIGP1AWPROT(2 downto 0) => S_AXI_GP1_AWPROT(2 downto 0),
SAXIGP1AWQOS(3 downto 0) => S_AXI_GP1_AWQOS(3 downto 0),
SAXIGP1AWREADY => S_AXI_GP1_AWREADY,
SAXIGP1AWSIZE(1 downto 0) => S_AXI_GP1_AWSIZE(1 downto 0),
SAXIGP1AWVALID => S_AXI_GP1_AWVALID,
SAXIGP1BID(5 downto 0) => S_AXI_GP1_BID(5 downto 0),
SAXIGP1BREADY => S_AXI_GP1_BREADY,
SAXIGP1BRESP(1 downto 0) => S_AXI_GP1_BRESP(1 downto 0),
SAXIGP1BVALID => S_AXI_GP1_BVALID,
SAXIGP1RDATA(31 downto 0) => S_AXI_GP1_RDATA(31 downto 0),
SAXIGP1RID(5 downto 0) => S_AXI_GP1_RID(5 downto 0),
SAXIGP1RLAST => S_AXI_GP1_RLAST,
SAXIGP1RREADY => S_AXI_GP1_RREADY,
SAXIGP1RRESP(1 downto 0) => S_AXI_GP1_RRESP(1 downto 0),
SAXIGP1RVALID => S_AXI_GP1_RVALID,
SAXIGP1WDATA(31 downto 0) => S_AXI_GP1_WDATA(31 downto 0),
SAXIGP1WID(5 downto 0) => S_AXI_GP1_WID(5 downto 0),
SAXIGP1WLAST => S_AXI_GP1_WLAST,
SAXIGP1WREADY => S_AXI_GP1_WREADY,
SAXIGP1WSTRB(3 downto 0) => S_AXI_GP1_WSTRB(3 downto 0),
SAXIGP1WVALID => S_AXI_GP1_WVALID,
SAXIHP0ACLK => S_AXI_HP0_ACLK,
SAXIHP0ARADDR(31 downto 0) => S_AXI_HP0_ARADDR(31 downto 0),
SAXIHP0ARBURST(1 downto 0) => S_AXI_HP0_ARBURST(1 downto 0),
SAXIHP0ARCACHE(3 downto 0) => S_AXI_HP0_ARCACHE(3 downto 0),
SAXIHP0ARESETN => S_AXI_HP0_ARESETN,
SAXIHP0ARID(5 downto 0) => S_AXI_HP0_ARID(5 downto 0),
SAXIHP0ARLEN(3 downto 0) => S_AXI_HP0_ARLEN(3 downto 0),
SAXIHP0ARLOCK(1 downto 0) => S_AXI_HP0_ARLOCK(1 downto 0),
SAXIHP0ARPROT(2 downto 0) => S_AXI_HP0_ARPROT(2 downto 0),
SAXIHP0ARQOS(3 downto 0) => S_AXI_HP0_ARQOS(3 downto 0),
SAXIHP0ARREADY => S_AXI_HP0_ARREADY,
SAXIHP0ARSIZE(1 downto 0) => S_AXI_HP0_ARSIZE(1 downto 0),
SAXIHP0ARVALID => S_AXI_HP0_ARVALID,
SAXIHP0AWADDR(31 downto 0) => S_AXI_HP0_AWADDR(31 downto 0),
SAXIHP0AWBURST(1 downto 0) => S_AXI_HP0_AWBURST(1 downto 0),
SAXIHP0AWCACHE(3 downto 0) => S_AXI_HP0_AWCACHE(3 downto 0),
SAXIHP0AWID(5 downto 0) => S_AXI_HP0_AWID(5 downto 0),
SAXIHP0AWLEN(3 downto 0) => S_AXI_HP0_AWLEN(3 downto 0),
SAXIHP0AWLOCK(1 downto 0) => S_AXI_HP0_AWLOCK(1 downto 0),
SAXIHP0AWPROT(2 downto 0) => S_AXI_HP0_AWPROT(2 downto 0),
SAXIHP0AWQOS(3 downto 0) => S_AXI_HP0_AWQOS(3 downto 0),
SAXIHP0AWREADY => S_AXI_HP0_AWREADY,
SAXIHP0AWSIZE(1 downto 0) => S_AXI_HP0_AWSIZE(1 downto 0),
SAXIHP0AWVALID => S_AXI_HP0_AWVALID,
SAXIHP0BID(5 downto 0) => S_AXI_HP0_BID(5 downto 0),
SAXIHP0BREADY => S_AXI_HP0_BREADY,
SAXIHP0BRESP(1 downto 0) => S_AXI_HP0_BRESP(1 downto 0),
SAXIHP0BVALID => S_AXI_HP0_BVALID,
SAXIHP0RACOUNT(2 downto 0) => S_AXI_HP0_RACOUNT(2 downto 0),
SAXIHP0RCOUNT(7 downto 0) => S_AXI_HP0_RCOUNT(7 downto 0),
SAXIHP0RDATA(63 downto 0) => S_AXI_HP0_RDATA(63 downto 0),
SAXIHP0RDISSUECAP1EN => S_AXI_HP0_RDISSUECAP1_EN,
SAXIHP0RID(5 downto 0) => S_AXI_HP0_RID(5 downto 0),
SAXIHP0RLAST => S_AXI_HP0_RLAST,
SAXIHP0RREADY => S_AXI_HP0_RREADY,
SAXIHP0RRESP(1 downto 0) => S_AXI_HP0_RRESP(1 downto 0),
SAXIHP0RVALID => S_AXI_HP0_RVALID,
SAXIHP0WACOUNT(5 downto 0) => S_AXI_HP0_WACOUNT(5 downto 0),
SAXIHP0WCOUNT(7 downto 0) => S_AXI_HP0_WCOUNT(7 downto 0),
SAXIHP0WDATA(63 downto 0) => S_AXI_HP0_WDATA(63 downto 0),
SAXIHP0WID(5 downto 0) => S_AXI_HP0_WID(5 downto 0),
SAXIHP0WLAST => S_AXI_HP0_WLAST,
SAXIHP0WREADY => S_AXI_HP0_WREADY,
SAXIHP0WRISSUECAP1EN => S_AXI_HP0_WRISSUECAP1_EN,
SAXIHP0WSTRB(7 downto 0) => S_AXI_HP0_WSTRB(7 downto 0),
SAXIHP0WVALID => S_AXI_HP0_WVALID,
SAXIHP1ACLK => S_AXI_HP1_ACLK,
SAXIHP1ARADDR(31 downto 0) => S_AXI_HP1_ARADDR(31 downto 0),
SAXIHP1ARBURST(1 downto 0) => S_AXI_HP1_ARBURST(1 downto 0),
SAXIHP1ARCACHE(3 downto 0) => S_AXI_HP1_ARCACHE(3 downto 0),
SAXIHP1ARESETN => S_AXI_HP1_ARESETN,
SAXIHP1ARID(5 downto 0) => S_AXI_HP1_ARID(5 downto 0),
SAXIHP1ARLEN(3 downto 0) => S_AXI_HP1_ARLEN(3 downto 0),
SAXIHP1ARLOCK(1 downto 0) => S_AXI_HP1_ARLOCK(1 downto 0),
SAXIHP1ARPROT(2 downto 0) => S_AXI_HP1_ARPROT(2 downto 0),
SAXIHP1ARQOS(3 downto 0) => S_AXI_HP1_ARQOS(3 downto 0),
SAXIHP1ARREADY => S_AXI_HP1_ARREADY,
SAXIHP1ARSIZE(1 downto 0) => S_AXI_HP1_ARSIZE(1 downto 0),
SAXIHP1ARVALID => S_AXI_HP1_ARVALID,
SAXIHP1AWADDR(31 downto 0) => S_AXI_HP1_AWADDR(31 downto 0),
SAXIHP1AWBURST(1 downto 0) => S_AXI_HP1_AWBURST(1 downto 0),
SAXIHP1AWCACHE(3 downto 0) => S_AXI_HP1_AWCACHE(3 downto 0),
SAXIHP1AWID(5 downto 0) => S_AXI_HP1_AWID(5 downto 0),
SAXIHP1AWLEN(3 downto 0) => S_AXI_HP1_AWLEN(3 downto 0),
SAXIHP1AWLOCK(1 downto 0) => S_AXI_HP1_AWLOCK(1 downto 0),
SAXIHP1AWPROT(2 downto 0) => S_AXI_HP1_AWPROT(2 downto 0),
SAXIHP1AWQOS(3 downto 0) => S_AXI_HP1_AWQOS(3 downto 0),
SAXIHP1AWREADY => S_AXI_HP1_AWREADY,
SAXIHP1AWSIZE(1 downto 0) => S_AXI_HP1_AWSIZE(1 downto 0),
SAXIHP1AWVALID => S_AXI_HP1_AWVALID,
SAXIHP1BID(5 downto 0) => S_AXI_HP1_BID(5 downto 0),
SAXIHP1BREADY => S_AXI_HP1_BREADY,
SAXIHP1BRESP(1 downto 0) => S_AXI_HP1_BRESP(1 downto 0),
SAXIHP1BVALID => S_AXI_HP1_BVALID,
SAXIHP1RACOUNT(2 downto 0) => S_AXI_HP1_RACOUNT(2 downto 0),
SAXIHP1RCOUNT(7 downto 0) => S_AXI_HP1_RCOUNT(7 downto 0),
SAXIHP1RDATA(63 downto 0) => S_AXI_HP1_RDATA(63 downto 0),
SAXIHP1RDISSUECAP1EN => S_AXI_HP1_RDISSUECAP1_EN,
SAXIHP1RID(5 downto 0) => S_AXI_HP1_RID(5 downto 0),
SAXIHP1RLAST => S_AXI_HP1_RLAST,
SAXIHP1RREADY => S_AXI_HP1_RREADY,
SAXIHP1RRESP(1 downto 0) => S_AXI_HP1_RRESP(1 downto 0),
SAXIHP1RVALID => S_AXI_HP1_RVALID,
SAXIHP1WACOUNT(5 downto 0) => S_AXI_HP1_WACOUNT(5 downto 0),
SAXIHP1WCOUNT(7 downto 0) => S_AXI_HP1_WCOUNT(7 downto 0),
SAXIHP1WDATA(63 downto 0) => S_AXI_HP1_WDATA(63 downto 0),
SAXIHP1WID(5 downto 0) => S_AXI_HP1_WID(5 downto 0),
SAXIHP1WLAST => S_AXI_HP1_WLAST,
SAXIHP1WREADY => S_AXI_HP1_WREADY,
SAXIHP1WRISSUECAP1EN => S_AXI_HP1_WRISSUECAP1_EN,
SAXIHP1WSTRB(7 downto 0) => S_AXI_HP1_WSTRB(7 downto 0),
SAXIHP1WVALID => S_AXI_HP1_WVALID,
SAXIHP2ACLK => S_AXI_HP2_ACLK,
SAXIHP2ARADDR(31 downto 0) => S_AXI_HP2_ARADDR(31 downto 0),
SAXIHP2ARBURST(1 downto 0) => S_AXI_HP2_ARBURST(1 downto 0),
SAXIHP2ARCACHE(3 downto 0) => S_AXI_HP2_ARCACHE(3 downto 0),
SAXIHP2ARESETN => S_AXI_HP2_ARESETN,
SAXIHP2ARID(5 downto 0) => S_AXI_HP2_ARID(5 downto 0),
SAXIHP2ARLEN(3 downto 0) => S_AXI_HP2_ARLEN(3 downto 0),
SAXIHP2ARLOCK(1 downto 0) => S_AXI_HP2_ARLOCK(1 downto 0),
SAXIHP2ARPROT(2 downto 0) => S_AXI_HP2_ARPROT(2 downto 0),
SAXIHP2ARQOS(3 downto 0) => S_AXI_HP2_ARQOS(3 downto 0),
SAXIHP2ARREADY => S_AXI_HP2_ARREADY,
SAXIHP2ARSIZE(1 downto 0) => S_AXI_HP2_ARSIZE(1 downto 0),
SAXIHP2ARVALID => S_AXI_HP2_ARVALID,
SAXIHP2AWADDR(31 downto 0) => S_AXI_HP2_AWADDR(31 downto 0),
SAXIHP2AWBURST(1 downto 0) => S_AXI_HP2_AWBURST(1 downto 0),
SAXIHP2AWCACHE(3 downto 0) => S_AXI_HP2_AWCACHE(3 downto 0),
SAXIHP2AWID(5 downto 0) => S_AXI_HP2_AWID(5 downto 0),
SAXIHP2AWLEN(3 downto 0) => S_AXI_HP2_AWLEN(3 downto 0),
SAXIHP2AWLOCK(1 downto 0) => S_AXI_HP2_AWLOCK(1 downto 0),
SAXIHP2AWPROT(2 downto 0) => S_AXI_HP2_AWPROT(2 downto 0),
SAXIHP2AWQOS(3 downto 0) => S_AXI_HP2_AWQOS(3 downto 0),
SAXIHP2AWREADY => S_AXI_HP2_AWREADY,
SAXIHP2AWSIZE(1 downto 0) => S_AXI_HP2_AWSIZE(1 downto 0),
SAXIHP2AWVALID => S_AXI_HP2_AWVALID,
SAXIHP2BID(5 downto 0) => S_AXI_HP2_BID(5 downto 0),
SAXIHP2BREADY => S_AXI_HP2_BREADY,
SAXIHP2BRESP(1 downto 0) => S_AXI_HP2_BRESP(1 downto 0),
SAXIHP2BVALID => S_AXI_HP2_BVALID,
SAXIHP2RACOUNT(2 downto 0) => S_AXI_HP2_RACOUNT(2 downto 0),
SAXIHP2RCOUNT(7 downto 0) => S_AXI_HP2_RCOUNT(7 downto 0),
SAXIHP2RDATA(63 downto 0) => S_AXI_HP2_RDATA(63 downto 0),
SAXIHP2RDISSUECAP1EN => S_AXI_HP2_RDISSUECAP1_EN,
SAXIHP2RID(5 downto 0) => S_AXI_HP2_RID(5 downto 0),
SAXIHP2RLAST => S_AXI_HP2_RLAST,
SAXIHP2RREADY => S_AXI_HP2_RREADY,
SAXIHP2RRESP(1 downto 0) => S_AXI_HP2_RRESP(1 downto 0),
SAXIHP2RVALID => S_AXI_HP2_RVALID,
SAXIHP2WACOUNT(5 downto 0) => S_AXI_HP2_WACOUNT(5 downto 0),
SAXIHP2WCOUNT(7 downto 0) => S_AXI_HP2_WCOUNT(7 downto 0),
SAXIHP2WDATA(63 downto 0) => S_AXI_HP2_WDATA(63 downto 0),
SAXIHP2WID(5 downto 0) => S_AXI_HP2_WID(5 downto 0),
SAXIHP2WLAST => S_AXI_HP2_WLAST,
SAXIHP2WREADY => S_AXI_HP2_WREADY,
SAXIHP2WRISSUECAP1EN => S_AXI_HP2_WRISSUECAP1_EN,
SAXIHP2WSTRB(7 downto 0) => S_AXI_HP2_WSTRB(7 downto 0),
SAXIHP2WVALID => S_AXI_HP2_WVALID,
SAXIHP3ACLK => S_AXI_HP3_ACLK,
SAXIHP3ARADDR(31 downto 0) => S_AXI_HP3_ARADDR(31 downto 0),
SAXIHP3ARBURST(1 downto 0) => S_AXI_HP3_ARBURST(1 downto 0),
SAXIHP3ARCACHE(3 downto 0) => S_AXI_HP3_ARCACHE(3 downto 0),
SAXIHP3ARESETN => S_AXI_HP3_ARESETN,
SAXIHP3ARID(5 downto 0) => S_AXI_HP3_ARID(5 downto 0),
SAXIHP3ARLEN(3 downto 0) => S_AXI_HP3_ARLEN(3 downto 0),
SAXIHP3ARLOCK(1 downto 0) => S_AXI_HP3_ARLOCK(1 downto 0),
SAXIHP3ARPROT(2 downto 0) => S_AXI_HP3_ARPROT(2 downto 0),
SAXIHP3ARQOS(3 downto 0) => S_AXI_HP3_ARQOS(3 downto 0),
SAXIHP3ARREADY => S_AXI_HP3_ARREADY,
SAXIHP3ARSIZE(1 downto 0) => S_AXI_HP3_ARSIZE(1 downto 0),
SAXIHP3ARVALID => S_AXI_HP3_ARVALID,
SAXIHP3AWADDR(31 downto 0) => S_AXI_HP3_AWADDR(31 downto 0),
SAXIHP3AWBURST(1 downto 0) => S_AXI_HP3_AWBURST(1 downto 0),
SAXIHP3AWCACHE(3 downto 0) => S_AXI_HP3_AWCACHE(3 downto 0),
SAXIHP3AWID(5 downto 0) => S_AXI_HP3_AWID(5 downto 0),
SAXIHP3AWLEN(3 downto 0) => S_AXI_HP3_AWLEN(3 downto 0),
SAXIHP3AWLOCK(1 downto 0) => S_AXI_HP3_AWLOCK(1 downto 0),
SAXIHP3AWPROT(2 downto 0) => S_AXI_HP3_AWPROT(2 downto 0),
SAXIHP3AWQOS(3 downto 0) => S_AXI_HP3_AWQOS(3 downto 0),
SAXIHP3AWREADY => S_AXI_HP3_AWREADY,
SAXIHP3AWSIZE(1 downto 0) => S_AXI_HP3_AWSIZE(1 downto 0),
SAXIHP3AWVALID => S_AXI_HP3_AWVALID,
SAXIHP3BID(5 downto 0) => S_AXI_HP3_BID(5 downto 0),
SAXIHP3BREADY => S_AXI_HP3_BREADY,
SAXIHP3BRESP(1 downto 0) => S_AXI_HP3_BRESP(1 downto 0),
SAXIHP3BVALID => S_AXI_HP3_BVALID,
SAXIHP3RACOUNT(2 downto 0) => S_AXI_HP3_RACOUNT(2 downto 0),
SAXIHP3RCOUNT(7 downto 0) => S_AXI_HP3_RCOUNT(7 downto 0),
SAXIHP3RDATA(63 downto 0) => S_AXI_HP3_RDATA(63 downto 0),
SAXIHP3RDISSUECAP1EN => S_AXI_HP3_RDISSUECAP1_EN,
SAXIHP3RID(5 downto 0) => S_AXI_HP3_RID(5 downto 0),
SAXIHP3RLAST => S_AXI_HP3_RLAST,
SAXIHP3RREADY => S_AXI_HP3_RREADY,
SAXIHP3RRESP(1 downto 0) => S_AXI_HP3_RRESP(1 downto 0),
SAXIHP3RVALID => S_AXI_HP3_RVALID,
SAXIHP3WACOUNT(5 downto 0) => S_AXI_HP3_WACOUNT(5 downto 0),
SAXIHP3WCOUNT(7 downto 0) => S_AXI_HP3_WCOUNT(7 downto 0),
SAXIHP3WDATA(63 downto 0) => S_AXI_HP3_WDATA(63 downto 0),
SAXIHP3WID(5 downto 0) => S_AXI_HP3_WID(5 downto 0),
SAXIHP3WLAST => S_AXI_HP3_WLAST,
SAXIHP3WREADY => S_AXI_HP3_WREADY,
SAXIHP3WRISSUECAP1EN => S_AXI_HP3_WRISSUECAP1_EN,
SAXIHP3WSTRB(7 downto 0) => S_AXI_HP3_WSTRB(7 downto 0),
SAXIHP3WVALID => S_AXI_HP3_WVALID
);
PS_CLK_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_CLK,
PAD => PS_CLK
);
PS_PORB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_PORB,
PAD => PS_PORB
);
PS_SRSTB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_SRSTB,
PAD => PS_SRSTB
);
SDIO0_CMD_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_CMD_T_n,
O => SDIO0_CMD_T
);
\SDIO0_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(0),
O => SDIO0_DATA_T(0)
);
\SDIO0_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(1),
O => SDIO0_DATA_T(1)
);
\SDIO0_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(2),
O => SDIO0_DATA_T(2)
);
\SDIO0_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(3),
O => SDIO0_DATA_T(3)
);
SDIO1_CMD_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_CMD_T_n,
O => SDIO1_CMD_T
);
\SDIO1_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(0),
O => SDIO1_DATA_T(0)
);
\SDIO1_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(1),
O => SDIO1_DATA_T(1)
);
\SDIO1_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(2),
O => SDIO1_DATA_T(2)
);
\SDIO1_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(3),
O => SDIO1_DATA_T(3)
);
SPI0_MISO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_MISO_T_n,
O => SPI0_MISO_T
);
SPI0_MOSI_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_MOSI_T_n,
O => SPI0_MOSI_T
);
SPI0_SCLK_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_SCLK_T_n,
O => SPI0_SCLK_T
);
SPI0_SS_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_SS_T_n,
O => SPI0_SS_T
);
SPI1_MISO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_MISO_T_n,
O => SPI1_MISO_T
);
SPI1_MOSI_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_MOSI_T_n,
O => SPI1_MOSI_T
);
SPI1_SCLK_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_SCLK_T_n,
O => SPI1_SCLK_T
);
SPI1_SS_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_SS_T_n,
O => SPI1_SS_T
);
VCC: unisim.vcomponents.VCC
port map (
P => \<const1>\
);
\buffer_fclk_clk_0.FCLK_CLK_0_BUFG\: unisim.vcomponents.BUFG
port map (
I => FCLK_CLK_unbuffered(0),
O => FCLK_CLK0
);
\genblk13[0].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(0),
PAD => MIO(0)
);
\genblk13[10].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(10),
PAD => MIO(10)
);
\genblk13[11].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(11),
PAD => MIO(11)
);
\genblk13[12].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(12),
PAD => MIO(12)
);
\genblk13[13].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(13),
PAD => MIO(13)
);
\genblk13[14].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(14),
PAD => MIO(14)
);
\genblk13[15].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(15),
PAD => MIO(15)
);
\genblk13[16].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(16),
PAD => MIO(16)
);
\genblk13[17].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(17),
PAD => MIO(17)
);
\genblk13[18].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(18),
PAD => MIO(18)
);
\genblk13[19].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(19),
PAD => MIO(19)
);
\genblk13[1].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(1),
PAD => MIO(1)
);
\genblk13[20].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(20),
PAD => MIO(20)
);
\genblk13[21].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(21),
PAD => MIO(21)
);
\genblk13[22].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(22),
PAD => MIO(22)
);
\genblk13[23].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(23),
PAD => MIO(23)
);
\genblk13[24].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(24),
PAD => MIO(24)
);
\genblk13[25].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(25),
PAD => MIO(25)
);
\genblk13[26].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(26),
PAD => MIO(26)
);
\genblk13[27].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(27),
PAD => MIO(27)
);
\genblk13[28].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(28),
PAD => MIO(28)
);
\genblk13[29].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(29),
PAD => MIO(29)
);
\genblk13[2].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(2),
PAD => MIO(2)
);
\genblk13[30].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(30),
PAD => MIO(30)
);
\genblk13[31].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(31),
PAD => MIO(31)
);
\genblk13[32].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(32),
PAD => MIO(32)
);
\genblk13[33].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(33),
PAD => MIO(33)
);
\genblk13[34].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(34),
PAD => MIO(34)
);
\genblk13[35].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(35),
PAD => MIO(35)
);
\genblk13[36].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(36),
PAD => MIO(36)
);
\genblk13[37].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(37),
PAD => MIO(37)
);
\genblk13[38].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(38),
PAD => MIO(38)
);
\genblk13[39].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(39),
PAD => MIO(39)
);
\genblk13[3].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(3),
PAD => MIO(3)
);
\genblk13[40].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(40),
PAD => MIO(40)
);
\genblk13[41].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(41),
PAD => MIO(41)
);
\genblk13[42].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(42),
PAD => MIO(42)
);
\genblk13[43].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(43),
PAD => MIO(43)
);
\genblk13[44].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(44),
PAD => MIO(44)
);
\genblk13[45].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(45),
PAD => MIO(45)
);
\genblk13[46].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(46),
PAD => MIO(46)
);
\genblk13[47].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(47),
PAD => MIO(47)
);
\genblk13[48].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(48),
PAD => MIO(48)
);
\genblk13[49].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(49),
PAD => MIO(49)
);
\genblk13[4].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(4),
PAD => MIO(4)
);
\genblk13[50].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(50),
PAD => MIO(50)
);
\genblk13[51].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(51),
PAD => MIO(51)
);
\genblk13[52].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(52),
PAD => MIO(52)
);
\genblk13[53].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(53),
PAD => MIO(53)
);
\genblk13[5].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(5),
PAD => MIO(5)
);
\genblk13[6].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(6),
PAD => MIO(6)
);
\genblk13[7].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(7),
PAD => MIO(7)
);
\genblk13[8].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(8),
PAD => MIO(8)
);
\genblk13[9].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(9),
PAD => MIO(9)
);
\genblk14[0].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(0),
PAD => DDR_BankAddr(0)
);
\genblk14[1].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(1),
PAD => DDR_BankAddr(1)
);
\genblk14[2].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(2),
PAD => DDR_BankAddr(2)
);
\genblk15[0].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(0),
PAD => DDR_Addr(0)
);
\genblk15[10].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(10),
PAD => DDR_Addr(10)
);
\genblk15[11].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(11),
PAD => DDR_Addr(11)
);
\genblk15[12].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(12),
PAD => DDR_Addr(12)
);
\genblk15[13].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(13),
PAD => DDR_Addr(13)
);
\genblk15[14].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(14),
PAD => DDR_Addr(14)
);
\genblk15[1].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(1),
PAD => DDR_Addr(1)
);
\genblk15[2].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(2),
PAD => DDR_Addr(2)
);
\genblk15[3].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(3),
PAD => DDR_Addr(3)
);
\genblk15[4].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(4),
PAD => DDR_Addr(4)
);
\genblk15[5].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(5),
PAD => DDR_Addr(5)
);
\genblk15[6].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(6),
PAD => DDR_Addr(6)
);
\genblk15[7].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(7),
PAD => DDR_Addr(7)
);
\genblk15[8].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(8),
PAD => DDR_Addr(8)
);
\genblk15[9].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(9),
PAD => DDR_Addr(9)
);
\genblk16[0].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(0),
PAD => DDR_DM(0)
);
\genblk16[1].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(1),
PAD => DDR_DM(1)
);
\genblk16[2].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(2),
PAD => DDR_DM(2)
);
\genblk16[3].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(3),
PAD => DDR_DM(3)
);
\genblk17[0].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(0),
PAD => DDR_DQ(0)
);
\genblk17[10].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(10),
PAD => DDR_DQ(10)
);
\genblk17[11].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(11),
PAD => DDR_DQ(11)
);
\genblk17[12].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(12),
PAD => DDR_DQ(12)
);
\genblk17[13].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(13),
PAD => DDR_DQ(13)
);
\genblk17[14].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(14),
PAD => DDR_DQ(14)
);
\genblk17[15].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(15),
PAD => DDR_DQ(15)
);
\genblk17[16].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(16),
PAD => DDR_DQ(16)
);
\genblk17[17].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(17),
PAD => DDR_DQ(17)
);
\genblk17[18].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(18),
PAD => DDR_DQ(18)
);
\genblk17[19].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(19),
PAD => DDR_DQ(19)
);
\genblk17[1].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(1),
PAD => DDR_DQ(1)
);
\genblk17[20].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(20),
PAD => DDR_DQ(20)
);
\genblk17[21].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(21),
PAD => DDR_DQ(21)
);
\genblk17[22].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(22),
PAD => DDR_DQ(22)
);
\genblk17[23].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(23),
PAD => DDR_DQ(23)
);
\genblk17[24].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(24),
PAD => DDR_DQ(24)
);
\genblk17[25].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(25),
PAD => DDR_DQ(25)
);
\genblk17[26].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(26),
PAD => DDR_DQ(26)
);
\genblk17[27].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(27),
PAD => DDR_DQ(27)
);
\genblk17[28].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(28),
PAD => DDR_DQ(28)
);
\genblk17[29].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(29),
PAD => DDR_DQ(29)
);
\genblk17[2].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(2),
PAD => DDR_DQ(2)
);
\genblk17[30].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(30),
PAD => DDR_DQ(30)
);
\genblk17[31].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(31),
PAD => DDR_DQ(31)
);
\genblk17[3].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(3),
PAD => DDR_DQ(3)
);
\genblk17[4].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(4),
PAD => DDR_DQ(4)
);
\genblk17[5].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(5),
PAD => DDR_DQ(5)
);
\genblk17[6].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(6),
PAD => DDR_DQ(6)
);
\genblk17[7].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(7),
PAD => DDR_DQ(7)
);
\genblk17[8].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(8),
PAD => DDR_DQ(8)
);
\genblk17[9].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(9),
PAD => DDR_DQ(9)
);
\genblk18[0].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(0),
PAD => DDR_DQS_n(0)
);
\genblk18[1].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(1),
PAD => DDR_DQS_n(1)
);
\genblk18[2].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(2),
PAD => DDR_DQS_n(2)
);
\genblk18[3].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(3),
PAD => DDR_DQS_n(3)
);
\genblk19[0].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(0),
PAD => DDR_DQS(0)
);
\genblk19[1].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(1),
PAD => DDR_DQS(1)
);
\genblk19[2].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(2),
PAD => DDR_DQS(2)
);
\genblk19[3].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(3),
PAD => DDR_DQS(3)
);
i_0: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[0]\
);
i_1: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[0]\(1)
);
i_10: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[7]\(1)
);
i_11: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[7]\(0)
);
i_12: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[6]\(1)
);
i_13: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[6]\(0)
);
i_14: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[5]\(1)
);
i_15: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[5]\(0)
);
i_16: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[4]\(1)
);
i_17: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[4]\(0)
);
i_18: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[3]\(1)
);
i_19: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[3]\(0)
);
i_2: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[0]\(0)
);
i_20: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[2]\(1)
);
i_21: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[2]\(0)
);
i_22: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[1]\(1)
);
i_23: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[1]\(0)
);
i_3: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[7]\
);
i_4: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[6]\
);
i_5: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[5]\
);
i_6: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[4]\
);
i_7: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[3]\
);
i_8: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[2]\
);
i_9: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[1]\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
port (
TTC0_WAVE0_OUT : out STD_LOGIC;
TTC0_WAVE1_OUT : out STD_LOGIC;
TTC0_WAVE2_OUT : out STD_LOGIC;
USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB0_VBUS_PWRSELECT : out STD_LOGIC;
USB0_VBUS_PWRFAULT : in STD_LOGIC;
M_AXI_GP0_ARVALID : out STD_LOGIC;
M_AXI_GP0_AWVALID : out STD_LOGIC;
M_AXI_GP0_BREADY : out STD_LOGIC;
M_AXI_GP0_RREADY : out STD_LOGIC;
M_AXI_GP0_WLAST : out STD_LOGIC;
M_AXI_GP0_WVALID : out STD_LOGIC;
M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ACLK : in STD_LOGIC;
M_AXI_GP0_ARREADY : in STD_LOGIC;
M_AXI_GP0_AWREADY : in STD_LOGIC;
M_AXI_GP0_BVALID : in STD_LOGIC;
M_AXI_GP0_RLAST : in STD_LOGIC;
M_AXI_GP0_RVALID : in STD_LOGIC;
M_AXI_GP0_WREADY : in STD_LOGIC;
M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
FCLK_CLK0 : out STD_LOGIC;
FCLK_RESET0_N : out STD_LOGIC;
FTMT_F2P_TRIG_0 : in STD_LOGIC;
FTMT_F2P_TRIGACK_0 : out STD_LOGIC;
FTMT_P2F_TRIGACK_0 : in STD_LOGIC;
FTMT_P2F_TRIG_0 : out STD_LOGIC;
MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 );
DDR_CAS_n : inout STD_LOGIC;
DDR_CKE : inout STD_LOGIC;
DDR_Clk_n : inout STD_LOGIC;
DDR_Clk : inout STD_LOGIC;
DDR_CS_n : inout STD_LOGIC;
DDR_DRSTB : inout STD_LOGIC;
DDR_ODT : inout STD_LOGIC;
DDR_RAS_n : inout STD_LOGIC;
DDR_WEB : inout STD_LOGIC;
DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 );
DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
DDR_VRN : inout STD_LOGIC;
DDR_VRP : inout STD_LOGIC;
DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 );
DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 );
PS_SRSTB : inout STD_LOGIC;
PS_CLK : inout STD_LOGIC;
PS_PORB : inout STD_LOGIC
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zynq_design_1_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}";
attribute DowngradeIPIdentifiedWarnings : string;
attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "processing_system7_v5_5_processing_system7,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;
architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
signal NLW_inst_CAN0_PHY_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_CAN1_PHY_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_MDC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_SOF_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_SOF_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_MDC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_SOF_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_SOF_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_EVENT_EVENTO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET1_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET2_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET3_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SCL_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SCL_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SDA_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SDA_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SCL_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SCL_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SDA_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SDA_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CAN0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CAN1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CTI_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_GPIO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_I2C0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_I2C1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_QSPI_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SMC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SPI0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SPI1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_UART0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_UART1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_USB0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_USB1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_PJTAG_TDO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_BUSPOW_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CLK_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CMD_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CMD_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_LED_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_BUSPOW_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CLK_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CMD_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CMD_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_LED_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MISO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MISO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MOSI_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MOSI_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SCLK_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SCLK_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS1_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS2_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MISO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MISO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MOSI_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MOSI_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SCLK_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SCLK_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS1_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS2_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TRACE_CTL_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_DTRN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_RTSN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_DTRN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_RTSN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_WDT_RST_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA1_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA2_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA3_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_ENET0_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_ENET1_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_EVENT_STANDBYWFE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_EVENT_STANDBYWFI_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_GPIO_O_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_GPIO_T_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO0_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_SDIO0_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO0_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO1_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_SDIO1_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO1_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_S_AXI_ACP_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_ACP_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_S_AXI_GP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_S_AXI_GP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP2_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP2_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP3_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP3_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_USB1_PORT_INDCTL_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute C_DM_WIDTH : integer;
attribute C_DM_WIDTH of inst : label is 4;
attribute C_DQS_WIDTH : integer;
attribute C_DQS_WIDTH of inst : label is 4;
attribute C_DQ_WIDTH : integer;
attribute C_DQ_WIDTH of inst : label is 32;
attribute C_EMIO_GPIO_WIDTH : integer;
attribute C_EMIO_GPIO_WIDTH of inst : label is 64;
attribute C_EN_EMIO_ENET0 : integer;
attribute C_EN_EMIO_ENET0 of inst : label is 0;
attribute C_EN_EMIO_ENET1 : integer;
attribute C_EN_EMIO_ENET1 of inst : label is 0;
attribute C_EN_EMIO_PJTAG : integer;
attribute C_EN_EMIO_PJTAG of inst : label is 0;
attribute C_EN_EMIO_TRACE : integer;
attribute C_EN_EMIO_TRACE of inst : label is 0;
attribute C_FCLK_CLK0_BUF : string;
attribute C_FCLK_CLK0_BUF of inst : label is "TRUE";
attribute C_FCLK_CLK1_BUF : string;
attribute C_FCLK_CLK1_BUF of inst : label is "FALSE";
attribute C_FCLK_CLK2_BUF : string;
attribute C_FCLK_CLK2_BUF of inst : label is "FALSE";
attribute C_FCLK_CLK3_BUF : string;
attribute C_FCLK_CLK3_BUF of inst : label is "FALSE";
attribute C_GP0_EN_MODIFIABLE_TXN : integer;
attribute C_GP0_EN_MODIFIABLE_TXN of inst : label is 1;
attribute C_GP1_EN_MODIFIABLE_TXN : integer;
attribute C_GP1_EN_MODIFIABLE_TXN of inst : label is 1;
attribute C_INCLUDE_ACP_TRANS_CHECK : integer;
attribute C_INCLUDE_ACP_TRANS_CHECK of inst : label is 0;
attribute C_INCLUDE_TRACE_BUFFER : integer;
attribute C_INCLUDE_TRACE_BUFFER of inst : label is 0;
attribute C_IRQ_F2P_MODE : string;
attribute C_IRQ_F2P_MODE of inst : label is "DIRECT";
attribute C_MIO_PRIMITIVE : integer;
attribute C_MIO_PRIMITIVE of inst : label is 54;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of inst : label is 0;
attribute C_M_AXI_GP0_ID_WIDTH : integer;
attribute C_M_AXI_GP0_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of inst : label is 0;
attribute C_M_AXI_GP1_ID_WIDTH : integer;
attribute C_M_AXI_GP1_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH of inst : label is 12;
attribute C_NUM_F2P_INTR_INPUTS : integer;
attribute C_NUM_F2P_INTR_INPUTS of inst : label is 1;
attribute C_PACKAGE_NAME : string;
attribute C_PACKAGE_NAME of inst : label is "clg484";
attribute C_PS7_SI_REV : string;
attribute C_PS7_SI_REV of inst : label is "PRODUCTION";
attribute C_S_AXI_ACP_ARUSER_VAL : integer;
attribute C_S_AXI_ACP_ARUSER_VAL of inst : label is 31;
attribute C_S_AXI_ACP_AWUSER_VAL : integer;
attribute C_S_AXI_ACP_AWUSER_VAL of inst : label is 31;
attribute C_S_AXI_ACP_ID_WIDTH : integer;
attribute C_S_AXI_ACP_ID_WIDTH of inst : label is 3;
attribute C_S_AXI_GP0_ID_WIDTH : integer;
attribute C_S_AXI_GP0_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_GP1_ID_WIDTH : integer;
attribute C_S_AXI_GP1_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP0_DATA_WIDTH : integer;
attribute C_S_AXI_HP0_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP0_ID_WIDTH : integer;
attribute C_S_AXI_HP0_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP1_DATA_WIDTH : integer;
attribute C_S_AXI_HP1_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP1_ID_WIDTH : integer;
attribute C_S_AXI_HP1_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP2_DATA_WIDTH : integer;
attribute C_S_AXI_HP2_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP2_ID_WIDTH : integer;
attribute C_S_AXI_HP2_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP3_DATA_WIDTH : integer;
attribute C_S_AXI_HP3_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP3_ID_WIDTH : integer;
attribute C_S_AXI_HP3_ID_WIDTH of inst : label is 6;
attribute C_TRACE_BUFFER_CLOCK_DELAY : integer;
attribute C_TRACE_BUFFER_CLOCK_DELAY of inst : label is 12;
attribute C_TRACE_BUFFER_FIFO_SIZE : integer;
attribute C_TRACE_BUFFER_FIFO_SIZE of inst : label is 128;
attribute C_TRACE_INTERNAL_WIDTH : integer;
attribute C_TRACE_INTERNAL_WIDTH of inst : label is 2;
attribute C_TRACE_PIPELINE_WIDTH : integer;
attribute C_TRACE_PIPELINE_WIDTH of inst : label is 8;
attribute C_USE_AXI_NONSECURE : integer;
attribute C_USE_AXI_NONSECURE of inst : label is 0;
attribute C_USE_DEFAULT_ACP_USER_VAL : integer;
attribute C_USE_DEFAULT_ACP_USER_VAL of inst : label is 0;
attribute C_USE_M_AXI_GP0 : integer;
attribute C_USE_M_AXI_GP0 of inst : label is 1;
attribute C_USE_M_AXI_GP1 : integer;
attribute C_USE_M_AXI_GP1 of inst : label is 0;
attribute C_USE_S_AXI_ACP : integer;
attribute C_USE_S_AXI_ACP of inst : label is 0;
attribute C_USE_S_AXI_GP0 : integer;
attribute C_USE_S_AXI_GP0 of inst : label is 0;
attribute C_USE_S_AXI_GP1 : integer;
attribute C_USE_S_AXI_GP1 of inst : label is 0;
attribute C_USE_S_AXI_HP0 : integer;
attribute C_USE_S_AXI_HP0 of inst : label is 0;
attribute C_USE_S_AXI_HP1 : integer;
attribute C_USE_S_AXI_HP1 of inst : label is 0;
attribute C_USE_S_AXI_HP2 : integer;
attribute C_USE_S_AXI_HP2 of inst : label is 0;
attribute C_USE_S_AXI_HP3 : integer;
attribute C_USE_S_AXI_HP3 of inst : label is 0;
attribute HW_HANDOFF : string;
attribute HW_HANDOFF of inst : label is "zynq_design_1_processing_system7_0_0.hwdef";
attribute POWER : string;
attribute POWER of inst : label is "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={10} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>";
attribute USE_TRACE_DATA_EDGE_DETECTOR : integer;
attribute USE_TRACE_DATA_EDGE_DETECTOR of inst : label is 0;
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7
port map (
CAN0_PHY_RX => '0',
CAN0_PHY_TX => NLW_inst_CAN0_PHY_TX_UNCONNECTED,
CAN1_PHY_RX => '0',
CAN1_PHY_TX => NLW_inst_CAN1_PHY_TX_UNCONNECTED,
Core0_nFIQ => '0',
Core0_nIRQ => '0',
Core1_nFIQ => '0',
Core1_nIRQ => '0',
DDR_ARB(3 downto 0) => B"0000",
DDR_Addr(14 downto 0) => DDR_Addr(14 downto 0),
DDR_BankAddr(2 downto 0) => DDR_BankAddr(2 downto 0),
DDR_CAS_n => DDR_CAS_n,
DDR_CKE => DDR_CKE,
DDR_CS_n => DDR_CS_n,
DDR_Clk => DDR_Clk,
DDR_Clk_n => DDR_Clk_n,
DDR_DM(3 downto 0) => DDR_DM(3 downto 0),
DDR_DQ(31 downto 0) => DDR_DQ(31 downto 0),
DDR_DQS(3 downto 0) => DDR_DQS(3 downto 0),
DDR_DQS_n(3 downto 0) => DDR_DQS_n(3 downto 0),
DDR_DRSTB => DDR_DRSTB,
DDR_ODT => DDR_ODT,
DDR_RAS_n => DDR_RAS_n,
DDR_VRN => DDR_VRN,
DDR_VRP => DDR_VRP,
DDR_WEB => DDR_WEB,
DMA0_ACLK => '0',
DMA0_DAREADY => '0',
DMA0_DATYPE(1 downto 0) => NLW_inst_DMA0_DATYPE_UNCONNECTED(1 downto 0),
DMA0_DAVALID => NLW_inst_DMA0_DAVALID_UNCONNECTED,
DMA0_DRLAST => '0',
DMA0_DRREADY => NLW_inst_DMA0_DRREADY_UNCONNECTED,
DMA0_DRTYPE(1 downto 0) => B"00",
DMA0_DRVALID => '0',
DMA0_RSTN => NLW_inst_DMA0_RSTN_UNCONNECTED,
DMA1_ACLK => '0',
DMA1_DAREADY => '0',
DMA1_DATYPE(1 downto 0) => NLW_inst_DMA1_DATYPE_UNCONNECTED(1 downto 0),
DMA1_DAVALID => NLW_inst_DMA1_DAVALID_UNCONNECTED,
DMA1_DRLAST => '0',
DMA1_DRREADY => NLW_inst_DMA1_DRREADY_UNCONNECTED,
DMA1_DRTYPE(1 downto 0) => B"00",
DMA1_DRVALID => '0',
DMA1_RSTN => NLW_inst_DMA1_RSTN_UNCONNECTED,
DMA2_ACLK => '0',
DMA2_DAREADY => '0',
DMA2_DATYPE(1 downto 0) => NLW_inst_DMA2_DATYPE_UNCONNECTED(1 downto 0),
DMA2_DAVALID => NLW_inst_DMA2_DAVALID_UNCONNECTED,
DMA2_DRLAST => '0',
DMA2_DRREADY => NLW_inst_DMA2_DRREADY_UNCONNECTED,
DMA2_DRTYPE(1 downto 0) => B"00",
DMA2_DRVALID => '0',
DMA2_RSTN => NLW_inst_DMA2_RSTN_UNCONNECTED,
DMA3_ACLK => '0',
DMA3_DAREADY => '0',
DMA3_DATYPE(1 downto 0) => NLW_inst_DMA3_DATYPE_UNCONNECTED(1 downto 0),
DMA3_DAVALID => NLW_inst_DMA3_DAVALID_UNCONNECTED,
DMA3_DRLAST => '0',
DMA3_DRREADY => NLW_inst_DMA3_DRREADY_UNCONNECTED,
DMA3_DRTYPE(1 downto 0) => B"00",
DMA3_DRVALID => '0',
DMA3_RSTN => NLW_inst_DMA3_RSTN_UNCONNECTED,
ENET0_EXT_INTIN => '0',
ENET0_GMII_COL => '0',
ENET0_GMII_CRS => '0',
ENET0_GMII_RXD(7 downto 0) => B"00000000",
ENET0_GMII_RX_CLK => '0',
ENET0_GMII_RX_DV => '0',
ENET0_GMII_RX_ER => '0',
ENET0_GMII_TXD(7 downto 0) => NLW_inst_ENET0_GMII_TXD_UNCONNECTED(7 downto 0),
ENET0_GMII_TX_CLK => '0',
ENET0_GMII_TX_EN => NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED,
ENET0_GMII_TX_ER => NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED,
ENET0_MDIO_I => '0',
ENET0_MDIO_MDC => NLW_inst_ENET0_MDIO_MDC_UNCONNECTED,
ENET0_MDIO_O => NLW_inst_ENET0_MDIO_O_UNCONNECTED,
ENET0_MDIO_T => NLW_inst_ENET0_MDIO_T_UNCONNECTED,
ENET0_PTP_DELAY_REQ_RX => NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED,
ENET0_PTP_DELAY_REQ_TX => NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED,
ENET0_PTP_PDELAY_REQ_RX => NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED,
ENET0_PTP_PDELAY_REQ_TX => NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED,
ENET0_PTP_PDELAY_RESP_RX => NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED,
ENET0_PTP_PDELAY_RESP_TX => NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED,
ENET0_PTP_SYNC_FRAME_RX => NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED,
ENET0_PTP_SYNC_FRAME_TX => NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED,
ENET0_SOF_RX => NLW_inst_ENET0_SOF_RX_UNCONNECTED,
ENET0_SOF_TX => NLW_inst_ENET0_SOF_TX_UNCONNECTED,
ENET1_EXT_INTIN => '0',
ENET1_GMII_COL => '0',
ENET1_GMII_CRS => '0',
ENET1_GMII_RXD(7 downto 0) => B"00000000",
ENET1_GMII_RX_CLK => '0',
ENET1_GMII_RX_DV => '0',
ENET1_GMII_RX_ER => '0',
ENET1_GMII_TXD(7 downto 0) => NLW_inst_ENET1_GMII_TXD_UNCONNECTED(7 downto 0),
ENET1_GMII_TX_CLK => '0',
ENET1_GMII_TX_EN => NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED,
ENET1_GMII_TX_ER => NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED,
ENET1_MDIO_I => '0',
ENET1_MDIO_MDC => NLW_inst_ENET1_MDIO_MDC_UNCONNECTED,
ENET1_MDIO_O => NLW_inst_ENET1_MDIO_O_UNCONNECTED,
ENET1_MDIO_T => NLW_inst_ENET1_MDIO_T_UNCONNECTED,
ENET1_PTP_DELAY_REQ_RX => NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED,
ENET1_PTP_DELAY_REQ_TX => NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED,
ENET1_PTP_PDELAY_REQ_RX => NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED,
ENET1_PTP_PDELAY_REQ_TX => NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED,
ENET1_PTP_PDELAY_RESP_RX => NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED,
ENET1_PTP_PDELAY_RESP_TX => NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED,
ENET1_PTP_SYNC_FRAME_RX => NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED,
ENET1_PTP_SYNC_FRAME_TX => NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED,
ENET1_SOF_RX => NLW_inst_ENET1_SOF_RX_UNCONNECTED,
ENET1_SOF_TX => NLW_inst_ENET1_SOF_TX_UNCONNECTED,
EVENT_EVENTI => '0',
EVENT_EVENTO => NLW_inst_EVENT_EVENTO_UNCONNECTED,
EVENT_STANDBYWFE(1 downto 0) => NLW_inst_EVENT_STANDBYWFE_UNCONNECTED(1 downto 0),
EVENT_STANDBYWFI(1 downto 0) => NLW_inst_EVENT_STANDBYWFI_UNCONNECTED(1 downto 0),
FCLK_CLK0 => FCLK_CLK0,
FCLK_CLK1 => NLW_inst_FCLK_CLK1_UNCONNECTED,
FCLK_CLK2 => NLW_inst_FCLK_CLK2_UNCONNECTED,
FCLK_CLK3 => NLW_inst_FCLK_CLK3_UNCONNECTED,
FCLK_CLKTRIG0_N => '0',
FCLK_CLKTRIG1_N => '0',
FCLK_CLKTRIG2_N => '0',
FCLK_CLKTRIG3_N => '0',
FCLK_RESET0_N => FCLK_RESET0_N,
FCLK_RESET1_N => NLW_inst_FCLK_RESET1_N_UNCONNECTED,
FCLK_RESET2_N => NLW_inst_FCLK_RESET2_N_UNCONNECTED,
FCLK_RESET3_N => NLW_inst_FCLK_RESET3_N_UNCONNECTED,
FPGA_IDLE_N => '0',
FTMD_TRACEIN_ATID(3 downto 0) => B"0000",
FTMD_TRACEIN_CLK => '0',
FTMD_TRACEIN_DATA(31 downto 0) => B"00000000000000000000000000000000",
FTMD_TRACEIN_VALID => '0',
FTMT_F2P_DEBUG(31 downto 0) => B"00000000000000000000000000000000",
FTMT_F2P_TRIGACK_0 => FTMT_F2P_TRIGACK_0,
FTMT_F2P_TRIGACK_1 => NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED,
FTMT_F2P_TRIGACK_2 => NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED,
FTMT_F2P_TRIGACK_3 => NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED,
FTMT_F2P_TRIG_0 => FTMT_F2P_TRIG_0,
FTMT_F2P_TRIG_1 => '0',
FTMT_F2P_TRIG_2 => '0',
FTMT_F2P_TRIG_3 => '0',
FTMT_P2F_DEBUG(31 downto 0) => NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED(31 downto 0),
FTMT_P2F_TRIGACK_0 => FTMT_P2F_TRIGACK_0,
FTMT_P2F_TRIGACK_1 => '0',
FTMT_P2F_TRIGACK_2 => '0',
FTMT_P2F_TRIGACK_3 => '0',
FTMT_P2F_TRIG_0 => FTMT_P2F_TRIG_0,
FTMT_P2F_TRIG_1 => NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED,
FTMT_P2F_TRIG_2 => NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED,
FTMT_P2F_TRIG_3 => NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED,
GPIO_I(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
GPIO_O(63 downto 0) => NLW_inst_GPIO_O_UNCONNECTED(63 downto 0),
GPIO_T(63 downto 0) => NLW_inst_GPIO_T_UNCONNECTED(63 downto 0),
I2C0_SCL_I => '0',
I2C0_SCL_O => NLW_inst_I2C0_SCL_O_UNCONNECTED,
I2C0_SCL_T => NLW_inst_I2C0_SCL_T_UNCONNECTED,
I2C0_SDA_I => '0',
I2C0_SDA_O => NLW_inst_I2C0_SDA_O_UNCONNECTED,
I2C0_SDA_T => NLW_inst_I2C0_SDA_T_UNCONNECTED,
I2C1_SCL_I => '0',
I2C1_SCL_O => NLW_inst_I2C1_SCL_O_UNCONNECTED,
I2C1_SCL_T => NLW_inst_I2C1_SCL_T_UNCONNECTED,
I2C1_SDA_I => '0',
I2C1_SDA_O => NLW_inst_I2C1_SDA_O_UNCONNECTED,
I2C1_SDA_T => NLW_inst_I2C1_SDA_T_UNCONNECTED,
IRQ_F2P(0) => '0',
IRQ_P2F_CAN0 => NLW_inst_IRQ_P2F_CAN0_UNCONNECTED,
IRQ_P2F_CAN1 => NLW_inst_IRQ_P2F_CAN1_UNCONNECTED,
IRQ_P2F_CTI => NLW_inst_IRQ_P2F_CTI_UNCONNECTED,
IRQ_P2F_DMAC0 => NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED,
IRQ_P2F_DMAC1 => NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED,
IRQ_P2F_DMAC2 => NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED,
IRQ_P2F_DMAC3 => NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED,
IRQ_P2F_DMAC4 => NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED,
IRQ_P2F_DMAC5 => NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED,
IRQ_P2F_DMAC6 => NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED,
IRQ_P2F_DMAC7 => NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED,
IRQ_P2F_DMAC_ABORT => NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED,
IRQ_P2F_ENET0 => NLW_inst_IRQ_P2F_ENET0_UNCONNECTED,
IRQ_P2F_ENET1 => NLW_inst_IRQ_P2F_ENET1_UNCONNECTED,
IRQ_P2F_ENET_WAKE0 => NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED,
IRQ_P2F_ENET_WAKE1 => NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED,
IRQ_P2F_GPIO => NLW_inst_IRQ_P2F_GPIO_UNCONNECTED,
IRQ_P2F_I2C0 => NLW_inst_IRQ_P2F_I2C0_UNCONNECTED,
IRQ_P2F_I2C1 => NLW_inst_IRQ_P2F_I2C1_UNCONNECTED,
IRQ_P2F_QSPI => NLW_inst_IRQ_P2F_QSPI_UNCONNECTED,
IRQ_P2F_SDIO0 => NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED,
IRQ_P2F_SDIO1 => NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED,
IRQ_P2F_SMC => NLW_inst_IRQ_P2F_SMC_UNCONNECTED,
IRQ_P2F_SPI0 => NLW_inst_IRQ_P2F_SPI0_UNCONNECTED,
IRQ_P2F_SPI1 => NLW_inst_IRQ_P2F_SPI1_UNCONNECTED,
IRQ_P2F_UART0 => NLW_inst_IRQ_P2F_UART0_UNCONNECTED,
IRQ_P2F_UART1 => NLW_inst_IRQ_P2F_UART1_UNCONNECTED,
IRQ_P2F_USB0 => NLW_inst_IRQ_P2F_USB0_UNCONNECTED,
IRQ_P2F_USB1 => NLW_inst_IRQ_P2F_USB1_UNCONNECTED,
MIO(53 downto 0) => MIO(53 downto 0),
M_AXI_GP0_ACLK => M_AXI_GP0_ACLK,
M_AXI_GP0_ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0),
M_AXI_GP0_ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0),
M_AXI_GP0_ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0),
M_AXI_GP0_ARESETN => NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED,
M_AXI_GP0_ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0),
M_AXI_GP0_ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0),
M_AXI_GP0_ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0),
M_AXI_GP0_ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0),
M_AXI_GP0_ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0),
M_AXI_GP0_ARREADY => M_AXI_GP0_ARREADY,
M_AXI_GP0_ARSIZE(2 downto 0) => M_AXI_GP0_ARSIZE(2 downto 0),
M_AXI_GP0_ARVALID => M_AXI_GP0_ARVALID,
M_AXI_GP0_AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0),
M_AXI_GP0_AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0),
M_AXI_GP0_AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0),
M_AXI_GP0_AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0),
M_AXI_GP0_AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0),
M_AXI_GP0_AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0),
M_AXI_GP0_AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0),
M_AXI_GP0_AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0),
M_AXI_GP0_AWREADY => M_AXI_GP0_AWREADY,
M_AXI_GP0_AWSIZE(2 downto 0) => M_AXI_GP0_AWSIZE(2 downto 0),
M_AXI_GP0_AWVALID => M_AXI_GP0_AWVALID,
M_AXI_GP0_BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0),
M_AXI_GP0_BREADY => M_AXI_GP0_BREADY,
M_AXI_GP0_BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0),
M_AXI_GP0_BVALID => M_AXI_GP0_BVALID,
M_AXI_GP0_RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0),
M_AXI_GP0_RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0),
M_AXI_GP0_RLAST => M_AXI_GP0_RLAST,
M_AXI_GP0_RREADY => M_AXI_GP0_RREADY,
M_AXI_GP0_RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0),
M_AXI_GP0_RVALID => M_AXI_GP0_RVALID,
M_AXI_GP0_WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0),
M_AXI_GP0_WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0),
M_AXI_GP0_WLAST => M_AXI_GP0_WLAST,
M_AXI_GP0_WREADY => M_AXI_GP0_WREADY,
M_AXI_GP0_WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0),
M_AXI_GP0_WVALID => M_AXI_GP0_WVALID,
M_AXI_GP1_ACLK => '0',
M_AXI_GP1_ARADDR(31 downto 0) => NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED(31 downto 0),
M_AXI_GP1_ARBURST(1 downto 0) => NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED(1 downto 0),
M_AXI_GP1_ARCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARESETN => NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED,
M_AXI_GP1_ARID(11 downto 0) => NLW_inst_M_AXI_GP1_ARID_UNCONNECTED(11 downto 0),
M_AXI_GP1_ARLEN(3 downto 0) => NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED(1 downto 0),
M_AXI_GP1_ARPROT(2 downto 0) => NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED(2 downto 0),
M_AXI_GP1_ARQOS(3 downto 0) => NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARREADY => '0',
M_AXI_GP1_ARSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED(2 downto 0),
M_AXI_GP1_ARVALID => NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED,
M_AXI_GP1_AWADDR(31 downto 0) => NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED(31 downto 0),
M_AXI_GP1_AWBURST(1 downto 0) => NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED(1 downto 0),
M_AXI_GP1_AWCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWID(11 downto 0) => NLW_inst_M_AXI_GP1_AWID_UNCONNECTED(11 downto 0),
M_AXI_GP1_AWLEN(3 downto 0) => NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED(1 downto 0),
M_AXI_GP1_AWPROT(2 downto 0) => NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED(2 downto 0),
M_AXI_GP1_AWQOS(3 downto 0) => NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWREADY => '0',
M_AXI_GP1_AWSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED(2 downto 0),
M_AXI_GP1_AWVALID => NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED,
M_AXI_GP1_BID(11 downto 0) => B"000000000000",
M_AXI_GP1_BREADY => NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED,
M_AXI_GP1_BRESP(1 downto 0) => B"00",
M_AXI_GP1_BVALID => '0',
M_AXI_GP1_RDATA(31 downto 0) => B"00000000000000000000000000000000",
M_AXI_GP1_RID(11 downto 0) => B"000000000000",
M_AXI_GP1_RLAST => '0',
M_AXI_GP1_RREADY => NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED,
M_AXI_GP1_RRESP(1 downto 0) => B"00",
M_AXI_GP1_RVALID => '0',
M_AXI_GP1_WDATA(31 downto 0) => NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED(31 downto 0),
M_AXI_GP1_WID(11 downto 0) => NLW_inst_M_AXI_GP1_WID_UNCONNECTED(11 downto 0),
M_AXI_GP1_WLAST => NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED,
M_AXI_GP1_WREADY => '0',
M_AXI_GP1_WSTRB(3 downto 0) => NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED(3 downto 0),
M_AXI_GP1_WVALID => NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED,
PJTAG_TCK => '0',
PJTAG_TDI => '0',
PJTAG_TDO => NLW_inst_PJTAG_TDO_UNCONNECTED,
PJTAG_TMS => '0',
PS_CLK => PS_CLK,
PS_PORB => PS_PORB,
PS_SRSTB => PS_SRSTB,
SDIO0_BUSPOW => NLW_inst_SDIO0_BUSPOW_UNCONNECTED,
SDIO0_BUSVOLT(2 downto 0) => NLW_inst_SDIO0_BUSVOLT_UNCONNECTED(2 downto 0),
SDIO0_CDN => '0',
SDIO0_CLK => NLW_inst_SDIO0_CLK_UNCONNECTED,
SDIO0_CLK_FB => '0',
SDIO0_CMD_I => '0',
SDIO0_CMD_O => NLW_inst_SDIO0_CMD_O_UNCONNECTED,
SDIO0_CMD_T => NLW_inst_SDIO0_CMD_T_UNCONNECTED,
SDIO0_DATA_I(3 downto 0) => B"0000",
SDIO0_DATA_O(3 downto 0) => NLW_inst_SDIO0_DATA_O_UNCONNECTED(3 downto 0),
SDIO0_DATA_T(3 downto 0) => NLW_inst_SDIO0_DATA_T_UNCONNECTED(3 downto 0),
SDIO0_LED => NLW_inst_SDIO0_LED_UNCONNECTED,
SDIO0_WP => '0',
SDIO1_BUSPOW => NLW_inst_SDIO1_BUSPOW_UNCONNECTED,
SDIO1_BUSVOLT(2 downto 0) => NLW_inst_SDIO1_BUSVOLT_UNCONNECTED(2 downto 0),
SDIO1_CDN => '0',
SDIO1_CLK => NLW_inst_SDIO1_CLK_UNCONNECTED,
SDIO1_CLK_FB => '0',
SDIO1_CMD_I => '0',
SDIO1_CMD_O => NLW_inst_SDIO1_CMD_O_UNCONNECTED,
SDIO1_CMD_T => NLW_inst_SDIO1_CMD_T_UNCONNECTED,
SDIO1_DATA_I(3 downto 0) => B"0000",
SDIO1_DATA_O(3 downto 0) => NLW_inst_SDIO1_DATA_O_UNCONNECTED(3 downto 0),
SDIO1_DATA_T(3 downto 0) => NLW_inst_SDIO1_DATA_T_UNCONNECTED(3 downto 0),
SDIO1_LED => NLW_inst_SDIO1_LED_UNCONNECTED,
SDIO1_WP => '0',
SPI0_MISO_I => '0',
SPI0_MISO_O => NLW_inst_SPI0_MISO_O_UNCONNECTED,
SPI0_MISO_T => NLW_inst_SPI0_MISO_T_UNCONNECTED,
SPI0_MOSI_I => '0',
SPI0_MOSI_O => NLW_inst_SPI0_MOSI_O_UNCONNECTED,
SPI0_MOSI_T => NLW_inst_SPI0_MOSI_T_UNCONNECTED,
SPI0_SCLK_I => '0',
SPI0_SCLK_O => NLW_inst_SPI0_SCLK_O_UNCONNECTED,
SPI0_SCLK_T => NLW_inst_SPI0_SCLK_T_UNCONNECTED,
SPI0_SS1_O => NLW_inst_SPI0_SS1_O_UNCONNECTED,
SPI0_SS2_O => NLW_inst_SPI0_SS2_O_UNCONNECTED,
SPI0_SS_I => '0',
SPI0_SS_O => NLW_inst_SPI0_SS_O_UNCONNECTED,
SPI0_SS_T => NLW_inst_SPI0_SS_T_UNCONNECTED,
SPI1_MISO_I => '0',
SPI1_MISO_O => NLW_inst_SPI1_MISO_O_UNCONNECTED,
SPI1_MISO_T => NLW_inst_SPI1_MISO_T_UNCONNECTED,
SPI1_MOSI_I => '0',
SPI1_MOSI_O => NLW_inst_SPI1_MOSI_O_UNCONNECTED,
SPI1_MOSI_T => NLW_inst_SPI1_MOSI_T_UNCONNECTED,
SPI1_SCLK_I => '0',
SPI1_SCLK_O => NLW_inst_SPI1_SCLK_O_UNCONNECTED,
SPI1_SCLK_T => NLW_inst_SPI1_SCLK_T_UNCONNECTED,
SPI1_SS1_O => NLW_inst_SPI1_SS1_O_UNCONNECTED,
SPI1_SS2_O => NLW_inst_SPI1_SS2_O_UNCONNECTED,
SPI1_SS_I => '0',
SPI1_SS_O => NLW_inst_SPI1_SS_O_UNCONNECTED,
SPI1_SS_T => NLW_inst_SPI1_SS_T_UNCONNECTED,
SRAM_INTIN => '0',
S_AXI_ACP_ACLK => '0',
S_AXI_ACP_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_ACP_ARBURST(1 downto 0) => B"00",
S_AXI_ACP_ARCACHE(3 downto 0) => B"0000",
S_AXI_ACP_ARESETN => NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED,
S_AXI_ACP_ARID(2 downto 0) => B"000",
S_AXI_ACP_ARLEN(3 downto 0) => B"0000",
S_AXI_ACP_ARLOCK(1 downto 0) => B"00",
S_AXI_ACP_ARPROT(2 downto 0) => B"000",
S_AXI_ACP_ARQOS(3 downto 0) => B"0000",
S_AXI_ACP_ARREADY => NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED,
S_AXI_ACP_ARSIZE(2 downto 0) => B"000",
S_AXI_ACP_ARUSER(4 downto 0) => B"00000",
S_AXI_ACP_ARVALID => '0',
S_AXI_ACP_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_ACP_AWBURST(1 downto 0) => B"00",
S_AXI_ACP_AWCACHE(3 downto 0) => B"0000",
S_AXI_ACP_AWID(2 downto 0) => B"000",
S_AXI_ACP_AWLEN(3 downto 0) => B"0000",
S_AXI_ACP_AWLOCK(1 downto 0) => B"00",
S_AXI_ACP_AWPROT(2 downto 0) => B"000",
S_AXI_ACP_AWQOS(3 downto 0) => B"0000",
S_AXI_ACP_AWREADY => NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED,
S_AXI_ACP_AWSIZE(2 downto 0) => B"000",
S_AXI_ACP_AWUSER(4 downto 0) => B"00000",
S_AXI_ACP_AWVALID => '0',
S_AXI_ACP_BID(2 downto 0) => NLW_inst_S_AXI_ACP_BID_UNCONNECTED(2 downto 0),
S_AXI_ACP_BREADY => '0',
S_AXI_ACP_BRESP(1 downto 0) => NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED(1 downto 0),
S_AXI_ACP_BVALID => NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED,
S_AXI_ACP_RDATA(63 downto 0) => NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED(63 downto 0),
S_AXI_ACP_RID(2 downto 0) => NLW_inst_S_AXI_ACP_RID_UNCONNECTED(2 downto 0),
S_AXI_ACP_RLAST => NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED,
S_AXI_ACP_RREADY => '0',
S_AXI_ACP_RRESP(1 downto 0) => NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED(1 downto 0),
S_AXI_ACP_RVALID => NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED,
S_AXI_ACP_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_ACP_WID(2 downto 0) => B"000",
S_AXI_ACP_WLAST => '0',
S_AXI_ACP_WREADY => NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED,
S_AXI_ACP_WSTRB(7 downto 0) => B"00000000",
S_AXI_ACP_WVALID => '0',
S_AXI_GP0_ACLK => '0',
S_AXI_GP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_ARBURST(1 downto 0) => B"00",
S_AXI_GP0_ARCACHE(3 downto 0) => B"0000",
S_AXI_GP0_ARESETN => NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED,
S_AXI_GP0_ARID(5 downto 0) => B"000000",
S_AXI_GP0_ARLEN(3 downto 0) => B"0000",
S_AXI_GP0_ARLOCK(1 downto 0) => B"00",
S_AXI_GP0_ARPROT(2 downto 0) => B"000",
S_AXI_GP0_ARQOS(3 downto 0) => B"0000",
S_AXI_GP0_ARREADY => NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED,
S_AXI_GP0_ARSIZE(2 downto 0) => B"000",
S_AXI_GP0_ARVALID => '0',
S_AXI_GP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_AWBURST(1 downto 0) => B"00",
S_AXI_GP0_AWCACHE(3 downto 0) => B"0000",
S_AXI_GP0_AWID(5 downto 0) => B"000000",
S_AXI_GP0_AWLEN(3 downto 0) => B"0000",
S_AXI_GP0_AWLOCK(1 downto 0) => B"00",
S_AXI_GP0_AWPROT(2 downto 0) => B"000",
S_AXI_GP0_AWQOS(3 downto 0) => B"0000",
S_AXI_GP0_AWREADY => NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED,
S_AXI_GP0_AWSIZE(2 downto 0) => B"000",
S_AXI_GP0_AWVALID => '0',
S_AXI_GP0_BID(5 downto 0) => NLW_inst_S_AXI_GP0_BID_UNCONNECTED(5 downto 0),
S_AXI_GP0_BREADY => '0',
S_AXI_GP0_BRESP(1 downto 0) => NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED(1 downto 0),
S_AXI_GP0_BVALID => NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED,
S_AXI_GP0_RDATA(31 downto 0) => NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED(31 downto 0),
S_AXI_GP0_RID(5 downto 0) => NLW_inst_S_AXI_GP0_RID_UNCONNECTED(5 downto 0),
S_AXI_GP0_RLAST => NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED,
S_AXI_GP0_RREADY => '0',
S_AXI_GP0_RRESP(1 downto 0) => NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED(1 downto 0),
S_AXI_GP0_RVALID => NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED,
S_AXI_GP0_WDATA(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_WID(5 downto 0) => B"000000",
S_AXI_GP0_WLAST => '0',
S_AXI_GP0_WREADY => NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED,
S_AXI_GP0_WSTRB(3 downto 0) => B"0000",
S_AXI_GP0_WVALID => '0',
S_AXI_GP1_ACLK => '0',
S_AXI_GP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_ARBURST(1 downto 0) => B"00",
S_AXI_GP1_ARCACHE(3 downto 0) => B"0000",
S_AXI_GP1_ARESETN => NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED,
S_AXI_GP1_ARID(5 downto 0) => B"000000",
S_AXI_GP1_ARLEN(3 downto 0) => B"0000",
S_AXI_GP1_ARLOCK(1 downto 0) => B"00",
S_AXI_GP1_ARPROT(2 downto 0) => B"000",
S_AXI_GP1_ARQOS(3 downto 0) => B"0000",
S_AXI_GP1_ARREADY => NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED,
S_AXI_GP1_ARSIZE(2 downto 0) => B"000",
S_AXI_GP1_ARVALID => '0',
S_AXI_GP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_AWBURST(1 downto 0) => B"00",
S_AXI_GP1_AWCACHE(3 downto 0) => B"0000",
S_AXI_GP1_AWID(5 downto 0) => B"000000",
S_AXI_GP1_AWLEN(3 downto 0) => B"0000",
S_AXI_GP1_AWLOCK(1 downto 0) => B"00",
S_AXI_GP1_AWPROT(2 downto 0) => B"000",
S_AXI_GP1_AWQOS(3 downto 0) => B"0000",
S_AXI_GP1_AWREADY => NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED,
S_AXI_GP1_AWSIZE(2 downto 0) => B"000",
S_AXI_GP1_AWVALID => '0',
S_AXI_GP1_BID(5 downto 0) => NLW_inst_S_AXI_GP1_BID_UNCONNECTED(5 downto 0),
S_AXI_GP1_BREADY => '0',
S_AXI_GP1_BRESP(1 downto 0) => NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED(1 downto 0),
S_AXI_GP1_BVALID => NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED,
S_AXI_GP1_RDATA(31 downto 0) => NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED(31 downto 0),
S_AXI_GP1_RID(5 downto 0) => NLW_inst_S_AXI_GP1_RID_UNCONNECTED(5 downto 0),
S_AXI_GP1_RLAST => NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED,
S_AXI_GP1_RREADY => '0',
S_AXI_GP1_RRESP(1 downto 0) => NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED(1 downto 0),
S_AXI_GP1_RVALID => NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED,
S_AXI_GP1_WDATA(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_WID(5 downto 0) => B"000000",
S_AXI_GP1_WLAST => '0',
S_AXI_GP1_WREADY => NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED,
S_AXI_GP1_WSTRB(3 downto 0) => B"0000",
S_AXI_GP1_WVALID => '0',
S_AXI_HP0_ACLK => '0',
S_AXI_HP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP0_ARBURST(1 downto 0) => B"00",
S_AXI_HP0_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP0_ARESETN => NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED,
S_AXI_HP0_ARID(5 downto 0) => B"000000",
S_AXI_HP0_ARLEN(3 downto 0) => B"0000",
S_AXI_HP0_ARLOCK(1 downto 0) => B"00",
S_AXI_HP0_ARPROT(2 downto 0) => B"000",
S_AXI_HP0_ARQOS(3 downto 0) => B"0000",
S_AXI_HP0_ARREADY => NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED,
S_AXI_HP0_ARSIZE(2 downto 0) => B"000",
S_AXI_HP0_ARVALID => '0',
S_AXI_HP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP0_AWBURST(1 downto 0) => B"00",
S_AXI_HP0_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP0_AWID(5 downto 0) => B"000000",
S_AXI_HP0_AWLEN(3 downto 0) => B"0000",
S_AXI_HP0_AWLOCK(1 downto 0) => B"00",
S_AXI_HP0_AWPROT(2 downto 0) => B"000",
S_AXI_HP0_AWQOS(3 downto 0) => B"0000",
S_AXI_HP0_AWREADY => NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED,
S_AXI_HP0_AWSIZE(2 downto 0) => B"000",
S_AXI_HP0_AWVALID => '0',
S_AXI_HP0_BID(5 downto 0) => NLW_inst_S_AXI_HP0_BID_UNCONNECTED(5 downto 0),
S_AXI_HP0_BREADY => '0',
S_AXI_HP0_BRESP(1 downto 0) => NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP0_BVALID => NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED,
S_AXI_HP0_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP0_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP0_RDATA(63 downto 0) => NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP0_RDISSUECAP1_EN => '0',
S_AXI_HP0_RID(5 downto 0) => NLW_inst_S_AXI_HP0_RID_UNCONNECTED(5 downto 0),
S_AXI_HP0_RLAST => NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED,
S_AXI_HP0_RREADY => '0',
S_AXI_HP0_RRESP(1 downto 0) => NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP0_RVALID => NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED,
S_AXI_HP0_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP0_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP0_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP0_WID(5 downto 0) => B"000000",
S_AXI_HP0_WLAST => '0',
S_AXI_HP0_WREADY => NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED,
S_AXI_HP0_WRISSUECAP1_EN => '0',
S_AXI_HP0_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP0_WVALID => '0',
S_AXI_HP1_ACLK => '0',
S_AXI_HP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP1_ARBURST(1 downto 0) => B"00",
S_AXI_HP1_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP1_ARESETN => NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED,
S_AXI_HP1_ARID(5 downto 0) => B"000000",
S_AXI_HP1_ARLEN(3 downto 0) => B"0000",
S_AXI_HP1_ARLOCK(1 downto 0) => B"00",
S_AXI_HP1_ARPROT(2 downto 0) => B"000",
S_AXI_HP1_ARQOS(3 downto 0) => B"0000",
S_AXI_HP1_ARREADY => NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED,
S_AXI_HP1_ARSIZE(2 downto 0) => B"000",
S_AXI_HP1_ARVALID => '0',
S_AXI_HP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP1_AWBURST(1 downto 0) => B"00",
S_AXI_HP1_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP1_AWID(5 downto 0) => B"000000",
S_AXI_HP1_AWLEN(3 downto 0) => B"0000",
S_AXI_HP1_AWLOCK(1 downto 0) => B"00",
S_AXI_HP1_AWPROT(2 downto 0) => B"000",
S_AXI_HP1_AWQOS(3 downto 0) => B"0000",
S_AXI_HP1_AWREADY => NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED,
S_AXI_HP1_AWSIZE(2 downto 0) => B"000",
S_AXI_HP1_AWVALID => '0',
S_AXI_HP1_BID(5 downto 0) => NLW_inst_S_AXI_HP1_BID_UNCONNECTED(5 downto 0),
S_AXI_HP1_BREADY => '0',
S_AXI_HP1_BRESP(1 downto 0) => NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP1_BVALID => NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED,
S_AXI_HP1_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP1_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP1_RDATA(63 downto 0) => NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP1_RDISSUECAP1_EN => '0',
S_AXI_HP1_RID(5 downto 0) => NLW_inst_S_AXI_HP1_RID_UNCONNECTED(5 downto 0),
S_AXI_HP1_RLAST => NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED,
S_AXI_HP1_RREADY => '0',
S_AXI_HP1_RRESP(1 downto 0) => NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP1_RVALID => NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED,
S_AXI_HP1_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP1_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP1_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP1_WID(5 downto 0) => B"000000",
S_AXI_HP1_WLAST => '0',
S_AXI_HP1_WREADY => NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED,
S_AXI_HP1_WRISSUECAP1_EN => '0',
S_AXI_HP1_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP1_WVALID => '0',
S_AXI_HP2_ACLK => '0',
S_AXI_HP2_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP2_ARBURST(1 downto 0) => B"00",
S_AXI_HP2_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP2_ARESETN => NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED,
S_AXI_HP2_ARID(5 downto 0) => B"000000",
S_AXI_HP2_ARLEN(3 downto 0) => B"0000",
S_AXI_HP2_ARLOCK(1 downto 0) => B"00",
S_AXI_HP2_ARPROT(2 downto 0) => B"000",
S_AXI_HP2_ARQOS(3 downto 0) => B"0000",
S_AXI_HP2_ARREADY => NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED,
S_AXI_HP2_ARSIZE(2 downto 0) => B"000",
S_AXI_HP2_ARVALID => '0',
S_AXI_HP2_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP2_AWBURST(1 downto 0) => B"00",
S_AXI_HP2_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP2_AWID(5 downto 0) => B"000000",
S_AXI_HP2_AWLEN(3 downto 0) => B"0000",
S_AXI_HP2_AWLOCK(1 downto 0) => B"00",
S_AXI_HP2_AWPROT(2 downto 0) => B"000",
S_AXI_HP2_AWQOS(3 downto 0) => B"0000",
S_AXI_HP2_AWREADY => NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED,
S_AXI_HP2_AWSIZE(2 downto 0) => B"000",
S_AXI_HP2_AWVALID => '0',
S_AXI_HP2_BID(5 downto 0) => NLW_inst_S_AXI_HP2_BID_UNCONNECTED(5 downto 0),
S_AXI_HP2_BREADY => '0',
S_AXI_HP2_BRESP(1 downto 0) => NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP2_BVALID => NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED,
S_AXI_HP2_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP2_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP2_RDATA(63 downto 0) => NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP2_RDISSUECAP1_EN => '0',
S_AXI_HP2_RID(5 downto 0) => NLW_inst_S_AXI_HP2_RID_UNCONNECTED(5 downto 0),
S_AXI_HP2_RLAST => NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED,
S_AXI_HP2_RREADY => '0',
S_AXI_HP2_RRESP(1 downto 0) => NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP2_RVALID => NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED,
S_AXI_HP2_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP2_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP2_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP2_WID(5 downto 0) => B"000000",
S_AXI_HP2_WLAST => '0',
S_AXI_HP2_WREADY => NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED,
S_AXI_HP2_WRISSUECAP1_EN => '0',
S_AXI_HP2_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP2_WVALID => '0',
S_AXI_HP3_ACLK => '0',
S_AXI_HP3_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP3_ARBURST(1 downto 0) => B"00",
S_AXI_HP3_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP3_ARESETN => NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED,
S_AXI_HP3_ARID(5 downto 0) => B"000000",
S_AXI_HP3_ARLEN(3 downto 0) => B"0000",
S_AXI_HP3_ARLOCK(1 downto 0) => B"00",
S_AXI_HP3_ARPROT(2 downto 0) => B"000",
S_AXI_HP3_ARQOS(3 downto 0) => B"0000",
S_AXI_HP3_ARREADY => NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED,
S_AXI_HP3_ARSIZE(2 downto 0) => B"000",
S_AXI_HP3_ARVALID => '0',
S_AXI_HP3_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP3_AWBURST(1 downto 0) => B"00",
S_AXI_HP3_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP3_AWID(5 downto 0) => B"000000",
S_AXI_HP3_AWLEN(3 downto 0) => B"0000",
S_AXI_HP3_AWLOCK(1 downto 0) => B"00",
S_AXI_HP3_AWPROT(2 downto 0) => B"000",
S_AXI_HP3_AWQOS(3 downto 0) => B"0000",
S_AXI_HP3_AWREADY => NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED,
S_AXI_HP3_AWSIZE(2 downto 0) => B"000",
S_AXI_HP3_AWVALID => '0',
S_AXI_HP3_BID(5 downto 0) => NLW_inst_S_AXI_HP3_BID_UNCONNECTED(5 downto 0),
S_AXI_HP3_BREADY => '0',
S_AXI_HP3_BRESP(1 downto 0) => NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP3_BVALID => NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED,
S_AXI_HP3_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP3_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP3_RDATA(63 downto 0) => NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP3_RDISSUECAP1_EN => '0',
S_AXI_HP3_RID(5 downto 0) => NLW_inst_S_AXI_HP3_RID_UNCONNECTED(5 downto 0),
S_AXI_HP3_RLAST => NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED,
S_AXI_HP3_RREADY => '0',
S_AXI_HP3_RRESP(1 downto 0) => NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP3_RVALID => NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED,
S_AXI_HP3_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP3_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP3_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP3_WID(5 downto 0) => B"000000",
S_AXI_HP3_WLAST => '0',
S_AXI_HP3_WREADY => NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED,
S_AXI_HP3_WRISSUECAP1_EN => '0',
S_AXI_HP3_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP3_WVALID => '0',
TRACE_CLK => '0',
TRACE_CLK_OUT => NLW_inst_TRACE_CLK_OUT_UNCONNECTED,
TRACE_CTL => NLW_inst_TRACE_CTL_UNCONNECTED,
TRACE_DATA(1 downto 0) => NLW_inst_TRACE_DATA_UNCONNECTED(1 downto 0),
TTC0_CLK0_IN => '0',
TTC0_CLK1_IN => '0',
TTC0_CLK2_IN => '0',
TTC0_WAVE0_OUT => TTC0_WAVE0_OUT,
TTC0_WAVE1_OUT => TTC0_WAVE1_OUT,
TTC0_WAVE2_OUT => TTC0_WAVE2_OUT,
TTC1_CLK0_IN => '0',
TTC1_CLK1_IN => '0',
TTC1_CLK2_IN => '0',
TTC1_WAVE0_OUT => NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED,
TTC1_WAVE1_OUT => NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED,
TTC1_WAVE2_OUT => NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED,
UART0_CTSN => '0',
UART0_DCDN => '0',
UART0_DSRN => '0',
UART0_DTRN => NLW_inst_UART0_DTRN_UNCONNECTED,
UART0_RIN => '0',
UART0_RTSN => NLW_inst_UART0_RTSN_UNCONNECTED,
UART0_RX => '1',
UART0_TX => NLW_inst_UART0_TX_UNCONNECTED,
UART1_CTSN => '0',
UART1_DCDN => '0',
UART1_DSRN => '0',
UART1_DTRN => NLW_inst_UART1_DTRN_UNCONNECTED,
UART1_RIN => '0',
UART1_RTSN => NLW_inst_UART1_RTSN_UNCONNECTED,
UART1_RX => '1',
UART1_TX => NLW_inst_UART1_TX_UNCONNECTED,
USB0_PORT_INDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0),
USB0_VBUS_PWRFAULT => USB0_VBUS_PWRFAULT,
USB0_VBUS_PWRSELECT => USB0_VBUS_PWRSELECT,
USB1_PORT_INDCTL(1 downto 0) => NLW_inst_USB1_PORT_INDCTL_UNCONNECTED(1 downto 0),
USB1_VBUS_PWRFAULT => '0',
USB1_VBUS_PWRSELECT => NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED,
WDT_CLK_IN => '0',
WDT_RST_OUT => NLW_inst_WDT_RST_OUT_UNCONNECTED
);
end STRUCTURE;
|
-- $Id: tb_nexys2_fusp_cuff.vhd 509 2013-04-21 20:46:20Z mueller $
--
-- Copyright 2013- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: tb_nexys2_fusp_cuff - sim
-- Description: Test bench for nexys2 (base+fusp+cuff)
--
-- Dependencies: simlib/simclk
-- simlib/simclkcnt
-- xlib/dcm_sfs
-- rlink/tb/tbcore_rlink_dcm
-- tb_nexys2_core
-- serport/serport_uart_rxtx
-- fx2lib/tb/fx2_2fifo_core
-- nexys2_fusp_cuff_aif [UUT]
--
-- To test: generic, any nexys2_fusp_cuff_aif target
--
-- Target Devices: generic
-- Tool versions: xst 13.3; ghdl 0.29
--
-- Revision History:
-- Date Rev Version Comment
-- 2013-01-03 469 1.1 add fx2 model and data path
-- 2013-01-01 467 1.0 Initial version (derived from tb_nexys2_fusp)
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;
use std.textio.all;
use work.slvtypes.all;
use work.rlinklib.all;
use work.rlinktblib.all;
use work.serportlib.all;
use work.xlib.all;
use work.nexys2lib.all;
use work.simlib.all;
use work.simbus.all;
use work.sys_conf.all;
entity tb_nexys2_fusp_cuff is
end tb_nexys2_fusp_cuff;
architecture sim of tb_nexys2_fusp_cuff is
signal CLKOSC : slbit := '0';
signal CLKCOM : slbit := '0';
signal CLK_STOP : slbit := '0';
signal CLKCOM_CYCLE : integer := 0;
signal RESET : slbit := '0';
signal CLKDIV : slv2 := "00"; -- run with 1 clocks / bit !!
signal TBC_RXDATA : slv8 := (others=>'0');
signal TBC_RXVAL : slbit := '0';
signal TBC_RXHOLD : slbit := '0';
signal TBC_TXDATA : slv8 := (others=>'0');
signal TBC_TXENA : slbit := '0';
signal UART_RXDATA : slv8 := (others=>'0');
signal UART_RXVAL : slbit := '0';
signal UART_RXERR : slbit := '0';
signal UART_RXACT : slbit := '0';
signal UART_TXDATA : slv8 := (others=>'0');
signal UART_TXENA : slbit := '0';
signal UART_TXBUSY : slbit := '0';
signal FX2_RXDATA : slv8 := (others=>'0');
signal FX2_RXENA : slbit := '0';
signal FX2_RXBUSY : slbit := '0';
signal FX2_TXDATA : slv8 := (others=>'0');
signal FX2_TXVAL : slbit := '0';
signal I_RXD : slbit := '1';
signal O_TXD : slbit := '1';
signal I_SWI : slv8 := (others=>'0');
signal I_BTN : slv4 := (others=>'0');
signal O_LED : slv8 := (others=>'0');
signal O_ANO_N : slv4 := (others=>'0');
signal O_SEG_N : slv8 := (others=>'0');
signal O_MEM_CE_N : slbit := '1';
signal O_MEM_BE_N : slv2 := (others=>'1');
signal O_MEM_WE_N : slbit := '1';
signal O_MEM_OE_N : slbit := '1';
signal O_MEM_ADV_N : slbit := '1';
signal O_MEM_CLK : slbit := '0';
signal O_MEM_CRE : slbit := '0';
signal I_MEM_WAIT : slbit := '0';
signal O_MEM_ADDR : slv23 := (others=>'Z');
signal IO_MEM_DATA : slv16 := (others=>'0');
signal O_FLA_CE_N : slbit := '0';
signal O_FUSP_RTS_N : slbit := '0';
signal I_FUSP_CTS_N : slbit := '0';
signal I_FUSP_RXD : slbit := '1';
signal O_FUSP_TXD : slbit := '1';
signal I_FX2_IFCLK : slbit := '0';
signal O_FX2_FIFO : slv2 := (others=>'0');
signal I_FX2_FLAG : slv4 := (others=>'0');
signal O_FX2_SLRD_N : slbit := '1';
signal O_FX2_SLWR_N : slbit := '1';
signal O_FX2_SLOE_N : slbit := '1';
signal O_FX2_PKTEND_N : slbit := '1';
signal IO_FX2_DATA : slv8 := (others=>'Z');
signal UART_RESET : slbit := '0';
signal UART_RXD : slbit := '1';
signal UART_TXD : slbit := '1';
signal CTS_N : slbit := '0';
signal RTS_N : slbit := '0';
signal R_PORTSEL_SER : slbit := '0'; -- if 1 use alternate serport
signal R_PORTSEL_FX2 : slbit := '0'; -- if 1 use fx2
constant sbaddr_portsel: slv8 := slv(to_unsigned( 8,8));
constant clock_period : time := 20 ns;
constant clock_offset : time := 200 ns;
begin
CLKGEN : simclk
generic map (
PERIOD => clock_period,
OFFSET => clock_offset)
port map (
CLK => CLKOSC,
CLK_STOP => CLK_STOP
);
SB_CLKSTOP <= CLK_STOP;
DCM_COM : dcm_sfs
generic map (
CLKFX_DIVIDE => sys_conf_clkfx_divide,
CLKFX_MULTIPLY => sys_conf_clkfx_multiply,
CLKIN_PERIOD => 20.0)
port map (
CLKIN => CLKOSC,
CLKFX => CLKCOM,
LOCKED => open
);
CLKCNT : simclkcnt port map (CLK => CLKCOM, CLK_CYCLE => CLKCOM_CYCLE);
TBCORE : tbcore_rlink
port map (
CLK => CLKCOM,
CLK_STOP => CLK_STOP,
RX_DATA => TBC_RXDATA,
RX_VAL => TBC_RXVAL,
RX_HOLD => TBC_RXHOLD,
TX_DATA => TBC_TXDATA,
TX_ENA => TBC_TXENA
);
N2CORE : entity work.tb_nexys2_core
port map (
I_SWI => I_SWI,
I_BTN => I_BTN,
O_MEM_CE_N => O_MEM_CE_N,
O_MEM_BE_N => O_MEM_BE_N,
O_MEM_WE_N => O_MEM_WE_N,
O_MEM_OE_N => O_MEM_OE_N,
O_MEM_ADV_N => O_MEM_ADV_N,
O_MEM_CLK => O_MEM_CLK,
O_MEM_CRE => O_MEM_CRE,
I_MEM_WAIT => I_MEM_WAIT,
O_MEM_ADDR => O_MEM_ADDR,
IO_MEM_DATA => IO_MEM_DATA
);
UUT : nexys2_fusp_cuff_aif
port map (
I_CLK50 => CLKOSC,
I_RXD => I_RXD,
O_TXD => O_TXD,
I_SWI => I_SWI,
I_BTN => I_BTN,
O_LED => O_LED,
O_ANO_N => O_ANO_N,
O_SEG_N => O_SEG_N,
O_MEM_CE_N => O_MEM_CE_N,
O_MEM_BE_N => O_MEM_BE_N,
O_MEM_WE_N => O_MEM_WE_N,
O_MEM_OE_N => O_MEM_OE_N,
O_MEM_ADV_N => O_MEM_ADV_N,
O_MEM_CLK => O_MEM_CLK,
O_MEM_CRE => O_MEM_CRE,
I_MEM_WAIT => I_MEM_WAIT,
O_MEM_ADDR => O_MEM_ADDR,
IO_MEM_DATA => IO_MEM_DATA,
O_FLA_CE_N => O_FLA_CE_N,
O_FUSP_RTS_N => O_FUSP_RTS_N,
I_FUSP_CTS_N => I_FUSP_CTS_N,
I_FUSP_RXD => I_FUSP_RXD,
O_FUSP_TXD => O_FUSP_TXD,
I_FX2_IFCLK => I_FX2_IFCLK,
O_FX2_FIFO => O_FX2_FIFO,
I_FX2_FLAG => I_FX2_FLAG,
O_FX2_SLRD_N => O_FX2_SLRD_N,
O_FX2_SLWR_N => O_FX2_SLWR_N,
O_FX2_SLOE_N => O_FX2_SLOE_N,
O_FX2_PKTEND_N => O_FX2_PKTEND_N,
IO_FX2_DATA => IO_FX2_DATA
);
UART : serport_uart_rxtx
generic map (
CDWIDTH => CLKDIV'length)
port map (
CLK => CLKCOM,
RESET => UART_RESET,
CLKDIV => CLKDIV,
RXSD => UART_RXD,
RXDATA => UART_RXDATA,
RXVAL => UART_RXVAL,
RXERR => UART_RXERR,
RXACT => UART_RXACT,
TXSD => UART_TXD,
TXDATA => UART_TXDATA,
TXENA => UART_TXENA,
TXBUSY => UART_TXBUSY
);
FX2 : entity work.fx2_2fifo_core
port map (
CLK => CLKCOM,
RESET => '0',
RXDATA => FX2_RXDATA,
RXENA => FX2_RXENA,
RXBUSY => FX2_RXBUSY,
TXDATA => FX2_TXDATA,
TXVAL => FX2_TXVAL,
IFCLK => I_FX2_IFCLK,
FIFO => O_FX2_FIFO,
FLAG => I_FX2_FLAG,
SLRD_N => O_FX2_SLRD_N,
SLWR_N => O_FX2_SLWR_N,
SLOE_N => O_FX2_SLOE_N,
PKTEND_N => O_FX2_PKTEND_N,
DATA => IO_FX2_DATA
);
proc_fx2_mux: process (R_PORTSEL_FX2, TBC_RXDATA, TBC_RXVAL,
UART_TXBUSY, RTS_N, UART_RXDATA, UART_RXVAL,
FX2_RXBUSY, FX2_TXDATA, FX2_TXVAL
)
begin
if R_PORTSEL_FX2 = '0' then -- use serport
UART_TXDATA <= TBC_RXDATA;
UART_TXENA <= TBC_RXVAL;
TBC_RXHOLD <= UART_TXBUSY or RTS_N;
TBC_TXDATA <= UART_RXDATA;
TBC_TXENA <= UART_RXVAL;
else -- otherwise use fx2
FX2_RXDATA <= TBC_RXDATA;
FX2_RXENA <= TBC_RXVAL;
TBC_RXHOLD <= FX2_RXBUSY;
TBC_TXDATA <= FX2_TXDATA;
TBC_TXENA <= FX2_TXVAL;
end if;
end process proc_fx2_mux;
proc_ser_mux: process (R_PORTSEL_SER, UART_TXD, CTS_N,
O_TXD, O_FUSP_TXD, O_FUSP_RTS_N)
begin
if R_PORTSEL_SER = '0' then -- use main board rs232, no flow cntl
I_RXD <= UART_TXD; -- write port 0 inputs
UART_RXD <= O_TXD; -- get port 0 outputs
RTS_N <= '0';
I_FUSP_RXD <= '1'; -- port 1 inputs to idle state
I_FUSP_CTS_N <= '0';
else -- otherwise use pmod1 rs232
I_FUSP_RXD <= UART_TXD; -- write port 1 inputs
I_FUSP_CTS_N <= CTS_N;
UART_RXD <= O_FUSP_TXD; -- get port 1 outputs
RTS_N <= O_FUSP_RTS_N;
I_RXD <= '1'; -- port 0 inputs to idle state
end if;
end process proc_ser_mux;
proc_moni: process
variable oline : line;
begin
loop
wait until rising_edge(CLKCOM);
if UART_RXERR = '1' then
writetimestamp(oline, CLKCOM_CYCLE, " : seen UART_RXERR=1");
writeline(output, oline);
end if;
end loop;
end process proc_moni;
proc_simbus: process (SB_VAL)
begin
if SB_VAL'event and to_x01(SB_VAL)='1' then
if SB_ADDR = sbaddr_portsel then
R_PORTSEL_SER <= to_x01(SB_DATA(0));
R_PORTSEL_FX2 <= to_x01(SB_DATA(1));
end if;
end if;
end process proc_simbus;
end sim;
|
-------------------------------------------------------------------------------
-- Title : Clock
-- Project :
-------------------------------------------------------------------------------
-- File : util_pkg_tb.vhd
-- Author : Daniel Sun <dcsun88osh@gmail.com>
-- Company :
-- Created : 2016-08-11
-- Last update: 2018-01-20
-- Platform :
-- Standard : VHDL'87
-------------------------------------------------------------------------------
-- Description: Testbench for util package
-------------------------------------------------------------------------------
-- Copyright (c) 2016
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 2016-08-11 1.0 dcsun88osh Created
-------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity util_pkg_tb is
end util_pkg_tb;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
library work;
use work.tb_pkg.all;
use work.util_pkg.all;
architecture STRUCTURE of util_pkg_tb is
SIGNAL rst_n : std_logic;
SIGNAL clk : std_logic;
SIGNAL i : std_logic;
SIGNAL i_vec : std_logic_vector(31 downto 0);
SIGNAL d : std_logic;
SIGNAL d_vec : std_logic_vector(31 downto 0);
type vec_arr is array (natural range <>) of std_logic_vector(31 downto 0);
SIGNAL q_vec : vec_arr(31 downto 0);
SIGNAL q_sig : std_logic_vector(31 downto 0);
SIGNAL q_pulse : std_logic_vector(31 downto 0);
SIGNAL q_stretch : std_logic_vector(31 downto 0);
begin
clk_100MHZ: clk_gen(10 ns, 50, clk);
reset: rst_n_gen(1 us, rst_n);
process
begin
i <= '0';
i_vec <= (others => '0');
run_clk(clk, 200);
i <= '1';
i_vec <= x"5555aaaa";
run_clk(clk, 1);
i <= '0';
i_vec <= (others => '0');
run_clk(clk, 64);
for j in 0 to 32 loop
i <= '1';
i_vec <= x"5555aaaa";
run_clk(clk, 1);
i <= '0';
i_vec <= (others => '0');
run_clk(clk, j);
end loop;
wait;
end process;
-- So the test input lines up with the clock edge...
d_s: delay_sig generic map (1) port map (rst_n, clk, i, d);
d_v: delay_vec generic map (1) port map (rst_n, clk, i_vec, d_vec);
tests:
for i in 0 to 31 generate
s: delay_sig generic map (i) port map (rst_n, clk, d, q_sig(i));
v: delay_vec generic map (i) port map (rst_n, clk, d_vec, q_vec(i));
p: delay_pulse generic map (i) port map (rst_n, clk, d, q_pulse(i));
st: pulse_stretch generic map (i) port map (rst_n, clk, d, q_stretch(i));
end generate;
end STRUCTURE;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity syncCase is
port(A : in std_logic;
sel : in std_logic_vector(2 downto 0);
clock : in std_logic);
end syncCase;
architecture behv of syncCase is
function rising_edge(c : in std_logic) return boolean;
begin
process(A) is
begin
if rising_edge(clock) then
case sel is
when "000" => A <= '0';
when "001" => A <= '1';
when "010" => A <= '1';
when "011" => A <= '1';
when "100" => A <= '0';
when "101" => A <= '1';
when "110" => A <= '1';
when "111" => A <= '1';
end case;
end if;
end process;
end behv;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity syncCase is
port(A : in std_logic;
sel : in std_logic_vector(2 downto 0);
clock : in std_logic);
end syncCase;
architecture behv of syncCase is
function rising_edge(c : in std_logic) return boolean;
begin
process(A) is
begin
if rising_edge(clock) then
case sel is
when "000" => A <= '0';
when "001" => A <= '1';
when "010" => A <= '1';
when "011" => A <= '1';
when "100" => A <= '0';
when "101" => A <= '1';
when "110" => A <= '1';
when "111" => A <= '1';
end case;
end if;
end process;
end behv;
|
-------------------------------
---- Project: EurySPACE CCSDS RX/TX with wishbone interface
---- Design Name: ccsds_rxtx_constants
---- Version: 1.0.0
---- Description:
---- TO BE DONE
-------------------------------
---- Author(s):
---- Guillaume Rembert
-------------------------------
---- Licence:
---- MIT
-------------------------------
---- Changes list:
---- 2015/11/17: initial release
-------------------------------
package ccsds_rxtx_constants is
constant RXTX_CST: integer := 1; -- DUMMY USELESS CONSTANT
end ccsds_rxtx_constants;
|
-------------------------------------------------------------------------------
-- axi_datamover_indet_btt.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_indet_btt.vhd
--
-- Description:
-- This file implements the DataMover S2MM Indeterminate BTT support module.
-- This Module keeps track of the incoming data stream and generates a transfer
-- descriptor for each AXI MMap Burst worth of data loaded in the Data FIFO.
-- This information is stored in a separate FIFO that the Predictive Transfer
-- Calculator fetches sequentially as it is generating commands for the AXI MMap
-- bus.
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library lib_pkg_v1_0_2;
Use lib_pkg_v1_0_2.lib_pkg.clog2;
library axi_datamover_v5_1_9;
use axi_datamover_v5_1_9.axi_datamover_sfifo_autord;
use axi_datamover_v5_1_9.axi_datamover_skid_buf;
Use axi_datamover_v5_1_9.axi_datamover_stbs_set;
Use axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre;
-------------------------------------------------------------------------------
entity axi_datamover_indet_btt is
generic (
C_SF_FIFO_DEPTH : integer range 128 to 8192 := 128;
-- Sets the depth of the Data FIFO
C_IBTT_XFER_BYTES_WIDTH : Integer range 1 to 14 := 8;
-- Sets the width of the sf2pcc_xfer_bytes port
C_STRT_OFFSET_WIDTH : Integer range 1 to 7 := 2;
-- Sets the bit width of the starting address offset port
-- This should be set to log2(C_MMAP_DWIDTH/C_STREAM_DWIDTH)
C_MAX_BURST_LEN : Integer range 2 to 256 := 16;
-- Indicates what is set as the allowed max burst length for AXI4
-- transfers
C_MMAP_DWIDTH : Integer range 32 to 1024 := 32;
-- Indicates the width of the AXI4 MMap data path
C_STREAM_DWIDTH : Integer range 8 to 1024 := 32;
-- Indicates the width of the stream data path
C_ENABLE_SKID_BUF : string := "11111";
C_ENABLE_S2MM_TKEEP : integer range 0 to 1 := 1;
C_ENABLE_DRE : Integer range 0 to 1 := 0;
C_FAMILY : String := "virtex7"
-- Specifies the target FPGA Family
);
port (
-- Clock input --------------------------------------------
primary_aclk : in std_logic; --
-- Primary synchronization clock for the Master side --
-- interface and internal logic. It is also used --
-- for the User interface synchronization when --
-- C_STSCMD_IS_ASYNC = 0. --
--
-- Reset input --
mmap_reset : in std_logic; --
-- Reset used for the internal master logic --
-----------------------------------------------------------
-- Write Data Controller I/O ----------------------------------------------------------
--
ibtt2wdc_stbs_asserted : Out std_logic_vector(7 downto 0); --
-- Indicates the number of asserted WSTRB bits for the --
-- associated output stream data beat --
--
ibtt2wdc_eop : Out std_logic; --
-- Write End of Packet flag output to Write Data Controller --
--
ibtt2wdc_tdata : Out std_logic_vector(C_MMAP_DWIDTH-1 downto 0); --
-- Write DATA output to Write Data Controller --
--
ibtt2wdc_tstrb : Out std_logic_vector((C_MMAP_DWIDTH/8)-1 downto 0); --
-- Write DATA output to Write Data Controller --
--
ibtt2wdc_tlast : Out std_logic; --
-- Write LAST output to Write Data Controller --
--
ibtt2wdc_tvalid : Out std_logic; --
-- Write VALID output to Write Data Controller --
--
wdc2ibtt_tready : In std_logic; --
-- Write READY input from Write Data Controller --
---------------------------------------------------------------------------------------
-- DRE Stream In ----------------------------------------------------------------------
--
dre2ibtt_tvalid : In std_logic; --
-- DRE Stream VALID Output --
--
ibtt2dre_tready : Out Std_logic; --
-- DRE Stream READY input --
--
dre2ibtt_tdata : In std_logic_vector(C_STREAM_DWIDTH-1 downto 0); --
-- DRE Stream DATA input --
--
dre2ibtt_tstrb : In std_logic_vector((C_STREAM_DWIDTH/8)-1 downto 0); --
-- DRE Stream STRB input --
--
dre2ibtt_tlast : In std_logic; --
-- DRE Xfer LAST input --
--
dre2ibtt_eop : In std_logic; --
-- DRE Stream end of Stream packet flag --
--------------------------------------------------------------------------------------
-- Starting Address Offset Input -------------------------------------------------
--
dre2ibtt_strt_addr_offset : In std_logic_vector(C_STRT_OFFSET_WIDTH-1 downto 0); --
-- Used by Packing logic to set the initial data slice position for the --
-- packing operation. Packing is only needed if the MMap and Stream Data --
-- widths do not match. This input is sampled on the first valid DRE Stream In --
-- input databeat of a packet. --
-- --
-----------------------------------------------------------------------------------
-- Store and Forward Command Calculator Interface ---------------------------------------
--
sf2pcc_xfer_valid : Out std_logic; --
-- Indicates that at least 1 xfer descriptor entry is in in the XFER_DESCR_FIFO --
--
pcc2sf_xfer_ready : in std_logic; --
-- Indicates that a full burst of data has been loaded into the data FIFO --
--
--
sf2pcc_cmd_cmplt : Out std_logic; --
-- Indicates that this is the final xfer for an associated command loaded --
-- into the Realigner by the IBTTCC interface --
--
--
sf2pcc_packet_eop : Out std_logic; --
-- Indicates the end of a Stream Packet corresponds to the pending --
-- xfer data described by this xfer descriptor --
--
sf2pcc_xfer_bytes : Out std_logic_vector(C_IBTT_XFER_BYTES_WIDTH-1 downto 0) --
-- This byte count is used by the IBTTCC for setting up the spawned child --
-- commands. The IBTTCC must use this count to generate the appropriate --
-- LEN value to put out on the AXI4 Write Addr Channel and the WSTRB on the AXI4 --
-- Write Data Channel. --
-----------------------------------------------------------------------------------------
);
end entity axi_datamover_indet_btt;
architecture implementation of axi_datamover_indet_btt is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: funct_get_cntr_width
--
-- Function Description:
-- This function calculates the needed counter bit width from the
-- number of count sates needed (input).
--
-------------------------------------------------------------------
function funct_get_cntr_width (num_cnt_values : integer) return integer is
Variable temp_cnt_width : Integer := 0;
begin
if (num_cnt_values <= 2) then
temp_cnt_width := 1;
elsif (num_cnt_values <= 4) then
temp_cnt_width := 2;
elsif (num_cnt_values <= 8) then
temp_cnt_width := 3;
elsif (num_cnt_values <= 16) then
temp_cnt_width := 4;
elsif (num_cnt_values <= 32) then
temp_cnt_width := 5;
elsif (num_cnt_values <= 64) then
temp_cnt_width := 6;
elsif (num_cnt_values <= 128) then
temp_cnt_width := 7;
else
temp_cnt_width := 8;
end if;
Return (temp_cnt_width);
end function funct_get_cntr_width;
-------------------------------------------------------------------
-- Function
--
-- Function Name: funct_rnd2pwr_of_2
--
-- Function Description:
-- Rounds the input value up to the nearest power of 2 between
-- 4 and 32. THis is used for sizing the SRL based XD FIFO.
--
-------------------------------------------------------------------
function funct_rnd2pwr_of_2 (input_value : integer) return integer is
Variable temp_pwr2 : Integer := 128;
begin
if (input_value <= 4) then
temp_pwr2 := 4;
elsif (input_value <= 8) then
temp_pwr2 := 8;
elsif (input_value <= 16) then
temp_pwr2 := 16;
else
temp_pwr2 := 32;
end if;
Return (temp_pwr2);
end function funct_rnd2pwr_of_2;
-------------------------------------------------------------------
-- Constants
Constant LOGIC_LOW : std_logic := '0';
Constant LOGIC_HIGH : std_logic := '1';
Constant BITS_PER_BYTE : integer := 8;
Constant MMAP2STRM_WIDTH_RATO : integer := C_MMAP_DWIDTH/C_STREAM_DWIDTH;
Constant STRM_WSTB_WIDTH : integer := C_STREAM_DWIDTH/BITS_PER_BYTE;
Constant MMAP_WSTB_WIDTH : integer := C_MMAP_DWIDTH/BITS_PER_BYTE;
Constant STRM_STRBS_ASSERTED_WIDTH : integer := clog2(STRM_WSTB_WIDTH)+1;
-- Constant DATA_FIFO_DFACTOR : integer := 4; -- set buffer to 4 times the Max allowed Burst Length
-- Constant DATA_FIFO_DEPTH : integer := C_MAX_BURST_LEN*DATA_FIFO_DFACTOR;
Constant DATA_FIFO_DEPTH : integer := C_SF_FIFO_DEPTH;
Constant DATA_FIFO_WIDTH : integer := C_MMAP_DWIDTH+MMAP_WSTB_WIDTH*C_ENABLE_S2MM_TKEEP+2;
-- Constant DATA_FIFO_WIDTH : integer := C_MMAP_DWIDTH+STRB_CNTR_WIDTH+2;
Constant DATA_FIFO_CNT_WIDTH : integer := clog2(DATA_FIFO_DEPTH)+1;
Constant BURST_CNTR_WIDTH : integer := clog2(C_MAX_BURST_LEN);
Constant MAX_BURST_DBEATS : Unsigned(BURST_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(C_MAX_BURST_LEN-1, BURST_CNTR_WIDTH);
Constant DBC_ONE : Unsigned(BURST_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, BURST_CNTR_WIDTH);
Constant BYTE_CNTR_WIDTH : integer := C_IBTT_XFER_BYTES_WIDTH;
Constant BYTES_PER_MMAP_DBEAT : integer := C_MMAP_DWIDTH/BITS_PER_BYTE;
Constant BYTES_PER_STRM_DBEAT : integer := C_STREAM_DWIDTH/BITS_PER_BYTE;
--Constant MAX_BYTE_CNT : integer := C_MAX_BURST_LEN*BYTES_PER_DBEAT;
--Constant NUM_STRB_BITS : integer := BYTES_PER_DBEAT;
Constant BCNTR_ONE : Unsigned(BYTE_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, BYTE_CNTR_WIDTH);
--Constant XD_FIFO_DEPTH : integer := 16;
Constant XD_FIFO_DEPTH : integer := funct_rnd2pwr_of_2(DATA_FIFO_DEPTH/C_MAX_BURST_LEN);
Constant XD_FIFO_CNT_WIDTH : integer := clog2(XD_FIFO_DEPTH)+1;
Constant XD_FIFO_WIDTH : integer := BYTE_CNTR_WIDTH+2;
Constant MMAP_STBS_ASSERTED_WIDTH : integer := 8;
Constant SKIDBUF2WDC_DWIDTH : integer := C_MMAP_DWIDTH + MMAP_STBS_ASSERTED_WIDTH;
Constant SKIDBUF2WDC_STRB_WIDTH : integer := SKIDBUF2WDC_DWIDTH/BITS_PER_BYTE;
--Constant NUM_ZEROS_WIDTH : integer := MMAP_STBS_ASSERTED_WIDTH;
Constant STRB_CNTR_WIDTH : integer := MMAP_STBS_ASSERTED_WIDTH;
-- Signals
signal sig_wdc2ibtt_tready : std_logic := '0';
signal sig_ibtt2wdc_tvalid : std_logic := '0';
signal sig_ibtt2wdc_tdata : std_logic_vector(C_MMAP_DWIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_tstrb : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_tlast : std_logic := '0';
signal sig_ibtt2wdc_eop : std_logic := '0';
signal sig_push_data_fifo : std_logic := '0';
signal sig_pop_data_fifo : std_logic := '0';
signal sig_data_fifo_data_in : std_logic_vector(DATA_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_data_out : std_logic_vector(DATA_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_dvalid : std_logic := '0';
signal sig_data_fifo_full : std_logic := '0';
signal sig_data_fifo_rd_cnt : std_logic_vector(DATA_FIFO_CNT_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_wr_cnt : std_logic_vector(DATA_FIFO_CNT_WIDTH-1 downto 0) := (others => '0');
signal sig_push_xd_fifo : std_logic := '0';
signal sig_pop_xd_fifo : std_logic := '0';
signal sig_xd_fifo_data_in : std_logic_vector(XD_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_xd_fifo_data_out : std_logic_vector(XD_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_xd_fifo_dvalid : std_logic := '0';
signal sig_xd_fifo_full : std_logic := '0';
signal sig_tmp : std_logic := '0';
signal sig_strm_in_ready : std_logic := '0';
signal sig_good_strm_dbeat : std_logic := '0';
signal sig_good_tlast_dbeat : std_logic := '0';
signal sig_dre2ibtt_tlast_reg : std_logic := '0';
signal sig_dre2ibtt_eop_reg : std_logic := '0';
signal sig_burst_dbeat_cntr : Unsigned(BURST_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_incr_dbeat_cntr : std_logic := '0';
signal sig_clr_dbeat_cntr : std_logic := '0';
signal sig_clr_dbc_reg : std_logic := '0';
signal sig_dbc_max : std_logic := '0';
signal sig_pcc2ibtt_xfer_ready : std_logic := '0';
signal sig_byte_cntr : unsigned(BYTE_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_byte_cntr_incr_value : unsigned(BYTE_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_ld_byte_cntr : std_logic := '0';
signal sig_incr_byte_cntr : std_logic := '0';
signal sig_clr_byte_cntr : std_logic := '0';
signal sig_fifo_tstrb_out : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal sig_num_ls_zeros : integer range 0 to STRM_WSTB_WIDTH := 0;
signal sig_ls_assert_found : std_logic := '0';
signal sig_num_ms_zeros : integer range 0 to STRM_WSTB_WIDTH := 0;
signal sig_ms_assert_found : std_logic := '0';
-- signal sig_num_zeros : unsigned(NUM_ZEROS_WIDTH-1 downto 0) := (others => '0');
-- signal sig_num_ones : unsigned(NUM_ZEROS_WIDTH-1 downto 0) := (others => '0');
signal sig_stbs2sfcc_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_stbs2wdc_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_stbs_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tready : std_logic := '0';
signal sig_skidbuf_in_tvalid : std_logic := '0';
signal sig_skidbuf_in_tdata : std_logic_vector(SKIDBUF2WDC_DWIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tstrb : std_logic_vector(SKIDBUF2WDC_STRB_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tlast : std_logic := '0';
signal sig_skidbuf_in_eop : std_logic := '0';
signal sig_skidbuf_out_tready : std_logic := '0';
signal sig_skidbuf_out_tvalid : std_logic := '0';
signal sig_skidbuf_out_tdata : std_logic_vector(SKIDBUF2WDC_DWIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_out_tstrb : std_logic_vector(SKIDBUF2WDC_STRB_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_out_tlast : std_logic := '0';
signal sig_skidbuf_out_eop : std_logic := '0';
signal sig_enable_dbcntr : std_logic := '0';
signal sig_good_fifo_write : std_logic := '0';
begin --(architecture implementation)
-- Write Data Controller I/O
sig_wdc2ibtt_tready <= wdc2ibtt_tready ;
ibtt2wdc_tvalid <= sig_ibtt2wdc_tvalid ;
ibtt2wdc_tdata <= sig_ibtt2wdc_tdata ;
ibtt2wdc_tstrb <= sig_ibtt2wdc_tstrb ;
ibtt2wdc_tlast <= sig_ibtt2wdc_tlast ;
ibtt2wdc_eop <= sig_ibtt2wdc_eop ;
ibtt2wdc_stbs_asserted <= sig_ibtt2wdc_stbs_asserted;
-- PCC I/O
sf2pcc_xfer_valid <= sig_xd_fifo_dvalid;
sig_pcc2ibtt_xfer_ready <= pcc2sf_xfer_ready;
sf2pcc_packet_eop <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH+1);
sf2pcc_cmd_cmplt <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH);
sf2pcc_xfer_bytes <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH-1 downto 0);
-- DRE Stream In
ibtt2dre_tready <= sig_strm_in_ready;
-- sig_strm_in_ready <= not(sig_xd_fifo_full) and
-- not(sig_data_fifo_full);
sig_good_strm_dbeat <= dre2ibtt_tvalid and
sig_strm_in_ready;
sig_good_tlast_dbeat <= sig_good_strm_dbeat and
dre2ibtt_tlast;
-- Burst Packet Counter Logic -------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_DBC_STUFF
--
-- Process Description:
-- Just a register for data beat counter signals.
--
-------------------------------------------------------------
REG_DBC_STUFF : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
sig_dre2ibtt_tlast_reg <= '0';
sig_dre2ibtt_eop_reg <= '0';
sig_clr_dbc_reg <= '0';
else
sig_dre2ibtt_tlast_reg <= dre2ibtt_tlast;
sig_dre2ibtt_eop_reg <= dre2ibtt_eop;
sig_clr_dbc_reg <= sig_clr_dbeat_cntr;
end if;
end if;
end process REG_DBC_STUFF;
-- sig_clr_dbc_reg <= sig_clr_dbeat_cntr;
-- Increment the dataBeat counter on a data fifo wide
-- load condition. If packer logic is enabled, this will
-- only occur when a full fifo data width has been collected
-- from the Stream input.
sig_incr_dbeat_cntr <= sig_good_strm_dbeat and
sig_enable_dbcntr;
-- Check to see if a max burst len of databeats have been
-- loaded into the FIFO
sig_dbc_max <= '1'
when (sig_burst_dbeat_cntr = MAX_BURST_DBEATS)
Else '0';
-- Start the counter over at a max burst len boundary or at
-- the end of the packet.
sig_clr_dbeat_cntr <= '1'
when (sig_dbc_max = '1' and
sig_good_strm_dbeat = '1' and
sig_enable_dbcntr = '1') or
(sig_good_tlast_dbeat = '1' and
sig_enable_dbcntr = '1')
Else '0';
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DBC_CMTR
--
-- Process Description:
-- The Databeat Counter keeps track of how many databeats have
-- been loaded into the Data FIFO. When a max burst worth of
-- databeats have been loaded (or a TLAST encountered), the
-- XD FIFO can be loaded with a transfer data set to be sent
-- to the IBTTCC.
--
-------------------------------------------------------------
IMP_DBC_CMTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1' or
sig_clr_dbeat_cntr = '1') then
sig_burst_dbeat_cntr <= (others => '0');
elsif (sig_incr_dbeat_cntr = '1') then
sig_burst_dbeat_cntr <= sig_burst_dbeat_cntr + DBC_ONE;
else
null; -- hold current value
end if;
end if;
end process IMP_DBC_CMTR;
----- Byte Counter Logic -----------------------------------------------
sig_clr_byte_cntr <= sig_clr_dbc_reg and
not(sig_good_strm_dbeat);
sig_ld_byte_cntr <= sig_clr_dbc_reg and
sig_good_strm_dbeat;
sig_incr_byte_cntr <= sig_good_strm_dbeat;
sig_byte_cntr_incr_value <= RESIZE(UNSIGNED(sig_stbs2sfcc_asserted), BYTE_CNTR_WIDTH);
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_BYTE_CMTR
--
-- Process Description:
-- Keeps a running byte count per burst packet loaded into the
-- xfer FIFO. It is based on the strobes set on the incoming
-- Stream dbeat.
--
-------------------------------------------------------------
IMP_BYTE_CMTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1' or
sig_clr_byte_cntr = '1') then
sig_byte_cntr <= (others => '0');
elsif (sig_ld_byte_cntr = '1') then
sig_byte_cntr <= sig_byte_cntr_incr_value;
elsif (sig_incr_byte_cntr = '1') then
sig_byte_cntr <= sig_byte_cntr + sig_byte_cntr_incr_value;
else
null; -- hold current value
end if;
end if;
end process IMP_BYTE_CMTR;
------------------------------------------------------------
-- Instance: I_IBTTCC_STBS_SET
--
-- Description:
-- Instance of the asserted strobe counter for the IBTTCC
-- interface.
--
------------------------------------------------------------
SAME_WIDTH_NO_DRE : if (C_ENABLE_DRE = 0 and (C_STREAM_DWIDTH = C_MMAP_DWIDTH)) generate
begin
I_IBTTCC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre
generic map (
C_STROBE_WIDTH => STRM_WSTB_WIDTH
)
port map (
tstrb_in => dre2ibtt_tstrb,
num_stbs_asserted => sig_stbs2sfcc_asserted -- 8 bit wide slv
);
end generate SAME_WIDTH_NO_DRE;
DIFF_WIDTH_OR_DRE : if (C_ENABLE_DRE /= 0 or (C_STREAM_DWIDTH /= C_MMAP_DWIDTH)) generate
begin
I_IBTTCC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set
generic map (
C_STROBE_WIDTH => STRM_WSTB_WIDTH
)
port map (
tstrb_in => dre2ibtt_tstrb,
num_stbs_asserted => sig_stbs2sfcc_asserted -- 8 bit wide slv
);
end generate DIFF_WIDTH_OR_DRE;
----- Xfer Descriptor FIFO Logic -----------------------------------------------
sig_push_xd_fifo <= sig_clr_dbc_reg ;
sig_pop_xd_fifo <= sig_pcc2ibtt_xfer_ready and
sig_xd_fifo_dvalid ;
sig_xd_fifo_data_in <= sig_dre2ibtt_eop_reg & -- (TLAST for the input Stream)
sig_dre2ibtt_tlast_reg & -- (TLAST for the IBTTCC command)
std_logic_vector(sig_byte_cntr); -- Number of bytes in this xfer
------------------------------------------------------------
-- Instance: I_XD_FIFO
--
-- Description:
-- Implement the Transfer Desciptor (XD) FIFO. This FIFO holds
-- the individual child command xfer descriptors used by the
-- IBTTCC to generate the commands sent to the Address Cntlr and
-- the Data Cntlr.
--
------------------------------------------------------------
I_XD_FIFO : entity axi_datamover_v5_1_9.axi_datamover_sfifo_autord
generic map (
C_DWIDTH => XD_FIFO_WIDTH ,
C_DEPTH => XD_FIFO_DEPTH ,
C_DATA_CNT_WIDTH => XD_FIFO_CNT_WIDTH ,
C_NEED_ALMOST_EMPTY => 0 ,
C_NEED_ALMOST_FULL => 1 ,
C_USE_BLKMEM => 0 ,
C_FAMILY => C_FAMILY
)
port map (
-- Inputs
SFIFO_Sinit => mmap_reset ,
SFIFO_Clk => primary_aclk ,
SFIFO_Wr_en => sig_push_xd_fifo ,
SFIFO_Din => sig_xd_fifo_data_in ,
SFIFO_Rd_en => sig_pop_xd_fifo ,
SFIFO_Clr_Rd_Data_Valid => LOGIC_LOW ,
-- Outputs
SFIFO_DValid => sig_xd_fifo_dvalid ,
SFIFO_Dout => sig_xd_fifo_data_out ,
SFIFO_Full => sig_xd_fifo_full ,
SFIFO_Empty => open ,
SFIFO_Almost_full => sig_tmp ,
SFIFO_Almost_empty => open ,
SFIFO_Rd_count => open ,
SFIFO_Rd_count_minus1 => open ,
SFIFO_Wr_count => open ,
SFIFO_Rd_ack => open
);
----------------------------------------------------------------
-- Packing Logic ------------------------------------------
----------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: OMIT_PACKING
--
-- If Generate Description:
-- Omits any packing logic in the Store and Forward module.
-- The Stream and MMap data widths are the same.
--
------------------------------------------------------------
OMIT_PACKING : if (C_MMAP_DWIDTH = C_STREAM_DWIDTH) generate
begin
-- The data beat counter is always enabled when the packer
-- is omitted.
sig_enable_dbcntr <= '1';
sig_good_fifo_write <= sig_good_strm_dbeat;
sig_strm_in_ready <= not(sig_xd_fifo_full) and
not(sig_data_fifo_full) and
not (sig_tmp);
GEN_S2MM_TKEEP_ENABLE5 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Concatonate the Stream inputs into the single FIFO data
-- word input value
sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
dre2ibtt_tlast & -- Tlast marker
dre2ibtt_tstrb & -- TSTRB Value
dre2ibtt_tdata; -- data value
end generate GEN_S2MM_TKEEP_ENABLE5;
GEN_S2MM_TKEEP_DISABLE5 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
-- Concatonate the Stream inputs into the single FIFO data
-- word input value
sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
dre2ibtt_tlast & -- Tlast marker
--dre2ibtt_tstrb & -- TSTRB Value
dre2ibtt_tdata; -- data value
end generate GEN_S2MM_TKEEP_DISABLE5;
end generate OMIT_PACKING;
------------------------------------------------------------
-- If Generate
--
-- Label: INCLUDE_PACKING
--
-- If Generate Description:
-- Includes packing logic in the IBTT Store and Forward
-- module. The MMap Data bus is wider than the Stream width.
--
------------------------------------------------------------
INCLUDE_PACKING : if (C_MMAP_DWIDTH > C_STREAM_DWIDTH) generate
Constant TLAST_WIDTH : integer := 1; -- bit
Constant EOP_WIDTH : integer := 1; -- bit
Constant DATA_SLICE_WIDTH : integer := C_STREAM_DWIDTH;
Constant STRB_SLICE_WIDTH : integer := STRM_WSTB_WIDTH;
Constant FLAG_SLICE_WIDTH : integer := TLAST_WIDTH +
EOP_WIDTH;
Constant OFFSET_CNTR_WIDTH : integer := funct_get_cntr_width(MMAP2STRM_WIDTH_RATO);
Constant OFFSET_CNT_ONE : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, OFFSET_CNTR_WIDTH);
Constant OFFSET_CNT_MAX : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(MMAP2STRM_WIDTH_RATO-1, OFFSET_CNTR_WIDTH);
-- Types -----------------------------------------------------------------------------
type lsig_data_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(DATA_SLICE_WIDTH-1 downto 0);
type lsig_strb_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(STRB_SLICE_WIDTH-1 downto 0);
type lsig_flag_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(FLAG_SLICE_WIDTH-1 downto 0);
-- local signals
signal lsig_data_slice_reg : lsig_data_slice_type;
signal lsig_strb_slice_reg : lsig_strb_slice_type;
signal lsig_flag_slice_reg : lsig_flag_slice_type;
signal lsig_reg_segment : std_logic_vector(DATA_SLICE_WIDTH-1 downto 0) := (others => '0');
signal lsig_segment_ld : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_segment_clr : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_0ffset_to_to_use : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) := (others => '0');
signal lsig_0ffset_cntr : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) := (others => '0');
signal lsig_ld_offset : std_logic := '0';
signal lsig_incr_offset : std_logic := '0';
signal lsig_offset_cntr_eq_max : std_logic := '0';
signal lsig_combined_data : std_logic_vector(C_MMAP_DWIDTH-1 downto 0) := (others => '0');
signal lsig_combined_strb : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal lsig_tlast_or : std_logic := '0';
signal lsig_eop_or : std_logic := '0';
signal lsig_partial_tlast_or : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_partial_eop_or : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_packer_full : std_logic := '0';
signal lsig_packer_empty : std_logic := '0';
signal lsig_set_packer_full : std_logic := '0';
signal lsig_good_push2fifo : std_logic := '0';
signal lsig_first_dbeat : std_logic := '0';
begin
-- Generate the stream ready
sig_strm_in_ready <= not(sig_xd_fifo_full) and
not(sig_tmp) and
(not(lsig_packer_full) or
lsig_good_push2fifo) ;
-- Enable the Data Beat counter when the packer is
-- going full
sig_enable_dbcntr <= lsig_set_packer_full;
-- Assign the flag indicating that a fifo write is going
-- to occur at the next rising clock edge.
sig_good_fifo_write <= lsig_good_push2fifo;
GEN_S2MM_TKEEP_ENABLE6 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Format the composite FIFO input data word
sig_data_fifo_data_in <= lsig_eop_or & -- MS Bit
lsig_tlast_or &
lsig_combined_strb &
lsig_combined_data ; -- LS Bits
end generate GEN_S2MM_TKEEP_ENABLE6;
GEN_S2MM_TKEEP_DISABLE6 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
-- Format the composite FIFO input data word
sig_data_fifo_data_in <= lsig_eop_or & -- MS Bit
lsig_tlast_or &
--lsig_combined_strb &
lsig_combined_data ; -- LS Bits
end generate GEN_S2MM_TKEEP_DISABLE6;
-- Generate a flag indicating a write to the DataFIFO
-- is going to complete
lsig_good_push2fifo <= lsig_packer_full and
not(sig_data_fifo_full);
-- Generate the control that loads the starting address
-- offset for the next input packet
lsig_ld_offset <= lsig_first_dbeat and
sig_good_strm_dbeat;
-- Generate the control for incrementing the offset counter
lsig_incr_offset <= sig_good_strm_dbeat;
-- Generate a flag indicating the packer input register
-- array is full or has loaded the last data beat of
-- the input paket
lsig_set_packer_full <= sig_good_strm_dbeat and
(dre2ibtt_tlast or
lsig_offset_cntr_eq_max);
-- Check to see if the offset counter has reached its max
-- value
lsig_offset_cntr_eq_max <= '1'
--when (lsig_0ffset_cntr = OFFSET_CNT_MAX)
when (lsig_0ffset_to_to_use = OFFSET_CNT_MAX)
Else '0';
-- Mux between the input start offset and the offset counter
-- output to use for the packer slice load control.
lsig_0ffset_to_to_use <= UNSIGNED(dre2ibtt_strt_addr_offset)
when (lsig_first_dbeat = '1')
Else lsig_0ffset_cntr;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_OFFSET_LD_MARKER
--
-- Process Description:
-- Implements the flop indicating the first databeat of
-- an input data packet.
--
-------------------------------------------------------------
IMP_OFFSET_LD_MARKER : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_first_dbeat <= '1';
elsif (sig_good_strm_dbeat = '1' and
dre2ibtt_tlast = '0') then
lsig_first_dbeat <= '0';
Elsif (sig_good_strm_dbeat = '1' and
dre2ibtt_tlast = '1') Then
lsig_first_dbeat <= '1';
else
null; -- Hold Current State
end if;
end if;
end process IMP_OFFSET_LD_MARKER;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_OFFSET_CNTR
--
-- Process Description:
-- Implements the address offset counter that is used to
-- steer the data loads into the packer register slices.
-- Note that the counter has to be loaded with the starting
-- offset plus one to sync up with the data input.
-------------------------------------------------------------
IMP_OFFSET_CNTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_0ffset_cntr <= (others => '0');
Elsif (lsig_ld_offset = '1') Then
lsig_0ffset_cntr <= UNSIGNED(dre2ibtt_strt_addr_offset) + OFFSET_CNT_ONE;
elsif (lsig_incr_offset = '1') then
lsig_0ffset_cntr <= lsig_0ffset_cntr + OFFSET_CNT_ONE;
else
null; -- Hold Current State
end if;
end if;
end process IMP_OFFSET_CNTR;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_PACK_REG_FULL
--
-- Process Description:
-- Implements the Packer Register full/empty flags
--
-------------------------------------------------------------
IMP_PACK_REG_FULL : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_packer_full <= '0';
lsig_packer_empty <= '1';
Elsif (lsig_set_packer_full = '1' and
lsig_packer_full = '0') Then
lsig_packer_full <= '1';
lsig_packer_empty <= '0';
elsif (lsig_set_packer_full = '0' and
lsig_good_push2fifo = '1') then
lsig_packer_full <= '0';
lsig_packer_empty <= '1';
else
null; -- Hold Current State
end if;
end if;
end process IMP_PACK_REG_FULL;
------------------------------------------------------------
-- For Generate
--
-- Label: DO_REG_SLICES
--
-- For Generate Description:
--
-- Implements the Packng Register Slices
--
--
------------------------------------------------------------
DO_REG_SLICES : for slice_index in 0 to MMAP2STRM_WIDTH_RATO-1 generate
begin
-- generate the register load enable for each slice segment based
-- on the address offset count value
lsig_segment_ld(slice_index) <= '1'
when (sig_good_strm_dbeat = '1' and
TO_INTEGER(lsig_0ffset_to_to_use) = slice_index)
Else '0';
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DATA_SLICE
--
-- Process Description:
-- Implement a data register slice abd Strobe register slice
-- for the packer (upsizer).
--
-------------------------------------------------------------
IMP_DATA_SLICE : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_data_slice_reg(slice_index) <= (others => '0');
lsig_strb_slice_reg(slice_index) <= (others => '0');
elsif (lsig_segment_ld(slice_index) = '1') then
lsig_data_slice_reg(slice_index) <= dre2ibtt_tdata;
lsig_strb_slice_reg(slice_index) <= dre2ibtt_tstrb;
-- optional clear of slice reg
elsif (lsig_segment_ld(slice_index) = '0' and
lsig_good_push2fifo = '1') then
lsig_data_slice_reg(slice_index) <= (others => '0');
lsig_strb_slice_reg(slice_index) <= (others => '0');
else
null; -- Hold Current State
end if;
end if;
end process IMP_DATA_SLICE;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_FLAG_SLICE
--
-- Process Description:
-- Implement a flag register slice for the packer.
--
-------------------------------------------------------------
IMP_FLAG_SLICE : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_flag_slice_reg(slice_index) <= (others => '0');
elsif (lsig_segment_ld(slice_index) = '1') then
lsig_flag_slice_reg(slice_index) <= dre2ibtt_tlast & -- bit 1
dre2ibtt_eop; -- bit 0
elsif (lsig_segment_ld(slice_index) = '0' and
lsig_good_push2fifo = '1') then
lsig_flag_slice_reg(slice_index) <= (others => '0');
else
null; -- Hold Current State
end if;
end if;
end process IMP_FLAG_SLICE;
end generate DO_REG_SLICES;
-- Do the OR functions of the Flags -------------------------------------
lsig_tlast_or <= lsig_partial_tlast_or(MMAP2STRM_WIDTH_RATO-1) ;
lsig_eop_or <= lsig_partial_eop_or(MMAP2STRM_WIDTH_RATO-1);
lsig_partial_tlast_or(0) <= lsig_flag_slice_reg(0)(1);
lsig_partial_eop_or(0) <= lsig_flag_slice_reg(0)(0);
------------------------------------------------------------
-- For Generate
--
-- Label: DO_FLAG_OR
--
-- For Generate Description:
-- Implement the OR of the TLAST and EOP Error flags.
--
--
--
------------------------------------------------------------
DO_FLAG_OR : for slice_index in 1 to MMAP2STRM_WIDTH_RATO-1 generate
begin
lsig_partial_tlast_or(slice_index) <= lsig_partial_tlast_or(slice_index-1) or
--lsig_partial_tlast_or(slice_index);
lsig_flag_slice_reg(slice_index)(1);
lsig_partial_eop_or(slice_index) <= lsig_partial_eop_or(slice_index-1) or
--lsig_partial_eop_or(slice_index);
lsig_flag_slice_reg(slice_index)(0);
end generate DO_FLAG_OR;
------------------------------------------------------------
-- For Generate
--
-- Label: DO_DATA_COMBINER
--
-- For Generate Description:
-- Combines the Data Slice register and Strobe slice register
-- outputs into a single data and single strobe vector used for
-- input data to the Data FIFO.
--
--
------------------------------------------------------------
DO_DATA_COMBINER : for slice_index in 1 to MMAP2STRM_WIDTH_RATO generate
begin
lsig_combined_data((slice_index*DATA_SLICE_WIDTH)-1 downto
(slice_index-1)*DATA_SLICE_WIDTH) <=
lsig_data_slice_reg(slice_index-1);
lsig_combined_strb((slice_index*STRB_SLICE_WIDTH)-1 downto
(slice_index-1)*STRB_SLICE_WIDTH) <=
lsig_strb_slice_reg(slice_index-1);
end generate DO_DATA_COMBINER;
end generate INCLUDE_PACKING;
-- Data FIFO Logic ------------------------------------------
--sig_push_data_fifo <= sig_good_strm_dbeat;
sig_push_data_fifo <= sig_good_fifo_write;
sig_pop_data_fifo <= sig_skidbuf_in_tready and
sig_data_fifo_dvalid;
-- -- Concatonate the Stream inputs into the single FIFO data in value
-- sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
-- dre2ibtt_tlast &
-- dre2ibtt_tstrb &
-- dre2ibtt_tdata;
------------------------------------------------------------
-- Instance: I_DATA_FIFO
--
-- Description:
-- Implements the Store and Forward data FIFO
--
------------------------------------------------------------
I_DATA_FIFO : entity axi_datamover_v5_1_9.axi_datamover_sfifo_autord
generic map (
C_DWIDTH => DATA_FIFO_WIDTH ,
C_DEPTH => DATA_FIFO_DEPTH ,
C_DATA_CNT_WIDTH => DATA_FIFO_CNT_WIDTH ,
C_NEED_ALMOST_EMPTY => 0 ,
C_NEED_ALMOST_FULL => 0 ,
C_USE_BLKMEM => 1 ,
C_FAMILY => C_FAMILY
)
port map (
-- Inputs
SFIFO_Sinit => mmap_reset ,
SFIFO_Clk => primary_aclk ,
SFIFO_Wr_en => sig_push_data_fifo ,
SFIFO_Din => sig_data_fifo_data_in ,
SFIFO_Rd_en => sig_pop_data_fifo ,
SFIFO_Clr_Rd_Data_Valid => LOGIC_LOW ,
-- Outputs
SFIFO_DValid => sig_data_fifo_dvalid ,
SFIFO_Dout => sig_data_fifo_data_out ,
SFIFO_Full => sig_data_fifo_full ,
SFIFO_Empty => open ,
SFIFO_Almost_full => open ,
SFIFO_Almost_empty => open ,
SFIFO_Rd_count => sig_data_fifo_rd_cnt ,
SFIFO_Rd_count_minus1 => open ,
SFIFO_Wr_count => sig_data_fifo_wr_cnt ,
SFIFO_Rd_ack => open
);
-------------------------------------------------------------------------
---------------- Asserted TSTRB calculation logic ---------------------
-------------------------------------------------------------------------
GEN_S2MM_TKEEP_ENABLE7 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Rip the write strobe value from the FIFO output data
sig_fifo_tstrb_out <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-3 downto
C_MMAP_DWIDTH);
end generate GEN_S2MM_TKEEP_ENABLE7;
GEN_S2MM_TKEEP_DISBALE7 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
sig_fifo_tstrb_out <= (others => '1');
end generate GEN_S2MM_TKEEP_DISBALE7;
------------------------------------------------------------
-- Instance: I_WDC_STBS_SET
--
-- Description:
-- Instance of the asserted strobe counter for the WDC
-- interface.
--
------------------------------------------------------------
SAME_WIDTH_NO_DRE_WDC : if (C_ENABLE_DRE = 0 and (C_STREAM_DWIDTH = C_MMAP_DWIDTH)) generate
begin
I_WDC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre
generic map (
C_STROBE_WIDTH => MMAP_WSTB_WIDTH
)
port map (
tstrb_in => sig_fifo_tstrb_out,
num_stbs_asserted => sig_stbs2wdc_asserted
);
end generate SAME_WIDTH_NO_DRE_WDC;
DIFF_WIDTH_OR_DRE_WDC : if (C_ENABLE_DRE /= 0 or (C_STREAM_DWIDTH /= C_MMAP_DWIDTH)) generate
begin
I_WDC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set
generic map (
C_STROBE_WIDTH => MMAP_WSTB_WIDTH
)
port map (
tstrb_in => sig_fifo_tstrb_out,
num_stbs_asserted => sig_stbs2wdc_asserted
);
end generate DIFF_WIDTH_OR_DRE_WDC;
-------------------------------------------------------------------------
------- Isolation Skid Buffer Logic (needed for Fmax timing) -----------
-------------------------------------------------------------------------
-- Skid Buffer output assignments -----------
sig_skidbuf_out_tready <= sig_wdc2ibtt_tready;
sig_ibtt2wdc_tvalid <= sig_skidbuf_out_tvalid;
sig_ibtt2wdc_tdata <= sig_skidbuf_out_tdata(C_MMAP_DWIDTH-1 downto 0) ;
sig_ibtt2wdc_tstrb <= sig_skidbuf_out_tstrb(MMAP_WSTB_WIDTH-1 downto 0) ;
sig_ibtt2wdc_tlast <= sig_skidbuf_out_tlast ;
-- Rip the EOP marker from the MS bit of the skid output strobes
sig_ibtt2wdc_eop <= sig_skidbuf_out_tstrb(MMAP_WSTB_WIDTH) ;
-- Rip the upper 8 bits of the skid output data for the strobes asserted value
sig_ibtt2wdc_stbs_asserted <= sig_skidbuf_out_tdata(SKIDBUF2WDC_DWIDTH-1 downto
C_MMAP_DWIDTH);
-- Skid Buffer input assignments -----------
sig_skidbuf_in_tvalid <= sig_data_fifo_dvalid;
sig_skidbuf_in_eop <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-1);
sig_skidbuf_in_tlast <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-2);
-- Steal the extra input strobe bit and use it for the EOP marker
---- sig_skidbuf_in_tstrb <= sig_skidbuf_in_eop &
---- sig_data_fifo_data_out(DATA_FIFO_WIDTH-3 downto
---- C_MMAP_DWIDTH);
----
sig_skidbuf_in_tstrb <= sig_skidbuf_in_eop &
sig_fifo_tstrb_out;
-- Insert the Strobes Asserted count in the extra (MS) data byte
-- for the skid buffer
sig_skidbuf_in_tdata <= sig_stbs2wdc_asserted &
sig_data_fifo_data_out(C_MMAP_DWIDTH-1 downto 0);
ENABLE_AXIS_SKID : if C_ENABLE_SKID_BUF(2) = '1' generate
begin
------------------------------------------------------------
-- Instance: I_INDET_BTT_SKID_BUF
--
-- Description:
-- Instance for the Store and Forward isolation Skid Buffer
-- which is required to achieve Fmax timing. Note that this
-- skid buffer is 1 byte wider than the stream data width to
-- allow for the asserted strobes count to be passed through
-- it. The EOP marker is inserted in the extra strobe slot.
--
------------------------------------------------------------
I_INDET_BTT_SKID_BUF : entity axi_datamover_v5_1_9.axi_datamover_skid_buf
generic map (
C_WDATA_WIDTH => SKIDBUF2WDC_DWIDTH
)
port map (
-- System Ports
aclk => primary_aclk ,
arst => mmap_reset ,
-- Shutdown control (assert for 1 clk pulse)
skid_stop => LOGIC_LOW ,
-- Slave Side (Stream Data Input)
s_valid => sig_skidbuf_in_tvalid ,
s_ready => sig_skidbuf_in_tready ,
s_data => sig_skidbuf_in_tdata ,
s_strb => sig_skidbuf_in_tstrb ,
s_last => sig_skidbuf_in_tlast ,
-- Master Side (Stream Data Output
m_valid => sig_skidbuf_out_tvalid ,
m_ready => sig_skidbuf_out_tready ,
m_data => sig_skidbuf_out_tdata ,
m_strb => sig_skidbuf_out_tstrb ,
m_last => sig_skidbuf_out_tlast
);
end generate ENABLE_AXIS_SKID;
DISABLE_AXIS_SKID : if C_ENABLE_SKID_BUF(2) = '0' generate
begin
sig_skidbuf_out_tvalid <= sig_skidbuf_in_tvalid;
sig_skidbuf_in_tready <= sig_skidbuf_out_tready ;
sig_skidbuf_out_tdata <= sig_skidbuf_in_tdata ;
sig_skidbuf_out_tstrb <= sig_skidbuf_in_tstrb ;
sig_skidbuf_out_tlast <= sig_skidbuf_in_tlast ;
end generate DISABLE_AXIS_SKID;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_indet_btt.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_indet_btt.vhd
--
-- Description:
-- This file implements the DataMover S2MM Indeterminate BTT support module.
-- This Module keeps track of the incoming data stream and generates a transfer
-- descriptor for each AXI MMap Burst worth of data loaded in the Data FIFO.
-- This information is stored in a separate FIFO that the Predictive Transfer
-- Calculator fetches sequentially as it is generating commands for the AXI MMap
-- bus.
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library lib_pkg_v1_0_2;
Use lib_pkg_v1_0_2.lib_pkg.clog2;
library axi_datamover_v5_1_9;
use axi_datamover_v5_1_9.axi_datamover_sfifo_autord;
use axi_datamover_v5_1_9.axi_datamover_skid_buf;
Use axi_datamover_v5_1_9.axi_datamover_stbs_set;
Use axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre;
-------------------------------------------------------------------------------
entity axi_datamover_indet_btt is
generic (
C_SF_FIFO_DEPTH : integer range 128 to 8192 := 128;
-- Sets the depth of the Data FIFO
C_IBTT_XFER_BYTES_WIDTH : Integer range 1 to 14 := 8;
-- Sets the width of the sf2pcc_xfer_bytes port
C_STRT_OFFSET_WIDTH : Integer range 1 to 7 := 2;
-- Sets the bit width of the starting address offset port
-- This should be set to log2(C_MMAP_DWIDTH/C_STREAM_DWIDTH)
C_MAX_BURST_LEN : Integer range 2 to 256 := 16;
-- Indicates what is set as the allowed max burst length for AXI4
-- transfers
C_MMAP_DWIDTH : Integer range 32 to 1024 := 32;
-- Indicates the width of the AXI4 MMap data path
C_STREAM_DWIDTH : Integer range 8 to 1024 := 32;
-- Indicates the width of the stream data path
C_ENABLE_SKID_BUF : string := "11111";
C_ENABLE_S2MM_TKEEP : integer range 0 to 1 := 1;
C_ENABLE_DRE : Integer range 0 to 1 := 0;
C_FAMILY : String := "virtex7"
-- Specifies the target FPGA Family
);
port (
-- Clock input --------------------------------------------
primary_aclk : in std_logic; --
-- Primary synchronization clock for the Master side --
-- interface and internal logic. It is also used --
-- for the User interface synchronization when --
-- C_STSCMD_IS_ASYNC = 0. --
--
-- Reset input --
mmap_reset : in std_logic; --
-- Reset used for the internal master logic --
-----------------------------------------------------------
-- Write Data Controller I/O ----------------------------------------------------------
--
ibtt2wdc_stbs_asserted : Out std_logic_vector(7 downto 0); --
-- Indicates the number of asserted WSTRB bits for the --
-- associated output stream data beat --
--
ibtt2wdc_eop : Out std_logic; --
-- Write End of Packet flag output to Write Data Controller --
--
ibtt2wdc_tdata : Out std_logic_vector(C_MMAP_DWIDTH-1 downto 0); --
-- Write DATA output to Write Data Controller --
--
ibtt2wdc_tstrb : Out std_logic_vector((C_MMAP_DWIDTH/8)-1 downto 0); --
-- Write DATA output to Write Data Controller --
--
ibtt2wdc_tlast : Out std_logic; --
-- Write LAST output to Write Data Controller --
--
ibtt2wdc_tvalid : Out std_logic; --
-- Write VALID output to Write Data Controller --
--
wdc2ibtt_tready : In std_logic; --
-- Write READY input from Write Data Controller --
---------------------------------------------------------------------------------------
-- DRE Stream In ----------------------------------------------------------------------
--
dre2ibtt_tvalid : In std_logic; --
-- DRE Stream VALID Output --
--
ibtt2dre_tready : Out Std_logic; --
-- DRE Stream READY input --
--
dre2ibtt_tdata : In std_logic_vector(C_STREAM_DWIDTH-1 downto 0); --
-- DRE Stream DATA input --
--
dre2ibtt_tstrb : In std_logic_vector((C_STREAM_DWIDTH/8)-1 downto 0); --
-- DRE Stream STRB input --
--
dre2ibtt_tlast : In std_logic; --
-- DRE Xfer LAST input --
--
dre2ibtt_eop : In std_logic; --
-- DRE Stream end of Stream packet flag --
--------------------------------------------------------------------------------------
-- Starting Address Offset Input -------------------------------------------------
--
dre2ibtt_strt_addr_offset : In std_logic_vector(C_STRT_OFFSET_WIDTH-1 downto 0); --
-- Used by Packing logic to set the initial data slice position for the --
-- packing operation. Packing is only needed if the MMap and Stream Data --
-- widths do not match. This input is sampled on the first valid DRE Stream In --
-- input databeat of a packet. --
-- --
-----------------------------------------------------------------------------------
-- Store and Forward Command Calculator Interface ---------------------------------------
--
sf2pcc_xfer_valid : Out std_logic; --
-- Indicates that at least 1 xfer descriptor entry is in in the XFER_DESCR_FIFO --
--
pcc2sf_xfer_ready : in std_logic; --
-- Indicates that a full burst of data has been loaded into the data FIFO --
--
--
sf2pcc_cmd_cmplt : Out std_logic; --
-- Indicates that this is the final xfer for an associated command loaded --
-- into the Realigner by the IBTTCC interface --
--
--
sf2pcc_packet_eop : Out std_logic; --
-- Indicates the end of a Stream Packet corresponds to the pending --
-- xfer data described by this xfer descriptor --
--
sf2pcc_xfer_bytes : Out std_logic_vector(C_IBTT_XFER_BYTES_WIDTH-1 downto 0) --
-- This byte count is used by the IBTTCC for setting up the spawned child --
-- commands. The IBTTCC must use this count to generate the appropriate --
-- LEN value to put out on the AXI4 Write Addr Channel and the WSTRB on the AXI4 --
-- Write Data Channel. --
-----------------------------------------------------------------------------------------
);
end entity axi_datamover_indet_btt;
architecture implementation of axi_datamover_indet_btt is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: funct_get_cntr_width
--
-- Function Description:
-- This function calculates the needed counter bit width from the
-- number of count sates needed (input).
--
-------------------------------------------------------------------
function funct_get_cntr_width (num_cnt_values : integer) return integer is
Variable temp_cnt_width : Integer := 0;
begin
if (num_cnt_values <= 2) then
temp_cnt_width := 1;
elsif (num_cnt_values <= 4) then
temp_cnt_width := 2;
elsif (num_cnt_values <= 8) then
temp_cnt_width := 3;
elsif (num_cnt_values <= 16) then
temp_cnt_width := 4;
elsif (num_cnt_values <= 32) then
temp_cnt_width := 5;
elsif (num_cnt_values <= 64) then
temp_cnt_width := 6;
elsif (num_cnt_values <= 128) then
temp_cnt_width := 7;
else
temp_cnt_width := 8;
end if;
Return (temp_cnt_width);
end function funct_get_cntr_width;
-------------------------------------------------------------------
-- Function
--
-- Function Name: funct_rnd2pwr_of_2
--
-- Function Description:
-- Rounds the input value up to the nearest power of 2 between
-- 4 and 32. THis is used for sizing the SRL based XD FIFO.
--
-------------------------------------------------------------------
function funct_rnd2pwr_of_2 (input_value : integer) return integer is
Variable temp_pwr2 : Integer := 128;
begin
if (input_value <= 4) then
temp_pwr2 := 4;
elsif (input_value <= 8) then
temp_pwr2 := 8;
elsif (input_value <= 16) then
temp_pwr2 := 16;
else
temp_pwr2 := 32;
end if;
Return (temp_pwr2);
end function funct_rnd2pwr_of_2;
-------------------------------------------------------------------
-- Constants
Constant LOGIC_LOW : std_logic := '0';
Constant LOGIC_HIGH : std_logic := '1';
Constant BITS_PER_BYTE : integer := 8;
Constant MMAP2STRM_WIDTH_RATO : integer := C_MMAP_DWIDTH/C_STREAM_DWIDTH;
Constant STRM_WSTB_WIDTH : integer := C_STREAM_DWIDTH/BITS_PER_BYTE;
Constant MMAP_WSTB_WIDTH : integer := C_MMAP_DWIDTH/BITS_PER_BYTE;
Constant STRM_STRBS_ASSERTED_WIDTH : integer := clog2(STRM_WSTB_WIDTH)+1;
-- Constant DATA_FIFO_DFACTOR : integer := 4; -- set buffer to 4 times the Max allowed Burst Length
-- Constant DATA_FIFO_DEPTH : integer := C_MAX_BURST_LEN*DATA_FIFO_DFACTOR;
Constant DATA_FIFO_DEPTH : integer := C_SF_FIFO_DEPTH;
Constant DATA_FIFO_WIDTH : integer := C_MMAP_DWIDTH+MMAP_WSTB_WIDTH*C_ENABLE_S2MM_TKEEP+2;
-- Constant DATA_FIFO_WIDTH : integer := C_MMAP_DWIDTH+STRB_CNTR_WIDTH+2;
Constant DATA_FIFO_CNT_WIDTH : integer := clog2(DATA_FIFO_DEPTH)+1;
Constant BURST_CNTR_WIDTH : integer := clog2(C_MAX_BURST_LEN);
Constant MAX_BURST_DBEATS : Unsigned(BURST_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(C_MAX_BURST_LEN-1, BURST_CNTR_WIDTH);
Constant DBC_ONE : Unsigned(BURST_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, BURST_CNTR_WIDTH);
Constant BYTE_CNTR_WIDTH : integer := C_IBTT_XFER_BYTES_WIDTH;
Constant BYTES_PER_MMAP_DBEAT : integer := C_MMAP_DWIDTH/BITS_PER_BYTE;
Constant BYTES_PER_STRM_DBEAT : integer := C_STREAM_DWIDTH/BITS_PER_BYTE;
--Constant MAX_BYTE_CNT : integer := C_MAX_BURST_LEN*BYTES_PER_DBEAT;
--Constant NUM_STRB_BITS : integer := BYTES_PER_DBEAT;
Constant BCNTR_ONE : Unsigned(BYTE_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, BYTE_CNTR_WIDTH);
--Constant XD_FIFO_DEPTH : integer := 16;
Constant XD_FIFO_DEPTH : integer := funct_rnd2pwr_of_2(DATA_FIFO_DEPTH/C_MAX_BURST_LEN);
Constant XD_FIFO_CNT_WIDTH : integer := clog2(XD_FIFO_DEPTH)+1;
Constant XD_FIFO_WIDTH : integer := BYTE_CNTR_WIDTH+2;
Constant MMAP_STBS_ASSERTED_WIDTH : integer := 8;
Constant SKIDBUF2WDC_DWIDTH : integer := C_MMAP_DWIDTH + MMAP_STBS_ASSERTED_WIDTH;
Constant SKIDBUF2WDC_STRB_WIDTH : integer := SKIDBUF2WDC_DWIDTH/BITS_PER_BYTE;
--Constant NUM_ZEROS_WIDTH : integer := MMAP_STBS_ASSERTED_WIDTH;
Constant STRB_CNTR_WIDTH : integer := MMAP_STBS_ASSERTED_WIDTH;
-- Signals
signal sig_wdc2ibtt_tready : std_logic := '0';
signal sig_ibtt2wdc_tvalid : std_logic := '0';
signal sig_ibtt2wdc_tdata : std_logic_vector(C_MMAP_DWIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_tstrb : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_tlast : std_logic := '0';
signal sig_ibtt2wdc_eop : std_logic := '0';
signal sig_push_data_fifo : std_logic := '0';
signal sig_pop_data_fifo : std_logic := '0';
signal sig_data_fifo_data_in : std_logic_vector(DATA_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_data_out : std_logic_vector(DATA_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_dvalid : std_logic := '0';
signal sig_data_fifo_full : std_logic := '0';
signal sig_data_fifo_rd_cnt : std_logic_vector(DATA_FIFO_CNT_WIDTH-1 downto 0) := (others => '0');
signal sig_data_fifo_wr_cnt : std_logic_vector(DATA_FIFO_CNT_WIDTH-1 downto 0) := (others => '0');
signal sig_push_xd_fifo : std_logic := '0';
signal sig_pop_xd_fifo : std_logic := '0';
signal sig_xd_fifo_data_in : std_logic_vector(XD_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_xd_fifo_data_out : std_logic_vector(XD_FIFO_WIDTH-1 downto 0) := (others => '0');
signal sig_xd_fifo_dvalid : std_logic := '0';
signal sig_xd_fifo_full : std_logic := '0';
signal sig_tmp : std_logic := '0';
signal sig_strm_in_ready : std_logic := '0';
signal sig_good_strm_dbeat : std_logic := '0';
signal sig_good_tlast_dbeat : std_logic := '0';
signal sig_dre2ibtt_tlast_reg : std_logic := '0';
signal sig_dre2ibtt_eop_reg : std_logic := '0';
signal sig_burst_dbeat_cntr : Unsigned(BURST_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_incr_dbeat_cntr : std_logic := '0';
signal sig_clr_dbeat_cntr : std_logic := '0';
signal sig_clr_dbc_reg : std_logic := '0';
signal sig_dbc_max : std_logic := '0';
signal sig_pcc2ibtt_xfer_ready : std_logic := '0';
signal sig_byte_cntr : unsigned(BYTE_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_byte_cntr_incr_value : unsigned(BYTE_CNTR_WIDTH-1 downto 0) := (others => '0');
signal sig_ld_byte_cntr : std_logic := '0';
signal sig_incr_byte_cntr : std_logic := '0';
signal sig_clr_byte_cntr : std_logic := '0';
signal sig_fifo_tstrb_out : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal sig_num_ls_zeros : integer range 0 to STRM_WSTB_WIDTH := 0;
signal sig_ls_assert_found : std_logic := '0';
signal sig_num_ms_zeros : integer range 0 to STRM_WSTB_WIDTH := 0;
signal sig_ms_assert_found : std_logic := '0';
-- signal sig_num_zeros : unsigned(NUM_ZEROS_WIDTH-1 downto 0) := (others => '0');
-- signal sig_num_ones : unsigned(NUM_ZEROS_WIDTH-1 downto 0) := (others => '0');
signal sig_stbs2sfcc_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_stbs2wdc_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_ibtt2wdc_stbs_asserted : std_logic_vector(MMAP_STBS_ASSERTED_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tready : std_logic := '0';
signal sig_skidbuf_in_tvalid : std_logic := '0';
signal sig_skidbuf_in_tdata : std_logic_vector(SKIDBUF2WDC_DWIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tstrb : std_logic_vector(SKIDBUF2WDC_STRB_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_in_tlast : std_logic := '0';
signal sig_skidbuf_in_eop : std_logic := '0';
signal sig_skidbuf_out_tready : std_logic := '0';
signal sig_skidbuf_out_tvalid : std_logic := '0';
signal sig_skidbuf_out_tdata : std_logic_vector(SKIDBUF2WDC_DWIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_out_tstrb : std_logic_vector(SKIDBUF2WDC_STRB_WIDTH-1 downto 0) := (others => '0');
signal sig_skidbuf_out_tlast : std_logic := '0';
signal sig_skidbuf_out_eop : std_logic := '0';
signal sig_enable_dbcntr : std_logic := '0';
signal sig_good_fifo_write : std_logic := '0';
begin --(architecture implementation)
-- Write Data Controller I/O
sig_wdc2ibtt_tready <= wdc2ibtt_tready ;
ibtt2wdc_tvalid <= sig_ibtt2wdc_tvalid ;
ibtt2wdc_tdata <= sig_ibtt2wdc_tdata ;
ibtt2wdc_tstrb <= sig_ibtt2wdc_tstrb ;
ibtt2wdc_tlast <= sig_ibtt2wdc_tlast ;
ibtt2wdc_eop <= sig_ibtt2wdc_eop ;
ibtt2wdc_stbs_asserted <= sig_ibtt2wdc_stbs_asserted;
-- PCC I/O
sf2pcc_xfer_valid <= sig_xd_fifo_dvalid;
sig_pcc2ibtt_xfer_ready <= pcc2sf_xfer_ready;
sf2pcc_packet_eop <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH+1);
sf2pcc_cmd_cmplt <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH);
sf2pcc_xfer_bytes <= sig_xd_fifo_data_out(BYTE_CNTR_WIDTH-1 downto 0);
-- DRE Stream In
ibtt2dre_tready <= sig_strm_in_ready;
-- sig_strm_in_ready <= not(sig_xd_fifo_full) and
-- not(sig_data_fifo_full);
sig_good_strm_dbeat <= dre2ibtt_tvalid and
sig_strm_in_ready;
sig_good_tlast_dbeat <= sig_good_strm_dbeat and
dre2ibtt_tlast;
-- Burst Packet Counter Logic -------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_DBC_STUFF
--
-- Process Description:
-- Just a register for data beat counter signals.
--
-------------------------------------------------------------
REG_DBC_STUFF : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
sig_dre2ibtt_tlast_reg <= '0';
sig_dre2ibtt_eop_reg <= '0';
sig_clr_dbc_reg <= '0';
else
sig_dre2ibtt_tlast_reg <= dre2ibtt_tlast;
sig_dre2ibtt_eop_reg <= dre2ibtt_eop;
sig_clr_dbc_reg <= sig_clr_dbeat_cntr;
end if;
end if;
end process REG_DBC_STUFF;
-- sig_clr_dbc_reg <= sig_clr_dbeat_cntr;
-- Increment the dataBeat counter on a data fifo wide
-- load condition. If packer logic is enabled, this will
-- only occur when a full fifo data width has been collected
-- from the Stream input.
sig_incr_dbeat_cntr <= sig_good_strm_dbeat and
sig_enable_dbcntr;
-- Check to see if a max burst len of databeats have been
-- loaded into the FIFO
sig_dbc_max <= '1'
when (sig_burst_dbeat_cntr = MAX_BURST_DBEATS)
Else '0';
-- Start the counter over at a max burst len boundary or at
-- the end of the packet.
sig_clr_dbeat_cntr <= '1'
when (sig_dbc_max = '1' and
sig_good_strm_dbeat = '1' and
sig_enable_dbcntr = '1') or
(sig_good_tlast_dbeat = '1' and
sig_enable_dbcntr = '1')
Else '0';
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DBC_CMTR
--
-- Process Description:
-- The Databeat Counter keeps track of how many databeats have
-- been loaded into the Data FIFO. When a max burst worth of
-- databeats have been loaded (or a TLAST encountered), the
-- XD FIFO can be loaded with a transfer data set to be sent
-- to the IBTTCC.
--
-------------------------------------------------------------
IMP_DBC_CMTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1' or
sig_clr_dbeat_cntr = '1') then
sig_burst_dbeat_cntr <= (others => '0');
elsif (sig_incr_dbeat_cntr = '1') then
sig_burst_dbeat_cntr <= sig_burst_dbeat_cntr + DBC_ONE;
else
null; -- hold current value
end if;
end if;
end process IMP_DBC_CMTR;
----- Byte Counter Logic -----------------------------------------------
sig_clr_byte_cntr <= sig_clr_dbc_reg and
not(sig_good_strm_dbeat);
sig_ld_byte_cntr <= sig_clr_dbc_reg and
sig_good_strm_dbeat;
sig_incr_byte_cntr <= sig_good_strm_dbeat;
sig_byte_cntr_incr_value <= RESIZE(UNSIGNED(sig_stbs2sfcc_asserted), BYTE_CNTR_WIDTH);
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_BYTE_CMTR
--
-- Process Description:
-- Keeps a running byte count per burst packet loaded into the
-- xfer FIFO. It is based on the strobes set on the incoming
-- Stream dbeat.
--
-------------------------------------------------------------
IMP_BYTE_CMTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1' or
sig_clr_byte_cntr = '1') then
sig_byte_cntr <= (others => '0');
elsif (sig_ld_byte_cntr = '1') then
sig_byte_cntr <= sig_byte_cntr_incr_value;
elsif (sig_incr_byte_cntr = '1') then
sig_byte_cntr <= sig_byte_cntr + sig_byte_cntr_incr_value;
else
null; -- hold current value
end if;
end if;
end process IMP_BYTE_CMTR;
------------------------------------------------------------
-- Instance: I_IBTTCC_STBS_SET
--
-- Description:
-- Instance of the asserted strobe counter for the IBTTCC
-- interface.
--
------------------------------------------------------------
SAME_WIDTH_NO_DRE : if (C_ENABLE_DRE = 0 and (C_STREAM_DWIDTH = C_MMAP_DWIDTH)) generate
begin
I_IBTTCC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre
generic map (
C_STROBE_WIDTH => STRM_WSTB_WIDTH
)
port map (
tstrb_in => dre2ibtt_tstrb,
num_stbs_asserted => sig_stbs2sfcc_asserted -- 8 bit wide slv
);
end generate SAME_WIDTH_NO_DRE;
DIFF_WIDTH_OR_DRE : if (C_ENABLE_DRE /= 0 or (C_STREAM_DWIDTH /= C_MMAP_DWIDTH)) generate
begin
I_IBTTCC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set
generic map (
C_STROBE_WIDTH => STRM_WSTB_WIDTH
)
port map (
tstrb_in => dre2ibtt_tstrb,
num_stbs_asserted => sig_stbs2sfcc_asserted -- 8 bit wide slv
);
end generate DIFF_WIDTH_OR_DRE;
----- Xfer Descriptor FIFO Logic -----------------------------------------------
sig_push_xd_fifo <= sig_clr_dbc_reg ;
sig_pop_xd_fifo <= sig_pcc2ibtt_xfer_ready and
sig_xd_fifo_dvalid ;
sig_xd_fifo_data_in <= sig_dre2ibtt_eop_reg & -- (TLAST for the input Stream)
sig_dre2ibtt_tlast_reg & -- (TLAST for the IBTTCC command)
std_logic_vector(sig_byte_cntr); -- Number of bytes in this xfer
------------------------------------------------------------
-- Instance: I_XD_FIFO
--
-- Description:
-- Implement the Transfer Desciptor (XD) FIFO. This FIFO holds
-- the individual child command xfer descriptors used by the
-- IBTTCC to generate the commands sent to the Address Cntlr and
-- the Data Cntlr.
--
------------------------------------------------------------
I_XD_FIFO : entity axi_datamover_v5_1_9.axi_datamover_sfifo_autord
generic map (
C_DWIDTH => XD_FIFO_WIDTH ,
C_DEPTH => XD_FIFO_DEPTH ,
C_DATA_CNT_WIDTH => XD_FIFO_CNT_WIDTH ,
C_NEED_ALMOST_EMPTY => 0 ,
C_NEED_ALMOST_FULL => 1 ,
C_USE_BLKMEM => 0 ,
C_FAMILY => C_FAMILY
)
port map (
-- Inputs
SFIFO_Sinit => mmap_reset ,
SFIFO_Clk => primary_aclk ,
SFIFO_Wr_en => sig_push_xd_fifo ,
SFIFO_Din => sig_xd_fifo_data_in ,
SFIFO_Rd_en => sig_pop_xd_fifo ,
SFIFO_Clr_Rd_Data_Valid => LOGIC_LOW ,
-- Outputs
SFIFO_DValid => sig_xd_fifo_dvalid ,
SFIFO_Dout => sig_xd_fifo_data_out ,
SFIFO_Full => sig_xd_fifo_full ,
SFIFO_Empty => open ,
SFIFO_Almost_full => sig_tmp ,
SFIFO_Almost_empty => open ,
SFIFO_Rd_count => open ,
SFIFO_Rd_count_minus1 => open ,
SFIFO_Wr_count => open ,
SFIFO_Rd_ack => open
);
----------------------------------------------------------------
-- Packing Logic ------------------------------------------
----------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: OMIT_PACKING
--
-- If Generate Description:
-- Omits any packing logic in the Store and Forward module.
-- The Stream and MMap data widths are the same.
--
------------------------------------------------------------
OMIT_PACKING : if (C_MMAP_DWIDTH = C_STREAM_DWIDTH) generate
begin
-- The data beat counter is always enabled when the packer
-- is omitted.
sig_enable_dbcntr <= '1';
sig_good_fifo_write <= sig_good_strm_dbeat;
sig_strm_in_ready <= not(sig_xd_fifo_full) and
not(sig_data_fifo_full) and
not (sig_tmp);
GEN_S2MM_TKEEP_ENABLE5 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Concatonate the Stream inputs into the single FIFO data
-- word input value
sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
dre2ibtt_tlast & -- Tlast marker
dre2ibtt_tstrb & -- TSTRB Value
dre2ibtt_tdata; -- data value
end generate GEN_S2MM_TKEEP_ENABLE5;
GEN_S2MM_TKEEP_DISABLE5 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
-- Concatonate the Stream inputs into the single FIFO data
-- word input value
sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
dre2ibtt_tlast & -- Tlast marker
--dre2ibtt_tstrb & -- TSTRB Value
dre2ibtt_tdata; -- data value
end generate GEN_S2MM_TKEEP_DISABLE5;
end generate OMIT_PACKING;
------------------------------------------------------------
-- If Generate
--
-- Label: INCLUDE_PACKING
--
-- If Generate Description:
-- Includes packing logic in the IBTT Store and Forward
-- module. The MMap Data bus is wider than the Stream width.
--
------------------------------------------------------------
INCLUDE_PACKING : if (C_MMAP_DWIDTH > C_STREAM_DWIDTH) generate
Constant TLAST_WIDTH : integer := 1; -- bit
Constant EOP_WIDTH : integer := 1; -- bit
Constant DATA_SLICE_WIDTH : integer := C_STREAM_DWIDTH;
Constant STRB_SLICE_WIDTH : integer := STRM_WSTB_WIDTH;
Constant FLAG_SLICE_WIDTH : integer := TLAST_WIDTH +
EOP_WIDTH;
Constant OFFSET_CNTR_WIDTH : integer := funct_get_cntr_width(MMAP2STRM_WIDTH_RATO);
Constant OFFSET_CNT_ONE : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(1, OFFSET_CNTR_WIDTH);
Constant OFFSET_CNT_MAX : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) :=
TO_UNSIGNED(MMAP2STRM_WIDTH_RATO-1, OFFSET_CNTR_WIDTH);
-- Types -----------------------------------------------------------------------------
type lsig_data_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(DATA_SLICE_WIDTH-1 downto 0);
type lsig_strb_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(STRB_SLICE_WIDTH-1 downto 0);
type lsig_flag_slice_type is array(MMAP2STRM_WIDTH_RATO-1 downto 0) of
std_logic_vector(FLAG_SLICE_WIDTH-1 downto 0);
-- local signals
signal lsig_data_slice_reg : lsig_data_slice_type;
signal lsig_strb_slice_reg : lsig_strb_slice_type;
signal lsig_flag_slice_reg : lsig_flag_slice_type;
signal lsig_reg_segment : std_logic_vector(DATA_SLICE_WIDTH-1 downto 0) := (others => '0');
signal lsig_segment_ld : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_segment_clr : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_0ffset_to_to_use : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) := (others => '0');
signal lsig_0ffset_cntr : unsigned(OFFSET_CNTR_WIDTH-1 downto 0) := (others => '0');
signal lsig_ld_offset : std_logic := '0';
signal lsig_incr_offset : std_logic := '0';
signal lsig_offset_cntr_eq_max : std_logic := '0';
signal lsig_combined_data : std_logic_vector(C_MMAP_DWIDTH-1 downto 0) := (others => '0');
signal lsig_combined_strb : std_logic_vector(MMAP_WSTB_WIDTH-1 downto 0) := (others => '0');
signal lsig_tlast_or : std_logic := '0';
signal lsig_eop_or : std_logic := '0';
signal lsig_partial_tlast_or : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_partial_eop_or : std_logic_vector(MMAP2STRM_WIDTH_RATO-1 downto 0) := (others => '0');
signal lsig_packer_full : std_logic := '0';
signal lsig_packer_empty : std_logic := '0';
signal lsig_set_packer_full : std_logic := '0';
signal lsig_good_push2fifo : std_logic := '0';
signal lsig_first_dbeat : std_logic := '0';
begin
-- Generate the stream ready
sig_strm_in_ready <= not(sig_xd_fifo_full) and
not(sig_tmp) and
(not(lsig_packer_full) or
lsig_good_push2fifo) ;
-- Enable the Data Beat counter when the packer is
-- going full
sig_enable_dbcntr <= lsig_set_packer_full;
-- Assign the flag indicating that a fifo write is going
-- to occur at the next rising clock edge.
sig_good_fifo_write <= lsig_good_push2fifo;
GEN_S2MM_TKEEP_ENABLE6 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Format the composite FIFO input data word
sig_data_fifo_data_in <= lsig_eop_or & -- MS Bit
lsig_tlast_or &
lsig_combined_strb &
lsig_combined_data ; -- LS Bits
end generate GEN_S2MM_TKEEP_ENABLE6;
GEN_S2MM_TKEEP_DISABLE6 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
-- Format the composite FIFO input data word
sig_data_fifo_data_in <= lsig_eop_or & -- MS Bit
lsig_tlast_or &
--lsig_combined_strb &
lsig_combined_data ; -- LS Bits
end generate GEN_S2MM_TKEEP_DISABLE6;
-- Generate a flag indicating a write to the DataFIFO
-- is going to complete
lsig_good_push2fifo <= lsig_packer_full and
not(sig_data_fifo_full);
-- Generate the control that loads the starting address
-- offset for the next input packet
lsig_ld_offset <= lsig_first_dbeat and
sig_good_strm_dbeat;
-- Generate the control for incrementing the offset counter
lsig_incr_offset <= sig_good_strm_dbeat;
-- Generate a flag indicating the packer input register
-- array is full or has loaded the last data beat of
-- the input paket
lsig_set_packer_full <= sig_good_strm_dbeat and
(dre2ibtt_tlast or
lsig_offset_cntr_eq_max);
-- Check to see if the offset counter has reached its max
-- value
lsig_offset_cntr_eq_max <= '1'
--when (lsig_0ffset_cntr = OFFSET_CNT_MAX)
when (lsig_0ffset_to_to_use = OFFSET_CNT_MAX)
Else '0';
-- Mux between the input start offset and the offset counter
-- output to use for the packer slice load control.
lsig_0ffset_to_to_use <= UNSIGNED(dre2ibtt_strt_addr_offset)
when (lsig_first_dbeat = '1')
Else lsig_0ffset_cntr;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_OFFSET_LD_MARKER
--
-- Process Description:
-- Implements the flop indicating the first databeat of
-- an input data packet.
--
-------------------------------------------------------------
IMP_OFFSET_LD_MARKER : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_first_dbeat <= '1';
elsif (sig_good_strm_dbeat = '1' and
dre2ibtt_tlast = '0') then
lsig_first_dbeat <= '0';
Elsif (sig_good_strm_dbeat = '1' and
dre2ibtt_tlast = '1') Then
lsig_first_dbeat <= '1';
else
null; -- Hold Current State
end if;
end if;
end process IMP_OFFSET_LD_MARKER;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_OFFSET_CNTR
--
-- Process Description:
-- Implements the address offset counter that is used to
-- steer the data loads into the packer register slices.
-- Note that the counter has to be loaded with the starting
-- offset plus one to sync up with the data input.
-------------------------------------------------------------
IMP_OFFSET_CNTR : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_0ffset_cntr <= (others => '0');
Elsif (lsig_ld_offset = '1') Then
lsig_0ffset_cntr <= UNSIGNED(dre2ibtt_strt_addr_offset) + OFFSET_CNT_ONE;
elsif (lsig_incr_offset = '1') then
lsig_0ffset_cntr <= lsig_0ffset_cntr + OFFSET_CNT_ONE;
else
null; -- Hold Current State
end if;
end if;
end process IMP_OFFSET_CNTR;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_PACK_REG_FULL
--
-- Process Description:
-- Implements the Packer Register full/empty flags
--
-------------------------------------------------------------
IMP_PACK_REG_FULL : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_packer_full <= '0';
lsig_packer_empty <= '1';
Elsif (lsig_set_packer_full = '1' and
lsig_packer_full = '0') Then
lsig_packer_full <= '1';
lsig_packer_empty <= '0';
elsif (lsig_set_packer_full = '0' and
lsig_good_push2fifo = '1') then
lsig_packer_full <= '0';
lsig_packer_empty <= '1';
else
null; -- Hold Current State
end if;
end if;
end process IMP_PACK_REG_FULL;
------------------------------------------------------------
-- For Generate
--
-- Label: DO_REG_SLICES
--
-- For Generate Description:
--
-- Implements the Packng Register Slices
--
--
------------------------------------------------------------
DO_REG_SLICES : for slice_index in 0 to MMAP2STRM_WIDTH_RATO-1 generate
begin
-- generate the register load enable for each slice segment based
-- on the address offset count value
lsig_segment_ld(slice_index) <= '1'
when (sig_good_strm_dbeat = '1' and
TO_INTEGER(lsig_0ffset_to_to_use) = slice_index)
Else '0';
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DATA_SLICE
--
-- Process Description:
-- Implement a data register slice abd Strobe register slice
-- for the packer (upsizer).
--
-------------------------------------------------------------
IMP_DATA_SLICE : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_data_slice_reg(slice_index) <= (others => '0');
lsig_strb_slice_reg(slice_index) <= (others => '0');
elsif (lsig_segment_ld(slice_index) = '1') then
lsig_data_slice_reg(slice_index) <= dre2ibtt_tdata;
lsig_strb_slice_reg(slice_index) <= dre2ibtt_tstrb;
-- optional clear of slice reg
elsif (lsig_segment_ld(slice_index) = '0' and
lsig_good_push2fifo = '1') then
lsig_data_slice_reg(slice_index) <= (others => '0');
lsig_strb_slice_reg(slice_index) <= (others => '0');
else
null; -- Hold Current State
end if;
end if;
end process IMP_DATA_SLICE;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_FLAG_SLICE
--
-- Process Description:
-- Implement a flag register slice for the packer.
--
-------------------------------------------------------------
IMP_FLAG_SLICE : process (primary_aclk)
begin
if (primary_aclk'event and primary_aclk = '1') then
if (mmap_reset = '1') then
lsig_flag_slice_reg(slice_index) <= (others => '0');
elsif (lsig_segment_ld(slice_index) = '1') then
lsig_flag_slice_reg(slice_index) <= dre2ibtt_tlast & -- bit 1
dre2ibtt_eop; -- bit 0
elsif (lsig_segment_ld(slice_index) = '0' and
lsig_good_push2fifo = '1') then
lsig_flag_slice_reg(slice_index) <= (others => '0');
else
null; -- Hold Current State
end if;
end if;
end process IMP_FLAG_SLICE;
end generate DO_REG_SLICES;
-- Do the OR functions of the Flags -------------------------------------
lsig_tlast_or <= lsig_partial_tlast_or(MMAP2STRM_WIDTH_RATO-1) ;
lsig_eop_or <= lsig_partial_eop_or(MMAP2STRM_WIDTH_RATO-1);
lsig_partial_tlast_or(0) <= lsig_flag_slice_reg(0)(1);
lsig_partial_eop_or(0) <= lsig_flag_slice_reg(0)(0);
------------------------------------------------------------
-- For Generate
--
-- Label: DO_FLAG_OR
--
-- For Generate Description:
-- Implement the OR of the TLAST and EOP Error flags.
--
--
--
------------------------------------------------------------
DO_FLAG_OR : for slice_index in 1 to MMAP2STRM_WIDTH_RATO-1 generate
begin
lsig_partial_tlast_or(slice_index) <= lsig_partial_tlast_or(slice_index-1) or
--lsig_partial_tlast_or(slice_index);
lsig_flag_slice_reg(slice_index)(1);
lsig_partial_eop_or(slice_index) <= lsig_partial_eop_or(slice_index-1) or
--lsig_partial_eop_or(slice_index);
lsig_flag_slice_reg(slice_index)(0);
end generate DO_FLAG_OR;
------------------------------------------------------------
-- For Generate
--
-- Label: DO_DATA_COMBINER
--
-- For Generate Description:
-- Combines the Data Slice register and Strobe slice register
-- outputs into a single data and single strobe vector used for
-- input data to the Data FIFO.
--
--
------------------------------------------------------------
DO_DATA_COMBINER : for slice_index in 1 to MMAP2STRM_WIDTH_RATO generate
begin
lsig_combined_data((slice_index*DATA_SLICE_WIDTH)-1 downto
(slice_index-1)*DATA_SLICE_WIDTH) <=
lsig_data_slice_reg(slice_index-1);
lsig_combined_strb((slice_index*STRB_SLICE_WIDTH)-1 downto
(slice_index-1)*STRB_SLICE_WIDTH) <=
lsig_strb_slice_reg(slice_index-1);
end generate DO_DATA_COMBINER;
end generate INCLUDE_PACKING;
-- Data FIFO Logic ------------------------------------------
--sig_push_data_fifo <= sig_good_strm_dbeat;
sig_push_data_fifo <= sig_good_fifo_write;
sig_pop_data_fifo <= sig_skidbuf_in_tready and
sig_data_fifo_dvalid;
-- -- Concatonate the Stream inputs into the single FIFO data in value
-- sig_data_fifo_data_in <= dre2ibtt_eop & -- end of packet marker
-- dre2ibtt_tlast &
-- dre2ibtt_tstrb &
-- dre2ibtt_tdata;
------------------------------------------------------------
-- Instance: I_DATA_FIFO
--
-- Description:
-- Implements the Store and Forward data FIFO
--
------------------------------------------------------------
I_DATA_FIFO : entity axi_datamover_v5_1_9.axi_datamover_sfifo_autord
generic map (
C_DWIDTH => DATA_FIFO_WIDTH ,
C_DEPTH => DATA_FIFO_DEPTH ,
C_DATA_CNT_WIDTH => DATA_FIFO_CNT_WIDTH ,
C_NEED_ALMOST_EMPTY => 0 ,
C_NEED_ALMOST_FULL => 0 ,
C_USE_BLKMEM => 1 ,
C_FAMILY => C_FAMILY
)
port map (
-- Inputs
SFIFO_Sinit => mmap_reset ,
SFIFO_Clk => primary_aclk ,
SFIFO_Wr_en => sig_push_data_fifo ,
SFIFO_Din => sig_data_fifo_data_in ,
SFIFO_Rd_en => sig_pop_data_fifo ,
SFIFO_Clr_Rd_Data_Valid => LOGIC_LOW ,
-- Outputs
SFIFO_DValid => sig_data_fifo_dvalid ,
SFIFO_Dout => sig_data_fifo_data_out ,
SFIFO_Full => sig_data_fifo_full ,
SFIFO_Empty => open ,
SFIFO_Almost_full => open ,
SFIFO_Almost_empty => open ,
SFIFO_Rd_count => sig_data_fifo_rd_cnt ,
SFIFO_Rd_count_minus1 => open ,
SFIFO_Wr_count => sig_data_fifo_wr_cnt ,
SFIFO_Rd_ack => open
);
-------------------------------------------------------------------------
---------------- Asserted TSTRB calculation logic ---------------------
-------------------------------------------------------------------------
GEN_S2MM_TKEEP_ENABLE7 : if C_ENABLE_S2MM_TKEEP = 1 generate
begin
-- Rip the write strobe value from the FIFO output data
sig_fifo_tstrb_out <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-3 downto
C_MMAP_DWIDTH);
end generate GEN_S2MM_TKEEP_ENABLE7;
GEN_S2MM_TKEEP_DISBALE7 : if C_ENABLE_S2MM_TKEEP = 0 generate
begin
sig_fifo_tstrb_out <= (others => '1');
end generate GEN_S2MM_TKEEP_DISBALE7;
------------------------------------------------------------
-- Instance: I_WDC_STBS_SET
--
-- Description:
-- Instance of the asserted strobe counter for the WDC
-- interface.
--
------------------------------------------------------------
SAME_WIDTH_NO_DRE_WDC : if (C_ENABLE_DRE = 0 and (C_STREAM_DWIDTH = C_MMAP_DWIDTH)) generate
begin
I_WDC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set_nodre
generic map (
C_STROBE_WIDTH => MMAP_WSTB_WIDTH
)
port map (
tstrb_in => sig_fifo_tstrb_out,
num_stbs_asserted => sig_stbs2wdc_asserted
);
end generate SAME_WIDTH_NO_DRE_WDC;
DIFF_WIDTH_OR_DRE_WDC : if (C_ENABLE_DRE /= 0 or (C_STREAM_DWIDTH /= C_MMAP_DWIDTH)) generate
begin
I_WDC_STBS_SET : entity axi_datamover_v5_1_9.axi_datamover_stbs_set
generic map (
C_STROBE_WIDTH => MMAP_WSTB_WIDTH
)
port map (
tstrb_in => sig_fifo_tstrb_out,
num_stbs_asserted => sig_stbs2wdc_asserted
);
end generate DIFF_WIDTH_OR_DRE_WDC;
-------------------------------------------------------------------------
------- Isolation Skid Buffer Logic (needed for Fmax timing) -----------
-------------------------------------------------------------------------
-- Skid Buffer output assignments -----------
sig_skidbuf_out_tready <= sig_wdc2ibtt_tready;
sig_ibtt2wdc_tvalid <= sig_skidbuf_out_tvalid;
sig_ibtt2wdc_tdata <= sig_skidbuf_out_tdata(C_MMAP_DWIDTH-1 downto 0) ;
sig_ibtt2wdc_tstrb <= sig_skidbuf_out_tstrb(MMAP_WSTB_WIDTH-1 downto 0) ;
sig_ibtt2wdc_tlast <= sig_skidbuf_out_tlast ;
-- Rip the EOP marker from the MS bit of the skid output strobes
sig_ibtt2wdc_eop <= sig_skidbuf_out_tstrb(MMAP_WSTB_WIDTH) ;
-- Rip the upper 8 bits of the skid output data for the strobes asserted value
sig_ibtt2wdc_stbs_asserted <= sig_skidbuf_out_tdata(SKIDBUF2WDC_DWIDTH-1 downto
C_MMAP_DWIDTH);
-- Skid Buffer input assignments -----------
sig_skidbuf_in_tvalid <= sig_data_fifo_dvalid;
sig_skidbuf_in_eop <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-1);
sig_skidbuf_in_tlast <= sig_data_fifo_data_out(DATA_FIFO_WIDTH-2);
-- Steal the extra input strobe bit and use it for the EOP marker
---- sig_skidbuf_in_tstrb <= sig_skidbuf_in_eop &
---- sig_data_fifo_data_out(DATA_FIFO_WIDTH-3 downto
---- C_MMAP_DWIDTH);
----
sig_skidbuf_in_tstrb <= sig_skidbuf_in_eop &
sig_fifo_tstrb_out;
-- Insert the Strobes Asserted count in the extra (MS) data byte
-- for the skid buffer
sig_skidbuf_in_tdata <= sig_stbs2wdc_asserted &
sig_data_fifo_data_out(C_MMAP_DWIDTH-1 downto 0);
ENABLE_AXIS_SKID : if C_ENABLE_SKID_BUF(2) = '1' generate
begin
------------------------------------------------------------
-- Instance: I_INDET_BTT_SKID_BUF
--
-- Description:
-- Instance for the Store and Forward isolation Skid Buffer
-- which is required to achieve Fmax timing. Note that this
-- skid buffer is 1 byte wider than the stream data width to
-- allow for the asserted strobes count to be passed through
-- it. The EOP marker is inserted in the extra strobe slot.
--
------------------------------------------------------------
I_INDET_BTT_SKID_BUF : entity axi_datamover_v5_1_9.axi_datamover_skid_buf
generic map (
C_WDATA_WIDTH => SKIDBUF2WDC_DWIDTH
)
port map (
-- System Ports
aclk => primary_aclk ,
arst => mmap_reset ,
-- Shutdown control (assert for 1 clk pulse)
skid_stop => LOGIC_LOW ,
-- Slave Side (Stream Data Input)
s_valid => sig_skidbuf_in_tvalid ,
s_ready => sig_skidbuf_in_tready ,
s_data => sig_skidbuf_in_tdata ,
s_strb => sig_skidbuf_in_tstrb ,
s_last => sig_skidbuf_in_tlast ,
-- Master Side (Stream Data Output
m_valid => sig_skidbuf_out_tvalid ,
m_ready => sig_skidbuf_out_tready ,
m_data => sig_skidbuf_out_tdata ,
m_strb => sig_skidbuf_out_tstrb ,
m_last => sig_skidbuf_out_tlast
);
end generate ENABLE_AXIS_SKID;
DISABLE_AXIS_SKID : if C_ENABLE_SKID_BUF(2) = '0' generate
begin
sig_skidbuf_out_tvalid <= sig_skidbuf_in_tvalid;
sig_skidbuf_in_tready <= sig_skidbuf_out_tready ;
sig_skidbuf_out_tdata <= sig_skidbuf_in_tdata ;
sig_skidbuf_out_tstrb <= sig_skidbuf_in_tstrb ;
sig_skidbuf_out_tlast <= sig_skidbuf_in_tlast ;
end generate DISABLE_AXIS_SKID;
end implementation;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.