content stringlengths 1 1.04M ⌀ |
|---|
-- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
--
-- =============================================================================
-- Authors: Thomas B. Preusser
-- Martin Zabel
-- Patrick Lehmann
--
-- Package: VHDL package for component declarations, types and functions
-- associated to the PoC.arith namespace
--
-- Description:
-- ------------------------------------
-- For detailed documentation see below.
--
-- License:
-- =============================================================================
-- Copyright 2007-2015 Technische Universitaet Dresden - Germany
-- Chair for VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- =============================================================================
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library PoC;
use PoC.utils.all;
package arith is
component arith_firstone is
generic (
N : positive -- Length of Token Chain
);
port (
tin : in std_logic := '1'; -- Enable: Fed Token
rqst : in std_logic_vector(N-1 downto 0); -- Request: Token Requests
grnt : out std_logic_vector(N-1 downto 0); -- Grant: Token Output
tout : out std_logic; -- Inactive: Unused Token
bin : out std_logic_vector(log2ceil(N)-1 downto 0) -- Binary Grant Index
);
end component;
component arith_counter_bcd is
generic (
DIGITS : positive);
port (
clk : in std_logic;
rst : in std_logic;
inc : in std_logic;
val : out T_BCD_VECTOR(DIGITS-1 downto 0));
end component;
component arith_counter_gray is
generic (
BITS : positive; -- Bit width of the counter
INIT : natural := 0 -- Initial/reset counter value
);
port (
clk : in std_logic;
rst : in std_logic; -- Reset to INIT value
inc : in std_logic; -- Increment
dec : in std_logic := '0'; -- Decrement
val : out std_logic_vector(BITS-1 downto 0); -- Value output
cry : out std_logic -- Carry output
);
end component;
component arith_div
generic (
N : positive;
RAPOW : positive;
REGISTERED : boolean);
port (
clk : in std_logic;
rst : in std_logic;
start : in std_logic;
rdy : out std_logic;
arg1, arg2 : in std_logic_vector(N-1 downto 0);
res : out std_logic_vector(N-1 downto 0));
end component;
component arith_div_pipelined
generic (
DIVIDEND_BITS : POSITIVE;
DIVISOR_BITS : POSITIVE;
RADIX : POSITIVE
);
port (
Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
Enable : in STD_LOGIC;
Dividend : in STD_LOGIC_VECTOR(DIVIDEND_BITS - 1 downto 0);
Divisor : in STD_LOGIC_VECTOR(DIVISOR_BITS - 1 downto 0);
Quotient : out STD_LOGIC_VECTOR(DIVIDEND_BITS - 1 downto 0);
Valid : out STD_LOGIC
);
end component;
component arith_prng
generic (
BITS : positive;
SEED : natural := 0
);
port (
clk : in std_logic;
rst : in std_logic;
got : in std_logic;
val : out std_logic_vector(BITS-1 downto 0));
end component;
component arith_muls_wide
generic (
NA : integer range 2 to 18;
NB : integer range 19 to 36;
SPLIT : positive);
port (
a : in signed(NA-1 downto 0);
b : in signed(NB-1 downto 0);
p : out signed(NA+NB-1 downto 0));
end component;
component arith_sqrt
generic (
N : positive);
port (
rst : in std_logic;
clk : in std_logic;
arg : in std_logic_vector(N-1 downto 0);
start : in std_logic;
sqrt : out std_logic_vector((N-1)/2 downto 0);
rdy : out std_logic);
end component;
type tArch is (AAM, CAI, CCA, PAI);
type tBlocking is (DFLT, FIX, ASC, DESC);
type tSkipping is (PLAIN, CCC, PPN_KS, PPN_BK);
component arith_addw is
generic (
N : positive; -- Operand Width
K : positive; -- Block Count
ARCH : tArch := AAM; -- Architecture
BLOCKING : tBlocking := DFLT; -- Blocking Scheme
SKIPPING : tSkipping := CCC; -- Carry Skip Scheme
P_INCLUSIVE : boolean := false -- Use Inclusive Propagate, i.e. c^1
);
port (
a, b : in std_logic_vector(N-1 downto 0);
cin : in std_logic;
s : out std_logic_vector(N-1 downto 0);
cout : out std_logic
);
end component;
end package;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc489.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p01n01i00489ent IS
type small is
record
bt : bit;
bv : bit_vector (11 downto 0);
r : real range 0.0 to real'high;
bb : boolean;
i : integer range 1 to 20;
end record;
END c03s02b02x00p01n01i00489ent;
ARCHITECTURE c03s02b02x00p01n01i00489arch OF c03s02b02x00p01n01i00489ent IS
BEGIN
TESTING: PROCESS
variable A1 : small;
alias A1_bv : bit_vector (11 downto 0) is A1.bv;
alias A1_bt : bit is A1.bt;
alias A1_i : integer is A1.i;
alias A1_r : real is A1.r;
alias A1_bb : boolean is A1.bb;
BEGIN
assert NOT( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***PASSED TEST: c03s02b02x00p01n01i00489"
severity NOTE;
assert ( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***FAILED TEST: c03s02b02x00p01n01i00489 - Values of a record object consist of the value of its elements."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p01n01i00489arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc489.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p01n01i00489ent IS
type small is
record
bt : bit;
bv : bit_vector (11 downto 0);
r : real range 0.0 to real'high;
bb : boolean;
i : integer range 1 to 20;
end record;
END c03s02b02x00p01n01i00489ent;
ARCHITECTURE c03s02b02x00p01n01i00489arch OF c03s02b02x00p01n01i00489ent IS
BEGIN
TESTING: PROCESS
variable A1 : small;
alias A1_bv : bit_vector (11 downto 0) is A1.bv;
alias A1_bt : bit is A1.bt;
alias A1_i : integer is A1.i;
alias A1_r : real is A1.r;
alias A1_bb : boolean is A1.bb;
BEGIN
assert NOT( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***PASSED TEST: c03s02b02x00p01n01i00489"
severity NOTE;
assert ( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***FAILED TEST: c03s02b02x00p01n01i00489 - Values of a record object consist of the value of its elements."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p01n01i00489arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc489.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p01n01i00489ent IS
type small is
record
bt : bit;
bv : bit_vector (11 downto 0);
r : real range 0.0 to real'high;
bb : boolean;
i : integer range 1 to 20;
end record;
END c03s02b02x00p01n01i00489ent;
ARCHITECTURE c03s02b02x00p01n01i00489arch OF c03s02b02x00p01n01i00489ent IS
BEGIN
TESTING: PROCESS
variable A1 : small;
alias A1_bv : bit_vector (11 downto 0) is A1.bv;
alias A1_bt : bit is A1.bt;
alias A1_i : integer is A1.i;
alias A1_r : real is A1.r;
alias A1_bb : boolean is A1.bb;
BEGIN
assert NOT( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***PASSED TEST: c03s02b02x00p01n01i00489"
severity NOTE;
assert ( ( A1.bv = x"000") and
( A1.bt = '0') and
( A1.bb = false) and
( A1.i = 1) and
( A1.r = 0.0) and
( A1_bv = x"000") and
( A1_bt = '0') and
( A1_bb = false) and
( A1_i = 1) and
( A1_r = 0.0) )
report "***FAILED TEST: c03s02b02x00p01n01i00489 - Values of a record object consist of the value of its elements."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p01n01i00489arch;
|
-- NEED RESULT: ARCH00635.P1: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P2: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P3: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P4: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P5: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P6: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P7: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P8: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P9: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P10: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P11: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P12: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P13: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P14: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P15: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P16: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635.P17: Multi inertial transactions occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Old transactions were removed on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: One inertial transaction occurred on signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: ARCH00635: Inertial semantics check on a signal asg with an aggregate of simple names on LHS passed
-- NEED RESULT: P17: Inertial transactions entirely completed passed
-- NEED RESULT: P16: Inertial transactions entirely completed passed
-- NEED RESULT: P15: Inertial transactions entirely completed passed
-- NEED RESULT: P14: Inertial transactions entirely completed passed
-- NEED RESULT: P13: Inertial transactions entirely completed passed
-- NEED RESULT: P12: Inertial transactions entirely completed passed
-- NEED RESULT: P11: Inertial transactions entirely completed passed
-- NEED RESULT: P10: Inertial transactions entirely completed passed
-- NEED RESULT: P9: Inertial transactions entirely completed passed
-- NEED RESULT: P8: Inertial transactions entirely completed passed
-- NEED RESULT: P7: Inertial transactions entirely completed passed
-- NEED RESULT: P6: Inertial transactions entirely completed passed
-- NEED RESULT: P5: Inertial transactions entirely completed passed
-- NEED RESULT: P4: Inertial transactions entirely completed passed
-- NEED RESULT: P3: Inertial transactions entirely completed passed
-- NEED RESULT: P2: Inertial transactions entirely completed passed
-- NEED RESULT: P1: Inertial transactions entirely completed passed
-------------------------------------------------------------------------------
--
-- Copyright (c) 1989 by Intermetrics, Inc.
-- All rights reserved.
--
-------------------------------------------------------------------------------
--
-- TEST NAME:
--
-- CT00635
--
-- AUTHOR:
--
-- G. Tominovich
--
-- TEST OBJECTIVES:
--
-- 8.3 (1)
-- 8.3 (2)
-- 8.3 (4)
-- 8.3 (6)
-- 8.3.1 (4)
--
-- DESIGN UNIT ORDERING:
--
-- E00000(ARCH00635)
-- ENT00635_Test_Bench(ARCH00635_Test_Bench)
--
-- REVISION HISTORY:
--
-- 25-AUG-1987 - initial revision
--
-- NOTES:
--
-- self-checking
-- automatically generated
--
use WORK.STANDARD_TYPES.all ;
architecture ARCH00635 of E00000 is
subtype chk_sig_type is integer range -1 to 100 ;
signal chk_boolean : chk_sig_type := -1 ;
signal chk_bit : chk_sig_type := -1 ;
signal chk_severity_level : chk_sig_type := -1 ;
signal chk_character : chk_sig_type := -1 ;
signal chk_st_enum1 : chk_sig_type := -1 ;
signal chk_integer : chk_sig_type := -1 ;
signal chk_st_int1 : chk_sig_type := -1 ;
signal chk_time : chk_sig_type := -1 ;
signal chk_st_phys1 : chk_sig_type := -1 ;
signal chk_real : chk_sig_type := -1 ;
signal chk_st_real1 : chk_sig_type := -1 ;
signal chk_st_rec1 : chk_sig_type := -1 ;
signal chk_st_rec2 : chk_sig_type := -1 ;
signal chk_st_rec3 : chk_sig_type := -1 ;
signal chk_st_arr1 : chk_sig_type := -1 ;
signal chk_st_arr2 : chk_sig_type := -1 ;
signal chk_st_arr3 : chk_sig_type := -1 ;
--
type arr_boolean is
array (integer range -1 downto - 3 ) of
boolean ;
type arr_bit is
array (integer range -1 downto - 3 ) of
bit ;
type arr_severity_level is
array (integer range -1 downto - 3 ) of
severity_level ;
type arr_character is
array (integer range -1 downto - 3 ) of
character ;
type arr_st_enum1 is
array (integer range -1 downto - 3 ) of
st_enum1 ;
type arr_integer is
array (integer range -1 downto - 3 ) of
integer ;
type arr_st_int1 is
array (integer range -1 downto - 3 ) of
st_int1 ;
type arr_time is
array (integer range -1 downto - 3 ) of
time ;
type arr_st_phys1 is
array (integer range -1 downto - 3 ) of
st_phys1 ;
type arr_real is
array (integer range -1 downto - 3 ) of
real ;
type arr_st_real1 is
array (integer range -1 downto - 3 ) of
st_real1 ;
type arr_st_rec1 is
array (integer range -1 downto - 3 ) of
st_rec1 ;
type arr_st_rec2 is
array (integer range -1 downto - 3 ) of
st_rec2 ;
type arr_st_rec3 is
array (integer range -1 downto - 3 ) of
st_rec3 ;
type arr_st_arr1 is
array (integer range -1 downto - 3 ) of
st_arr1 ;
type arr_st_arr2 is
array (integer range -1 downto - 3 ) of
st_arr2 ;
type arr_st_arr3 is
array (integer range -1 downto - 3 ) of
st_arr3 ;
--
signal s_boolean_1 : boolean
:= c_boolean_1 ;
signal s_bit_1 : bit
:= c_bit_1 ;
signal s_severity_level_1 : severity_level
:= c_severity_level_1 ;
signal s_character_1 : character
:= c_character_1 ;
signal s_st_enum1_1 : st_enum1
:= c_st_enum1_1 ;
signal s_integer_1 : integer
:= c_integer_1 ;
signal s_st_int1_1 : st_int1
:= c_st_int1_1 ;
signal s_time_1 : time
:= c_time_1 ;
signal s_st_phys1_1 : st_phys1
:= c_st_phys1_1 ;
signal s_real_1 : real
:= c_real_1 ;
signal s_st_real1_1 : st_real1
:= c_st_real1_1 ;
signal s_st_rec1_1 : st_rec1
:= c_st_rec1_1 ;
signal s_st_rec2_1 : st_rec2
:= c_st_rec2_1 ;
signal s_st_rec3_1 : st_rec3
:= c_st_rec3_1 ;
signal s_st_arr1_1 : st_arr1
:= c_st_arr1_1 ;
signal s_st_arr2_1 : st_arr2
:= c_st_arr2_1 ;
signal s_st_arr3_1 : st_arr3
:= c_st_arr3_1 ;
--
signal s_boolean_2 : boolean
:= c_boolean_1 ;
signal s_bit_2 : bit
:= c_bit_1 ;
signal s_severity_level_2 : severity_level
:= c_severity_level_1 ;
signal s_character_2 : character
:= c_character_1 ;
signal s_st_enum1_2 : st_enum1
:= c_st_enum1_1 ;
signal s_integer_2 : integer
:= c_integer_1 ;
signal s_st_int1_2 : st_int1
:= c_st_int1_1 ;
signal s_time_2 : time
:= c_time_1 ;
signal s_st_phys1_2 : st_phys1
:= c_st_phys1_1 ;
signal s_real_2 : real
:= c_real_1 ;
signal s_st_real1_2 : st_real1
:= c_st_real1_1 ;
signal s_st_rec1_2 : st_rec1
:= c_st_rec1_1 ;
signal s_st_rec2_2 : st_rec2
:= c_st_rec2_1 ;
signal s_st_rec3_2 : st_rec3
:= c_st_rec3_1 ;
signal s_st_arr1_2 : st_arr1
:= c_st_arr1_1 ;
signal s_st_arr2_2 : st_arr2
:= c_st_arr2_1 ;
signal s_st_arr3_2 : st_arr3
:= c_st_arr3_1 ;
--
signal s_boolean_3 : boolean
:= c_boolean_1 ;
signal s_bit_3 : bit
:= c_bit_1 ;
signal s_severity_level_3 : severity_level
:= c_severity_level_1 ;
signal s_character_3 : character
:= c_character_1 ;
signal s_st_enum1_3 : st_enum1
:= c_st_enum1_1 ;
signal s_integer_3 : integer
:= c_integer_1 ;
signal s_st_int1_3 : st_int1
:= c_st_int1_1 ;
signal s_time_3 : time
:= c_time_1 ;
signal s_st_phys1_3 : st_phys1
:= c_st_phys1_1 ;
signal s_real_3 : real
:= c_real_1 ;
signal s_st_real1_3 : st_real1
:= c_st_real1_1 ;
signal s_st_rec1_3 : st_rec1
:= c_st_rec1_1 ;
signal s_st_rec2_3 : st_rec2
:= c_st_rec2_1 ;
signal s_st_rec3_3 : st_rec3
:= c_st_rec3_1 ;
signal s_st_arr1_3 : st_arr1
:= c_st_arr1_1 ;
signal s_st_arr2_3 : st_arr2
:= c_st_arr2_1 ;
signal s_st_arr3_3 : st_arr3
:= c_st_arr3_1 ;
--
begin
P1 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 10 ns,
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 20 ns ;
--
when 1
=> correct :=
s_boolean_1 = c_boolean_2 and
s_boolean_2 = c_boolean_2 and
s_boolean_3 = c_boolean_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_boolean_1 = c_boolean_1 and
s_boolean_2 = c_boolean_1 and
s_boolean_3 = c_boolean_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P1" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 10 ns,
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 20 ns ,
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 30 ns,
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 40 ns ;
--
when 3
=> correct :=
s_boolean_1 = c_boolean_2 and
s_boolean_2 = c_boolean_2 and
s_boolean_3 = c_boolean_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_boolean_1 = c_boolean_1 and
s_boolean_2 = c_boolean_1 and
s_boolean_3 = c_boolean_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_boolean_1,
s_boolean_2,
s_boolean_3) <= transport
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 100 ns ;
--
when 5
=> correct :=
s_boolean_1 = c_boolean_2 and
s_boolean_2 = c_boolean_2 and
s_boolean_3 = c_boolean_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 10 ns ,
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 20 ns ,
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 30 ns ,
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 40 ns ;
--
when 6
=> correct :=
s_boolean_1 = c_boolean_1 and
s_boolean_2 = c_boolean_1 and
s_boolean_3 = c_boolean_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_2,
c_boolean_2,
c_boolean_2) ) after 40 ns ;
--
when 7
=> correct :=
s_boolean_1 = c_boolean_2 and
s_boolean_2 = c_boolean_2 and
s_boolean_3 = c_boolean_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_boolean_1,
s_boolean_2,
s_boolean_3) <=
arr_boolean ' (
(c_boolean_1,
c_boolean_1,
c_boolean_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_boolean_1 = c_boolean_1 and
s_boolean_2 = c_boolean_1 and
s_boolean_3 = c_boolean_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_boolean <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_boolean_1'ACTIVE and
s_boolean_2'ACTIVE and
s_boolean_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P1 ;
--
PGEN_CHKP_1 :
process ( chk_boolean )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P1" ,
"Inertial transactions entirely completed",
chk_boolean = 8 ) ;
end if ;
end process PGEN_CHKP_1 ;
--
P2 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 10 ns,
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 20 ns ;
--
when 1
=> correct :=
s_bit_1 = c_bit_2 and
s_bit_2 = c_bit_2 and
s_bit_3 = c_bit_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_bit_1 = c_bit_1 and
s_bit_2 = c_bit_1 and
s_bit_3 = c_bit_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P2" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 10 ns,
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 20 ns ,
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 30 ns,
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 40 ns ;
--
when 3
=> correct :=
s_bit_1 = c_bit_2 and
s_bit_2 = c_bit_2 and
s_bit_3 = c_bit_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_bit_1 = c_bit_1 and
s_bit_2 = c_bit_1 and
s_bit_3 = c_bit_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_bit_1,
s_bit_2,
s_bit_3) <= transport
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 100 ns ;
--
when 5
=> correct :=
s_bit_1 = c_bit_2 and
s_bit_2 = c_bit_2 and
s_bit_3 = c_bit_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 10 ns ,
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 20 ns ,
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 30 ns ,
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 40 ns ;
--
when 6
=> correct :=
s_bit_1 = c_bit_1 and
s_bit_2 = c_bit_1 and
s_bit_3 = c_bit_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_2,
c_bit_2,
c_bit_2) ) after 40 ns ;
--
when 7
=> correct :=
s_bit_1 = c_bit_2 and
s_bit_2 = c_bit_2 and
s_bit_3 = c_bit_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_bit_1,
s_bit_2,
s_bit_3) <=
arr_bit ' (
(c_bit_1,
c_bit_1,
c_bit_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_bit_1 = c_bit_1 and
s_bit_2 = c_bit_1 and
s_bit_3 = c_bit_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_bit <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_bit_1'ACTIVE and
s_bit_2'ACTIVE and
s_bit_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P2 ;
--
PGEN_CHKP_2 :
process ( chk_bit )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P2" ,
"Inertial transactions entirely completed",
chk_bit = 8 ) ;
end if ;
end process PGEN_CHKP_2 ;
--
P3 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 10 ns,
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 20 ns ;
--
when 1
=> correct :=
s_severity_level_1 = c_severity_level_2 and
s_severity_level_2 = c_severity_level_2 and
s_severity_level_3 = c_severity_level_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_severity_level_1 = c_severity_level_1 and
s_severity_level_2 = c_severity_level_1 and
s_severity_level_3 = c_severity_level_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P3" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 10 ns,
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 20 ns ,
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 30 ns,
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 40 ns ;
--
when 3
=> correct :=
s_severity_level_1 = c_severity_level_2 and
s_severity_level_2 = c_severity_level_2 and
s_severity_level_3 = c_severity_level_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_severity_level_1 = c_severity_level_1 and
s_severity_level_2 = c_severity_level_1 and
s_severity_level_3 = c_severity_level_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <= transport
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 100 ns ;
--
when 5
=> correct :=
s_severity_level_1 = c_severity_level_2 and
s_severity_level_2 = c_severity_level_2 and
s_severity_level_3 = c_severity_level_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 10 ns ,
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 20 ns ,
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 30 ns ,
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 40 ns ;
--
when 6
=> correct :=
s_severity_level_1 = c_severity_level_1 and
s_severity_level_2 = c_severity_level_1 and
s_severity_level_3 = c_severity_level_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_2,
c_severity_level_2,
c_severity_level_2) ) after 40 ns ;
--
when 7
=> correct :=
s_severity_level_1 = c_severity_level_2 and
s_severity_level_2 = c_severity_level_2 and
s_severity_level_3 = c_severity_level_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_severity_level_1,
s_severity_level_2,
s_severity_level_3) <=
arr_severity_level ' (
(c_severity_level_1,
c_severity_level_1,
c_severity_level_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_severity_level_1 = c_severity_level_1 and
s_severity_level_2 = c_severity_level_1 and
s_severity_level_3 = c_severity_level_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_severity_level <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_severity_level_1'ACTIVE and
s_severity_level_2'ACTIVE and
s_severity_level_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P3 ;
--
PGEN_CHKP_3 :
process ( chk_severity_level )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P3" ,
"Inertial transactions entirely completed",
chk_severity_level = 8 ) ;
end if ;
end process PGEN_CHKP_3 ;
--
P4 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 10 ns,
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 20 ns ;
--
when 1
=> correct :=
s_character_1 = c_character_2 and
s_character_2 = c_character_2 and
s_character_3 = c_character_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_character_1 = c_character_1 and
s_character_2 = c_character_1 and
s_character_3 = c_character_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P4" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 10 ns,
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 20 ns ,
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 30 ns,
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 40 ns ;
--
when 3
=> correct :=
s_character_1 = c_character_2 and
s_character_2 = c_character_2 and
s_character_3 = c_character_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_character_1 = c_character_1 and
s_character_2 = c_character_1 and
s_character_3 = c_character_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_character_1,
s_character_2,
s_character_3) <= transport
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 100 ns ;
--
when 5
=> correct :=
s_character_1 = c_character_2 and
s_character_2 = c_character_2 and
s_character_3 = c_character_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 10 ns ,
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 20 ns ,
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 30 ns ,
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 40 ns ;
--
when 6
=> correct :=
s_character_1 = c_character_1 and
s_character_2 = c_character_1 and
s_character_3 = c_character_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_2,
c_character_2,
c_character_2) ) after 40 ns ;
--
when 7
=> correct :=
s_character_1 = c_character_2 and
s_character_2 = c_character_2 and
s_character_3 = c_character_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_character_1,
s_character_2,
s_character_3) <=
arr_character ' (
(c_character_1,
c_character_1,
c_character_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_character_1 = c_character_1 and
s_character_2 = c_character_1 and
s_character_3 = c_character_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_character <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_character_1'ACTIVE and
s_character_2'ACTIVE and
s_character_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P4 ;
--
PGEN_CHKP_4 :
process ( chk_character )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P4" ,
"Inertial transactions entirely completed",
chk_character = 8 ) ;
end if ;
end process PGEN_CHKP_4 ;
--
P5 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 10 ns,
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_enum1_1 = c_st_enum1_2 and
s_st_enum1_2 = c_st_enum1_2 and
s_st_enum1_3 = c_st_enum1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_enum1_1 = c_st_enum1_1 and
s_st_enum1_2 = c_st_enum1_1 and
s_st_enum1_3 = c_st_enum1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P5" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 10 ns,
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 20 ns ,
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 30 ns,
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_enum1_1 = c_st_enum1_2 and
s_st_enum1_2 = c_st_enum1_2 and
s_st_enum1_3 = c_st_enum1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_enum1_1 = c_st_enum1_1 and
s_st_enum1_2 = c_st_enum1_1 and
s_st_enum1_3 = c_st_enum1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <= transport
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_enum1_1 = c_st_enum1_2 and
s_st_enum1_2 = c_st_enum1_2 and
s_st_enum1_3 = c_st_enum1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 10 ns ,
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 20 ns ,
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 30 ns ,
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_enum1_1 = c_st_enum1_1 and
s_st_enum1_2 = c_st_enum1_1 and
s_st_enum1_3 = c_st_enum1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_2,
c_st_enum1_2,
c_st_enum1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_enum1_1 = c_st_enum1_2 and
s_st_enum1_2 = c_st_enum1_2 and
s_st_enum1_3 = c_st_enum1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_enum1_1,
s_st_enum1_2,
s_st_enum1_3) <=
arr_st_enum1 ' (
(c_st_enum1_1,
c_st_enum1_1,
c_st_enum1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_enum1_1 = c_st_enum1_1 and
s_st_enum1_2 = c_st_enum1_1 and
s_st_enum1_3 = c_st_enum1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_enum1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_enum1_1'ACTIVE and
s_st_enum1_2'ACTIVE and
s_st_enum1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P5 ;
--
PGEN_CHKP_5 :
process ( chk_st_enum1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P5" ,
"Inertial transactions entirely completed",
chk_st_enum1 = 8 ) ;
end if ;
end process PGEN_CHKP_5 ;
--
P6 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 10 ns,
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 20 ns ;
--
when 1
=> correct :=
s_integer_1 = c_integer_2 and
s_integer_2 = c_integer_2 and
s_integer_3 = c_integer_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_integer_1 = c_integer_1 and
s_integer_2 = c_integer_1 and
s_integer_3 = c_integer_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P6" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 10 ns,
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 20 ns ,
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 30 ns,
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 40 ns ;
--
when 3
=> correct :=
s_integer_1 = c_integer_2 and
s_integer_2 = c_integer_2 and
s_integer_3 = c_integer_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_integer_1 = c_integer_1 and
s_integer_2 = c_integer_1 and
s_integer_3 = c_integer_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_integer_1,
s_integer_2,
s_integer_3) <= transport
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 100 ns ;
--
when 5
=> correct :=
s_integer_1 = c_integer_2 and
s_integer_2 = c_integer_2 and
s_integer_3 = c_integer_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 10 ns ,
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 20 ns ,
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 30 ns ,
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 40 ns ;
--
when 6
=> correct :=
s_integer_1 = c_integer_1 and
s_integer_2 = c_integer_1 and
s_integer_3 = c_integer_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_2,
c_integer_2,
c_integer_2) ) after 40 ns ;
--
when 7
=> correct :=
s_integer_1 = c_integer_2 and
s_integer_2 = c_integer_2 and
s_integer_3 = c_integer_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_integer_1,
s_integer_2,
s_integer_3) <=
arr_integer ' (
(c_integer_1,
c_integer_1,
c_integer_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_integer_1 = c_integer_1 and
s_integer_2 = c_integer_1 and
s_integer_3 = c_integer_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_integer <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_integer_1'ACTIVE and
s_integer_2'ACTIVE and
s_integer_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P6 ;
--
PGEN_CHKP_6 :
process ( chk_integer )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P6" ,
"Inertial transactions entirely completed",
chk_integer = 8 ) ;
end if ;
end process PGEN_CHKP_6 ;
--
P7 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 10 ns,
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_int1_1 = c_st_int1_2 and
s_st_int1_2 = c_st_int1_2 and
s_st_int1_3 = c_st_int1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_int1_1 = c_st_int1_1 and
s_st_int1_2 = c_st_int1_1 and
s_st_int1_3 = c_st_int1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P7" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 10 ns,
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 20 ns ,
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 30 ns,
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_int1_1 = c_st_int1_2 and
s_st_int1_2 = c_st_int1_2 and
s_st_int1_3 = c_st_int1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_int1_1 = c_st_int1_1 and
s_st_int1_2 = c_st_int1_1 and
s_st_int1_3 = c_st_int1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <= transport
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_int1_1 = c_st_int1_2 and
s_st_int1_2 = c_st_int1_2 and
s_st_int1_3 = c_st_int1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 10 ns ,
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 20 ns ,
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 30 ns ,
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_int1_1 = c_st_int1_1 and
s_st_int1_2 = c_st_int1_1 and
s_st_int1_3 = c_st_int1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_2,
c_st_int1_2,
c_st_int1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_int1_1 = c_st_int1_2 and
s_st_int1_2 = c_st_int1_2 and
s_st_int1_3 = c_st_int1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_int1_1,
s_st_int1_2,
s_st_int1_3) <=
arr_st_int1 ' (
(c_st_int1_1,
c_st_int1_1,
c_st_int1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_int1_1 = c_st_int1_1 and
s_st_int1_2 = c_st_int1_1 and
s_st_int1_3 = c_st_int1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_int1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_int1_1'ACTIVE and
s_st_int1_2'ACTIVE and
s_st_int1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P7 ;
--
PGEN_CHKP_7 :
process ( chk_st_int1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P7" ,
"Inertial transactions entirely completed",
chk_st_int1 = 8 ) ;
end if ;
end process PGEN_CHKP_7 ;
--
P8 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 10 ns,
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 20 ns ;
--
when 1
=> correct :=
s_time_1 = c_time_2 and
s_time_2 = c_time_2 and
s_time_3 = c_time_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_time_1 = c_time_1 and
s_time_2 = c_time_1 and
s_time_3 = c_time_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P8" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 10 ns,
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 20 ns ,
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 30 ns,
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 40 ns ;
--
when 3
=> correct :=
s_time_1 = c_time_2 and
s_time_2 = c_time_2 and
s_time_3 = c_time_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_time_1 = c_time_1 and
s_time_2 = c_time_1 and
s_time_3 = c_time_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_time_1,
s_time_2,
s_time_3) <= transport
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 100 ns ;
--
when 5
=> correct :=
s_time_1 = c_time_2 and
s_time_2 = c_time_2 and
s_time_3 = c_time_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 10 ns ,
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 20 ns ,
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 30 ns ,
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 40 ns ;
--
when 6
=> correct :=
s_time_1 = c_time_1 and
s_time_2 = c_time_1 and
s_time_3 = c_time_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_2,
c_time_2,
c_time_2) ) after 40 ns ;
--
when 7
=> correct :=
s_time_1 = c_time_2 and
s_time_2 = c_time_2 and
s_time_3 = c_time_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_time_1,
s_time_2,
s_time_3) <=
arr_time ' (
(c_time_1,
c_time_1,
c_time_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_time_1 = c_time_1 and
s_time_2 = c_time_1 and
s_time_3 = c_time_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_time <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_time_1'ACTIVE and
s_time_2'ACTIVE and
s_time_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P8 ;
--
PGEN_CHKP_8 :
process ( chk_time )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P8" ,
"Inertial transactions entirely completed",
chk_time = 8 ) ;
end if ;
end process PGEN_CHKP_8 ;
--
P9 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 10 ns,
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_phys1_1 = c_st_phys1_2 and
s_st_phys1_2 = c_st_phys1_2 and
s_st_phys1_3 = c_st_phys1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_phys1_1 = c_st_phys1_1 and
s_st_phys1_2 = c_st_phys1_1 and
s_st_phys1_3 = c_st_phys1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P9" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 10 ns,
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 20 ns ,
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 30 ns,
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_phys1_1 = c_st_phys1_2 and
s_st_phys1_2 = c_st_phys1_2 and
s_st_phys1_3 = c_st_phys1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_phys1_1 = c_st_phys1_1 and
s_st_phys1_2 = c_st_phys1_1 and
s_st_phys1_3 = c_st_phys1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <= transport
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_phys1_1 = c_st_phys1_2 and
s_st_phys1_2 = c_st_phys1_2 and
s_st_phys1_3 = c_st_phys1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 10 ns ,
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 20 ns ,
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 30 ns ,
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_phys1_1 = c_st_phys1_1 and
s_st_phys1_2 = c_st_phys1_1 and
s_st_phys1_3 = c_st_phys1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_2,
c_st_phys1_2,
c_st_phys1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_phys1_1 = c_st_phys1_2 and
s_st_phys1_2 = c_st_phys1_2 and
s_st_phys1_3 = c_st_phys1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_phys1_1,
s_st_phys1_2,
s_st_phys1_3) <=
arr_st_phys1 ' (
(c_st_phys1_1,
c_st_phys1_1,
c_st_phys1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_phys1_1 = c_st_phys1_1 and
s_st_phys1_2 = c_st_phys1_1 and
s_st_phys1_3 = c_st_phys1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_phys1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_phys1_1'ACTIVE and
s_st_phys1_2'ACTIVE and
s_st_phys1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P9 ;
--
PGEN_CHKP_9 :
process ( chk_st_phys1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P9" ,
"Inertial transactions entirely completed",
chk_st_phys1 = 8 ) ;
end if ;
end process PGEN_CHKP_9 ;
--
P10 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 10 ns,
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 20 ns ;
--
when 1
=> correct :=
s_real_1 = c_real_2 and
s_real_2 = c_real_2 and
s_real_3 = c_real_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_real_1 = c_real_1 and
s_real_2 = c_real_1 and
s_real_3 = c_real_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P10" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 10 ns,
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 20 ns ,
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 30 ns,
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 40 ns ;
--
when 3
=> correct :=
s_real_1 = c_real_2 and
s_real_2 = c_real_2 and
s_real_3 = c_real_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_real_1 = c_real_1 and
s_real_2 = c_real_1 and
s_real_3 = c_real_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_real_1,
s_real_2,
s_real_3) <= transport
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 100 ns ;
--
when 5
=> correct :=
s_real_1 = c_real_2 and
s_real_2 = c_real_2 and
s_real_3 = c_real_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 10 ns ,
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 20 ns ,
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 30 ns ,
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 40 ns ;
--
when 6
=> correct :=
s_real_1 = c_real_1 and
s_real_2 = c_real_1 and
s_real_3 = c_real_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_2,
c_real_2,
c_real_2) ) after 40 ns ;
--
when 7
=> correct :=
s_real_1 = c_real_2 and
s_real_2 = c_real_2 and
s_real_3 = c_real_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_real_1,
s_real_2,
s_real_3) <=
arr_real ' (
(c_real_1,
c_real_1,
c_real_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_real_1 = c_real_1 and
s_real_2 = c_real_1 and
s_real_3 = c_real_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_real <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_real_1'ACTIVE and
s_real_2'ACTIVE and
s_real_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P10 ;
--
PGEN_CHKP_10 :
process ( chk_real )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P10" ,
"Inertial transactions entirely completed",
chk_real = 8 ) ;
end if ;
end process PGEN_CHKP_10 ;
--
P11 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 10 ns,
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_real1_1 = c_st_real1_2 and
s_st_real1_2 = c_st_real1_2 and
s_st_real1_3 = c_st_real1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_real1_1 = c_st_real1_1 and
s_st_real1_2 = c_st_real1_1 and
s_st_real1_3 = c_st_real1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P11" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 10 ns,
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 20 ns ,
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 30 ns,
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_real1_1 = c_st_real1_2 and
s_st_real1_2 = c_st_real1_2 and
s_st_real1_3 = c_st_real1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_real1_1 = c_st_real1_1 and
s_st_real1_2 = c_st_real1_1 and
s_st_real1_3 = c_st_real1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <= transport
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_real1_1 = c_st_real1_2 and
s_st_real1_2 = c_st_real1_2 and
s_st_real1_3 = c_st_real1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 10 ns ,
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 20 ns ,
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 30 ns ,
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_real1_1 = c_st_real1_1 and
s_st_real1_2 = c_st_real1_1 and
s_st_real1_3 = c_st_real1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_2,
c_st_real1_2,
c_st_real1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_real1_1 = c_st_real1_2 and
s_st_real1_2 = c_st_real1_2 and
s_st_real1_3 = c_st_real1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_real1_1,
s_st_real1_2,
s_st_real1_3) <=
arr_st_real1 ' (
(c_st_real1_1,
c_st_real1_1,
c_st_real1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_real1_1 = c_st_real1_1 and
s_st_real1_2 = c_st_real1_1 and
s_st_real1_3 = c_st_real1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_real1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_real1_1'ACTIVE and
s_st_real1_2'ACTIVE and
s_st_real1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P11 ;
--
PGEN_CHKP_11 :
process ( chk_st_real1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P11" ,
"Inertial transactions entirely completed",
chk_st_real1 = 8 ) ;
end if ;
end process PGEN_CHKP_11 ;
--
P12 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 10 ns,
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_rec1_1 = c_st_rec1_2 and
s_st_rec1_2 = c_st_rec1_2 and
s_st_rec1_3 = c_st_rec1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_rec1_1 = c_st_rec1_1 and
s_st_rec1_2 = c_st_rec1_1 and
s_st_rec1_3 = c_st_rec1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P12" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 10 ns,
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 20 ns ,
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 30 ns,
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_rec1_1 = c_st_rec1_2 and
s_st_rec1_2 = c_st_rec1_2 and
s_st_rec1_3 = c_st_rec1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_rec1_1 = c_st_rec1_1 and
s_st_rec1_2 = c_st_rec1_1 and
s_st_rec1_3 = c_st_rec1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <= transport
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_rec1_1 = c_st_rec1_2 and
s_st_rec1_2 = c_st_rec1_2 and
s_st_rec1_3 = c_st_rec1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 10 ns ,
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 20 ns ,
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 30 ns ,
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_rec1_1 = c_st_rec1_1 and
s_st_rec1_2 = c_st_rec1_1 and
s_st_rec1_3 = c_st_rec1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_2,
c_st_rec1_2,
c_st_rec1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_rec1_1 = c_st_rec1_2 and
s_st_rec1_2 = c_st_rec1_2 and
s_st_rec1_3 = c_st_rec1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_rec1_1,
s_st_rec1_2,
s_st_rec1_3) <=
arr_st_rec1 ' (
(c_st_rec1_1,
c_st_rec1_1,
c_st_rec1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_rec1_1 = c_st_rec1_1 and
s_st_rec1_2 = c_st_rec1_1 and
s_st_rec1_3 = c_st_rec1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_rec1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_rec1_1'ACTIVE and
s_st_rec1_2'ACTIVE and
s_st_rec1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P12 ;
--
PGEN_CHKP_12 :
process ( chk_st_rec1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P12" ,
"Inertial transactions entirely completed",
chk_st_rec1 = 8 ) ;
end if ;
end process PGEN_CHKP_12 ;
--
P13 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 10 ns,
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_rec2_1 = c_st_rec2_2 and
s_st_rec2_2 = c_st_rec2_2 and
s_st_rec2_3 = c_st_rec2_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_rec2_1 = c_st_rec2_1 and
s_st_rec2_2 = c_st_rec2_1 and
s_st_rec2_3 = c_st_rec2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P13" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 10 ns,
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 20 ns ,
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 30 ns,
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_rec2_1 = c_st_rec2_2 and
s_st_rec2_2 = c_st_rec2_2 and
s_st_rec2_3 = c_st_rec2_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_rec2_1 = c_st_rec2_1 and
s_st_rec2_2 = c_st_rec2_1 and
s_st_rec2_3 = c_st_rec2_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <= transport
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_rec2_1 = c_st_rec2_2 and
s_st_rec2_2 = c_st_rec2_2 and
s_st_rec2_3 = c_st_rec2_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 10 ns ,
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 20 ns ,
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 30 ns ,
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_rec2_1 = c_st_rec2_1 and
s_st_rec2_2 = c_st_rec2_1 and
s_st_rec2_3 = c_st_rec2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_2,
c_st_rec2_2,
c_st_rec2_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_rec2_1 = c_st_rec2_2 and
s_st_rec2_2 = c_st_rec2_2 and
s_st_rec2_3 = c_st_rec2_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_rec2_1,
s_st_rec2_2,
s_st_rec2_3) <=
arr_st_rec2 ' (
(c_st_rec2_1,
c_st_rec2_1,
c_st_rec2_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_rec2_1 = c_st_rec2_1 and
s_st_rec2_2 = c_st_rec2_1 and
s_st_rec2_3 = c_st_rec2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_rec2 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_rec2_1'ACTIVE and
s_st_rec2_2'ACTIVE and
s_st_rec2_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P13 ;
--
PGEN_CHKP_13 :
process ( chk_st_rec2 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P13" ,
"Inertial transactions entirely completed",
chk_st_rec2 = 8 ) ;
end if ;
end process PGEN_CHKP_13 ;
--
P14 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 10 ns,
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_rec3_1 = c_st_rec3_2 and
s_st_rec3_2 = c_st_rec3_2 and
s_st_rec3_3 = c_st_rec3_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_rec3_1 = c_st_rec3_1 and
s_st_rec3_2 = c_st_rec3_1 and
s_st_rec3_3 = c_st_rec3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P14" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 10 ns,
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 20 ns ,
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 30 ns,
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_rec3_1 = c_st_rec3_2 and
s_st_rec3_2 = c_st_rec3_2 and
s_st_rec3_3 = c_st_rec3_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_rec3_1 = c_st_rec3_1 and
s_st_rec3_2 = c_st_rec3_1 and
s_st_rec3_3 = c_st_rec3_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <= transport
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_rec3_1 = c_st_rec3_2 and
s_st_rec3_2 = c_st_rec3_2 and
s_st_rec3_3 = c_st_rec3_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 10 ns ,
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 20 ns ,
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 30 ns ,
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_rec3_1 = c_st_rec3_1 and
s_st_rec3_2 = c_st_rec3_1 and
s_st_rec3_3 = c_st_rec3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_2,
c_st_rec3_2,
c_st_rec3_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_rec3_1 = c_st_rec3_2 and
s_st_rec3_2 = c_st_rec3_2 and
s_st_rec3_3 = c_st_rec3_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_rec3_1,
s_st_rec3_2,
s_st_rec3_3) <=
arr_st_rec3 ' (
(c_st_rec3_1,
c_st_rec3_1,
c_st_rec3_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_rec3_1 = c_st_rec3_1 and
s_st_rec3_2 = c_st_rec3_1 and
s_st_rec3_3 = c_st_rec3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_rec3 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_rec3_1'ACTIVE and
s_st_rec3_2'ACTIVE and
s_st_rec3_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P14 ;
--
PGEN_CHKP_14 :
process ( chk_st_rec3 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P14" ,
"Inertial transactions entirely completed",
chk_st_rec3 = 8 ) ;
end if ;
end process PGEN_CHKP_14 ;
--
P15 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 10 ns,
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_arr1_1 = c_st_arr1_2 and
s_st_arr1_2 = c_st_arr1_2 and
s_st_arr1_3 = c_st_arr1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_arr1_1 = c_st_arr1_1 and
s_st_arr1_2 = c_st_arr1_1 and
s_st_arr1_3 = c_st_arr1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P15" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 10 ns,
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 20 ns ,
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 30 ns,
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_arr1_1 = c_st_arr1_2 and
s_st_arr1_2 = c_st_arr1_2 and
s_st_arr1_3 = c_st_arr1_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_arr1_1 = c_st_arr1_1 and
s_st_arr1_2 = c_st_arr1_1 and
s_st_arr1_3 = c_st_arr1_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <= transport
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_arr1_1 = c_st_arr1_2 and
s_st_arr1_2 = c_st_arr1_2 and
s_st_arr1_3 = c_st_arr1_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 10 ns ,
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 20 ns ,
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 30 ns ,
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_arr1_1 = c_st_arr1_1 and
s_st_arr1_2 = c_st_arr1_1 and
s_st_arr1_3 = c_st_arr1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_2,
c_st_arr1_2,
c_st_arr1_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_arr1_1 = c_st_arr1_2 and
s_st_arr1_2 = c_st_arr1_2 and
s_st_arr1_3 = c_st_arr1_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_arr1_1,
s_st_arr1_2,
s_st_arr1_3) <=
arr_st_arr1 ' (
(c_st_arr1_1,
c_st_arr1_1,
c_st_arr1_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_arr1_1 = c_st_arr1_1 and
s_st_arr1_2 = c_st_arr1_1 and
s_st_arr1_3 = c_st_arr1_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_arr1 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_arr1_1'ACTIVE and
s_st_arr1_2'ACTIVE and
s_st_arr1_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P15 ;
--
PGEN_CHKP_15 :
process ( chk_st_arr1 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P15" ,
"Inertial transactions entirely completed",
chk_st_arr1 = 8 ) ;
end if ;
end process PGEN_CHKP_15 ;
--
P16 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 10 ns,
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_arr2_1 = c_st_arr2_2 and
s_st_arr2_2 = c_st_arr2_2 and
s_st_arr2_3 = c_st_arr2_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_arr2_1 = c_st_arr2_1 and
s_st_arr2_2 = c_st_arr2_1 and
s_st_arr2_3 = c_st_arr2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P16" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 10 ns,
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 20 ns ,
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 30 ns,
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_arr2_1 = c_st_arr2_2 and
s_st_arr2_2 = c_st_arr2_2 and
s_st_arr2_3 = c_st_arr2_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_arr2_1 = c_st_arr2_1 and
s_st_arr2_2 = c_st_arr2_1 and
s_st_arr2_3 = c_st_arr2_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <= transport
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_arr2_1 = c_st_arr2_2 and
s_st_arr2_2 = c_st_arr2_2 and
s_st_arr2_3 = c_st_arr2_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 10 ns ,
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 20 ns ,
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 30 ns ,
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_arr2_1 = c_st_arr2_1 and
s_st_arr2_2 = c_st_arr2_1 and
s_st_arr2_3 = c_st_arr2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_2,
c_st_arr2_2,
c_st_arr2_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_arr2_1 = c_st_arr2_2 and
s_st_arr2_2 = c_st_arr2_2 and
s_st_arr2_3 = c_st_arr2_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_arr2_1,
s_st_arr2_2,
s_st_arr2_3) <=
arr_st_arr2 ' (
(c_st_arr2_1,
c_st_arr2_1,
c_st_arr2_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_arr2_1 = c_st_arr2_1 and
s_st_arr2_2 = c_st_arr2_1 and
s_st_arr2_3 = c_st_arr2_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_arr2 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_arr2_1'ACTIVE and
s_st_arr2_2'ACTIVE and
s_st_arr2_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P16 ;
--
PGEN_CHKP_16 :
process ( chk_st_arr2 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P16" ,
"Inertial transactions entirely completed",
chk_st_arr2 = 8 ) ;
end if ;
end process PGEN_CHKP_16 ;
--
P17 :
process
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
begin
case counter is
when 0
=> (s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 10 ns,
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 20 ns ;
--
when 1
=> correct :=
s_st_arr3_1 = c_st_arr3_2 and
s_st_arr3_2 = c_st_arr3_2 and
s_st_arr3_3 = c_st_arr3_2 and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_arr3_1 = c_st_arr3_1 and
s_st_arr3_2 = c_st_arr3_1 and
s_st_arr3_3 = c_st_arr3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635.P17" ,
"Multi inertial transactions occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 10 ns,
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 20 ns ,
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 30 ns,
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 40 ns ;
--
when 3
=> correct :=
s_st_arr3_1 = c_st_arr3_2 and
s_st_arr3_2 = c_st_arr3_2 and
s_st_arr3_3 = c_st_arr3_2 and
(savtime + 10 ns) = Std.Standard.Now ;
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_arr3_1 = c_st_arr3_1 and
s_st_arr3_2 = c_st_arr3_1 and
s_st_arr3_3 = c_st_arr3_1 and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <= transport
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 100 ns ;
--
when 5
=> correct :=
s_st_arr3_1 = c_st_arr3_2 and
s_st_arr3_2 = c_st_arr3_2 and
s_st_arr3_3 = c_st_arr3_2 and
(savtime + 100 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Old transactions were removed on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 10 ns ,
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 20 ns ,
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 30 ns ,
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 40 ns ;
--
when 6
=> correct :=
s_st_arr3_1 = c_st_arr3_1 and
s_st_arr3_2 = c_st_arr3_1 and
s_st_arr3_3 = c_st_arr3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"One inertial transaction occurred on signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
-- Last transaction above is marked
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_2,
c_st_arr3_2,
c_st_arr3_2) ) after 40 ns ;
--
when 7
=> correct :=
s_st_arr3_1 = c_st_arr3_2 and
s_st_arr3_2 = c_st_arr3_2 and
s_st_arr3_3 = c_st_arr3_2 and
(savtime + 30 ns) = Std.Standard.Now ;
--
(s_st_arr3_1,
s_st_arr3_2,
s_st_arr3_3) <=
arr_st_arr3 ' (
(c_st_arr3_1,
c_st_arr3_1,
c_st_arr3_1) ) after 10 ns ;
--
when 8
=> correct := correct and
s_st_arr3_1 = c_st_arr3_1 and
s_st_arr3_2 = c_st_arr3_1 and
s_st_arr3_3 = c_st_arr3_1 and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
correct ) ;
--
when others
=>
test_report ( "ARCH00635" ,
"Inertial semantics check on a signal " &
"asg with an aggregate of simple names on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_arr3 <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
wait until s_st_arr3_1'ACTIVE and
s_st_arr3_2'ACTIVE and
s_st_arr3_3'ACTIVE and
(savtime /= Std.Standard.Now) ;
--
end process P17 ;
--
PGEN_CHKP_17 :
process ( chk_st_arr3 )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P17" ,
"Inertial transactions entirely completed",
chk_st_arr3 = 8 ) ;
end if ;
end process PGEN_CHKP_17 ;
--
--
end ARCH00635 ;
--
entity ENT00635_Test_Bench is
end ENT00635_Test_Bench ;
--
architecture ARCH00635_Test_Bench of ENT00635_Test_Bench is
begin
L1:
block
component UUT
end component ;
for CIS1 : UUT use entity WORK.E00000 ( ARCH00635 ) ;
begin
CIS1 : UUT ;
end block L1 ;
end ARCH00635_Test_Bench ;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.usb_pkg.all;
use work.io_bus_pkg.all;
use work.mem_bus_pkg.all;
library unisim;
use unisim.vcomponents.all;
entity usb_controller is
generic (
g_tag : std_logic_vector(7 downto 0) := X"55" );
port (
ulpi_clock : in std_logic;
ulpi_reset : in std_logic;
-- ULPI Interface
ULPI_DATA : inout std_logic_vector(7 downto 0);
ULPI_DIR : in std_logic;
ULPI_NXT : in std_logic;
ULPI_STP : out std_logic;
-- register interface bus
sys_clock : in std_logic;
sys_reset : in std_logic;
sys_mem_req : out t_mem_req;
sys_mem_resp: in t_mem_resp;
sys_io_req : in t_io_req;
sys_io_resp : out t_io_resp );
end usb_controller;
architecture wrap of usb_controller is
signal nano_addr : unsigned(7 downto 0);
signal nano_write : std_logic;
signal nano_read : std_logic;
signal nano_wdata : std_logic_vector(15 downto 0);
signal nano_rdata : std_logic_vector(15 downto 0);
signal stall : std_logic := '0';
signal rx_pid : std_logic_vector(3 downto 0) := X"0";
signal rx_token : std_logic_vector(10 downto 0) := (others => '0');
signal rx_valid_token : std_logic := '0';
signal rx_valid_handsh : std_logic := '0';
signal rx_valid_packet : std_logic := '0';
signal rx_error : std_logic := '0';
signal rx_user_valid : std_logic := '0';
signal rx_user_start : std_logic := '0';
signal rx_user_data : std_logic_vector(7 downto 0) := X"12";
signal tx_busy : std_logic;
signal tx_ack : std_logic;
signal tx_send_token : std_logic;
signal tx_send_handsh : std_logic;
signal tx_pid : std_logic_vector(3 downto 0);
signal tx_token : std_logic_vector(10 downto 0);
signal tx_send_data : std_logic;
signal tx_no_data : std_logic;
signal tx_user_data : std_logic_vector(7 downto 0);
signal tx_user_last : std_logic;
signal tx_user_next : std_logic;
signal tx_length : unsigned(10 downto 0);
signal transferred : unsigned(10 downto 0);
-- cmd interface
signal cmd_addr : std_logic_vector(3 downto 0);
signal cmd_valid : std_logic;
signal cmd_write : std_logic;
signal cmd_wdata : std_logic_vector(15 downto 0);
signal cmd_ack : std_logic;
signal cmd_ready : std_logic;
signal sys_buf_addr : std_logic_vector(10 downto 0);
signal sys_buf_en : std_logic;
signal sys_buf_we : std_logic;
signal sys_buf_wdata : std_logic_vector(7 downto 0);
signal sys_buf_rdata : std_logic_vector(7 downto 0);
signal ulpi_buf_addr : std_logic_vector(10 downto 0);
signal ulpi_buf_en : std_logic;
signal ulpi_buf_we : std_logic;
signal ulpi_buf_wdata : std_logic_vector(7 downto 0);
signal ulpi_buf_rdata : std_logic_vector(7 downto 0);
-- low level
signal tx_data : std_logic_vector(7 downto 0) := X"00";
signal tx_last : std_logic := '0';
signal tx_valid : std_logic := '0';
signal tx_start : std_logic := '0';
signal tx_next : std_logic := '0';
signal tx_chirp_start : std_logic;
signal tx_chirp_level : std_logic;
signal tx_chirp_end : std_logic;
signal rx_data : std_logic_vector(7 downto 0);
signal status : std_logic_vector(7 downto 0);
signal rx_last : std_logic;
signal rx_valid : std_logic;
signal rx_store : std_logic;
signal rx_register : std_logic;
signal reg_read : std_logic := '0';
signal reg_write : std_logic := '0';
signal reg_ack : std_logic;
signal reg_addr : std_logic_vector(5 downto 0);
signal reg_wdata : std_logic_vector(7 downto 0);
signal speed : std_logic_vector(1 downto 0) := "10"; -- TODO!
begin
i_nano: entity work.nano
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- i/o interface
io_addr => nano_addr,
io_write => nano_write,
io_read => nano_read,
io_wdata => nano_wdata,
io_rdata => nano_rdata,
stall => stall,
-- system interface (to write code into the nano)
sys_clock => sys_clock,
sys_reset => sys_reset,
sys_io_req => sys_io_req,
sys_io_resp => sys_io_resp );
i_regs: entity work.usb_io_bank
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- i/o interface
io_addr => nano_addr,
io_read => nano_read,
io_write => nano_write,
io_wdata => nano_wdata,
io_rdata => nano_rdata,
stall => stall,
-- memory controller
mem_ready => cmd_ready,
transferred => transferred,
-- Register access
reg_addr => reg_addr,
reg_read => reg_read,
reg_write => reg_write,
reg_ack => reg_ack,
reg_wdata => reg_wdata,
reg_rdata => rx_data,
status => status,
-- I/O pins from RX
rx_pid => rx_pid,
rx_token => rx_token,
rx_valid_token => rx_valid_token,
rx_valid_handsh => rx_valid_handsh,
rx_valid_packet => rx_valid_packet,
rx_error => rx_error,
-- I/O pins to TX
tx_pid => tx_pid,
tx_token => tx_token,
tx_send_token => tx_send_token,
tx_send_handsh => tx_send_handsh,
tx_send_data => tx_send_data,
tx_length => tx_length,
tx_no_data => tx_no_data,
tx_ack => tx_ack,
tx_chirp_start => tx_chirp_start,
tx_chirp_end => tx_chirp_end,
tx_chirp_level => tx_chirp_level );
i_bridge_to_mem_ctrl: entity work.bridge_to_mem_ctrl
port map (
ulpi_clock => ulpi_clock,
ulpi_reset => ulpi_reset,
nano_addr => nano_addr,
nano_write => nano_write,
nano_wdata => nano_wdata,
sys_clock => sys_clock,
sys_reset => sys_reset,
-- cmd interface
cmd_addr => cmd_addr,
cmd_valid => cmd_valid,
cmd_write => cmd_write,
cmd_wdata => cmd_wdata,
cmd_ack => cmd_ack );
i_memctrl: entity work.usb_memory_ctrl
generic map (
g_tag => g_tag )
port map (
clock => sys_clock,
reset => sys_reset,
-- cmd interface
cmd_addr => cmd_addr,
cmd_valid => cmd_valid,
cmd_write => cmd_write,
cmd_wdata => cmd_wdata,
cmd_ack => cmd_ack,
cmd_ready => cmd_ready,
-- BRAM interface
ram_addr => sys_buf_addr,
ram_en => sys_buf_en,
ram_we => sys_buf_we,
ram_wdata => sys_buf_wdata,
ram_rdata => sys_buf_rdata,
-- memory interface
mem_req => sys_mem_req,
mem_resp => sys_mem_resp );
i_buf_ram: RAMB16_S9_S9
port map (
CLKA => sys_clock,
SSRA => sys_reset,
ENA => sys_buf_en,
WEA => sys_buf_we,
ADDRA => sys_buf_addr,
DIA => sys_buf_wdata,
DIPA => "0",
DOA => sys_buf_rdata,
CLKB => ulpi_clock,
SSRB => ulpi_reset,
ENB => ulpi_buf_en,
WEB => ulpi_buf_we,
ADDRB => ulpi_buf_addr,
DIB => ulpi_buf_wdata,
DIPB => "0",
DOB => ulpi_buf_rdata );
i_buf_ctrl: entity work.rxtx_to_buf
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- transferred length
transferred => transferred,
-- bram interface
ram_addr => ulpi_buf_addr,
ram_wdata => ulpi_buf_wdata,
ram_rdata => ulpi_buf_rdata,
ram_we => ulpi_buf_we,
ram_en => ulpi_buf_en,
-- Interface from RX
user_rx_valid => rx_user_valid,
user_rx_start => rx_user_start,
user_rx_data => rx_user_data,
user_rx_last => rx_last,
-- Interface to TX
send_data => tx_send_data,
last_addr => tx_length,
no_data => tx_no_data,
user_tx_data => tx_user_data,
user_tx_last => tx_user_last,
user_tx_next => tx_user_next );
i_tx: entity work.ulpi_tx
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- Bus Interface
tx_start => tx_start,
tx_last => tx_last,
tx_valid => tx_valid,
tx_next => tx_next,
tx_data => tx_data,
-- Status
speed => speed,
status => status,
busy => tx_busy,
tx_ack => tx_ack,
-- Interface to send tokens
send_token => tx_send_token,
send_handsh => tx_send_handsh,
pid => tx_pid,
token => tx_token,
-- Interface to send data packets
send_data => tx_send_data,
no_data => tx_no_data,
user_data => tx_user_data,
user_last => tx_user_last,
user_next => tx_user_next,
-- Interface to read/write registers and reset packets
send_reset_data => tx_chirp_start,
reset_data => tx_chirp_level,
reset_last => tx_chirp_end );
i_rx: entity work.ulpi_rx
generic map (
g_allow_token => false )
port map (
clock => ulpi_clock,
reset => ulpi_reset,
rx_data => rx_data,
rx_last => rx_last,
rx_valid => rx_valid,
rx_store => rx_store,
pid => rx_pid,
token => rx_token,
valid_token => rx_valid_token,
valid_handsh => rx_valid_handsh,
valid_packet => rx_valid_packet,
data_out => rx_user_data,
data_valid => rx_user_valid,
data_start => rx_user_start,
error => rx_error );
i_bus: entity work.ulpi_bus
port map (
clock => ulpi_clock,
reset => ulpi_reset,
ULPI_DATA => ULPI_DATA,
ULPI_DIR => ULPI_DIR,
ULPI_NXT => ULPI_NXT,
ULPI_STP => ULPI_STP,
status => status,
-- register interface
reg_read => reg_read,
reg_write => reg_write,
reg_address => reg_addr,
reg_wdata => reg_wdata,
reg_ack => reg_ack,
-- stream interface
tx_data => tx_data,
tx_last => tx_last,
tx_valid => tx_valid,
tx_start => tx_start,
tx_next => tx_next,
rx_data => rx_data,
rx_last => rx_last,
rx_register => rx_register,
rx_store => rx_store,
rx_valid => rx_valid );
end wrap;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.usb_pkg.all;
use work.io_bus_pkg.all;
use work.mem_bus_pkg.all;
library unisim;
use unisim.vcomponents.all;
entity usb_controller is
generic (
g_tag : std_logic_vector(7 downto 0) := X"55" );
port (
ulpi_clock : in std_logic;
ulpi_reset : in std_logic;
-- ULPI Interface
ULPI_DATA : inout std_logic_vector(7 downto 0);
ULPI_DIR : in std_logic;
ULPI_NXT : in std_logic;
ULPI_STP : out std_logic;
-- register interface bus
sys_clock : in std_logic;
sys_reset : in std_logic;
sys_mem_req : out t_mem_req;
sys_mem_resp: in t_mem_resp;
sys_io_req : in t_io_req;
sys_io_resp : out t_io_resp );
end usb_controller;
architecture wrap of usb_controller is
signal nano_addr : unsigned(7 downto 0);
signal nano_write : std_logic;
signal nano_read : std_logic;
signal nano_wdata : std_logic_vector(15 downto 0);
signal nano_rdata : std_logic_vector(15 downto 0);
signal stall : std_logic := '0';
signal rx_pid : std_logic_vector(3 downto 0) := X"0";
signal rx_token : std_logic_vector(10 downto 0) := (others => '0');
signal rx_valid_token : std_logic := '0';
signal rx_valid_handsh : std_logic := '0';
signal rx_valid_packet : std_logic := '0';
signal rx_error : std_logic := '0';
signal rx_user_valid : std_logic := '0';
signal rx_user_start : std_logic := '0';
signal rx_user_data : std_logic_vector(7 downto 0) := X"12";
signal tx_busy : std_logic;
signal tx_ack : std_logic;
signal tx_send_token : std_logic;
signal tx_send_handsh : std_logic;
signal tx_pid : std_logic_vector(3 downto 0);
signal tx_token : std_logic_vector(10 downto 0);
signal tx_send_data : std_logic;
signal tx_no_data : std_logic;
signal tx_user_data : std_logic_vector(7 downto 0);
signal tx_user_last : std_logic;
signal tx_user_next : std_logic;
signal tx_length : unsigned(10 downto 0);
signal transferred : unsigned(10 downto 0);
-- cmd interface
signal cmd_addr : std_logic_vector(3 downto 0);
signal cmd_valid : std_logic;
signal cmd_write : std_logic;
signal cmd_wdata : std_logic_vector(15 downto 0);
signal cmd_ack : std_logic;
signal cmd_ready : std_logic;
signal sys_buf_addr : std_logic_vector(10 downto 0);
signal sys_buf_en : std_logic;
signal sys_buf_we : std_logic;
signal sys_buf_wdata : std_logic_vector(7 downto 0);
signal sys_buf_rdata : std_logic_vector(7 downto 0);
signal ulpi_buf_addr : std_logic_vector(10 downto 0);
signal ulpi_buf_en : std_logic;
signal ulpi_buf_we : std_logic;
signal ulpi_buf_wdata : std_logic_vector(7 downto 0);
signal ulpi_buf_rdata : std_logic_vector(7 downto 0);
-- low level
signal tx_data : std_logic_vector(7 downto 0) := X"00";
signal tx_last : std_logic := '0';
signal tx_valid : std_logic := '0';
signal tx_start : std_logic := '0';
signal tx_next : std_logic := '0';
signal tx_chirp_start : std_logic;
signal tx_chirp_level : std_logic;
signal tx_chirp_end : std_logic;
signal rx_data : std_logic_vector(7 downto 0);
signal status : std_logic_vector(7 downto 0);
signal rx_last : std_logic;
signal rx_valid : std_logic;
signal rx_store : std_logic;
signal rx_register : std_logic;
signal reg_read : std_logic := '0';
signal reg_write : std_logic := '0';
signal reg_ack : std_logic;
signal reg_addr : std_logic_vector(5 downto 0);
signal reg_wdata : std_logic_vector(7 downto 0);
signal speed : std_logic_vector(1 downto 0) := "10"; -- TODO!
begin
i_nano: entity work.nano
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- i/o interface
io_addr => nano_addr,
io_write => nano_write,
io_read => nano_read,
io_wdata => nano_wdata,
io_rdata => nano_rdata,
stall => stall,
-- system interface (to write code into the nano)
sys_clock => sys_clock,
sys_reset => sys_reset,
sys_io_req => sys_io_req,
sys_io_resp => sys_io_resp );
i_regs: entity work.usb_io_bank
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- i/o interface
io_addr => nano_addr,
io_read => nano_read,
io_write => nano_write,
io_wdata => nano_wdata,
io_rdata => nano_rdata,
stall => stall,
-- memory controller
mem_ready => cmd_ready,
transferred => transferred,
-- Register access
reg_addr => reg_addr,
reg_read => reg_read,
reg_write => reg_write,
reg_ack => reg_ack,
reg_wdata => reg_wdata,
reg_rdata => rx_data,
status => status,
-- I/O pins from RX
rx_pid => rx_pid,
rx_token => rx_token,
rx_valid_token => rx_valid_token,
rx_valid_handsh => rx_valid_handsh,
rx_valid_packet => rx_valid_packet,
rx_error => rx_error,
-- I/O pins to TX
tx_pid => tx_pid,
tx_token => tx_token,
tx_send_token => tx_send_token,
tx_send_handsh => tx_send_handsh,
tx_send_data => tx_send_data,
tx_length => tx_length,
tx_no_data => tx_no_data,
tx_ack => tx_ack,
tx_chirp_start => tx_chirp_start,
tx_chirp_end => tx_chirp_end,
tx_chirp_level => tx_chirp_level );
i_bridge_to_mem_ctrl: entity work.bridge_to_mem_ctrl
port map (
ulpi_clock => ulpi_clock,
ulpi_reset => ulpi_reset,
nano_addr => nano_addr,
nano_write => nano_write,
nano_wdata => nano_wdata,
sys_clock => sys_clock,
sys_reset => sys_reset,
-- cmd interface
cmd_addr => cmd_addr,
cmd_valid => cmd_valid,
cmd_write => cmd_write,
cmd_wdata => cmd_wdata,
cmd_ack => cmd_ack );
i_memctrl: entity work.usb_memory_ctrl
generic map (
g_tag => g_tag )
port map (
clock => sys_clock,
reset => sys_reset,
-- cmd interface
cmd_addr => cmd_addr,
cmd_valid => cmd_valid,
cmd_write => cmd_write,
cmd_wdata => cmd_wdata,
cmd_ack => cmd_ack,
cmd_ready => cmd_ready,
-- BRAM interface
ram_addr => sys_buf_addr,
ram_en => sys_buf_en,
ram_we => sys_buf_we,
ram_wdata => sys_buf_wdata,
ram_rdata => sys_buf_rdata,
-- memory interface
mem_req => sys_mem_req,
mem_resp => sys_mem_resp );
i_buf_ram: RAMB16_S9_S9
port map (
CLKA => sys_clock,
SSRA => sys_reset,
ENA => sys_buf_en,
WEA => sys_buf_we,
ADDRA => sys_buf_addr,
DIA => sys_buf_wdata,
DIPA => "0",
DOA => sys_buf_rdata,
CLKB => ulpi_clock,
SSRB => ulpi_reset,
ENB => ulpi_buf_en,
WEB => ulpi_buf_we,
ADDRB => ulpi_buf_addr,
DIB => ulpi_buf_wdata,
DIPB => "0",
DOB => ulpi_buf_rdata );
i_buf_ctrl: entity work.rxtx_to_buf
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- transferred length
transferred => transferred,
-- bram interface
ram_addr => ulpi_buf_addr,
ram_wdata => ulpi_buf_wdata,
ram_rdata => ulpi_buf_rdata,
ram_we => ulpi_buf_we,
ram_en => ulpi_buf_en,
-- Interface from RX
user_rx_valid => rx_user_valid,
user_rx_start => rx_user_start,
user_rx_data => rx_user_data,
user_rx_last => rx_last,
-- Interface to TX
send_data => tx_send_data,
last_addr => tx_length,
no_data => tx_no_data,
user_tx_data => tx_user_data,
user_tx_last => tx_user_last,
user_tx_next => tx_user_next );
i_tx: entity work.ulpi_tx
port map (
clock => ulpi_clock,
reset => ulpi_reset,
-- Bus Interface
tx_start => tx_start,
tx_last => tx_last,
tx_valid => tx_valid,
tx_next => tx_next,
tx_data => tx_data,
-- Status
speed => speed,
status => status,
busy => tx_busy,
tx_ack => tx_ack,
-- Interface to send tokens
send_token => tx_send_token,
send_handsh => tx_send_handsh,
pid => tx_pid,
token => tx_token,
-- Interface to send data packets
send_data => tx_send_data,
no_data => tx_no_data,
user_data => tx_user_data,
user_last => tx_user_last,
user_next => tx_user_next,
-- Interface to read/write registers and reset packets
send_reset_data => tx_chirp_start,
reset_data => tx_chirp_level,
reset_last => tx_chirp_end );
i_rx: entity work.ulpi_rx
generic map (
g_allow_token => false )
port map (
clock => ulpi_clock,
reset => ulpi_reset,
rx_data => rx_data,
rx_last => rx_last,
rx_valid => rx_valid,
rx_store => rx_store,
pid => rx_pid,
token => rx_token,
valid_token => rx_valid_token,
valid_handsh => rx_valid_handsh,
valid_packet => rx_valid_packet,
data_out => rx_user_data,
data_valid => rx_user_valid,
data_start => rx_user_start,
error => rx_error );
i_bus: entity work.ulpi_bus
port map (
clock => ulpi_clock,
reset => ulpi_reset,
ULPI_DATA => ULPI_DATA,
ULPI_DIR => ULPI_DIR,
ULPI_NXT => ULPI_NXT,
ULPI_STP => ULPI_STP,
status => status,
-- register interface
reg_read => reg_read,
reg_write => reg_write,
reg_address => reg_addr,
reg_wdata => reg_wdata,
reg_ack => reg_ack,
-- stream interface
tx_data => tx_data,
tx_last => tx_last,
tx_valid => tx_valid,
tx_start => tx_start,
tx_next => tx_next,
rx_data => rx_data,
rx_last => rx_last,
rx_register => rx_register,
rx_store => rx_store,
rx_valid => rx_valid );
end wrap;
|
-- -----------------------------------------------------------------
--
-- Copyright 2019 IEEE P1076 WG Authors
--
-- See the LICENSE file distributed with this work for copyright and
-- licensing information and the AUTHORS file.
--
-- This file to you under the Apache License, Version 2.0 (the "License").
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
-- implied. See the License for the specific language governing
-- permissions and limitations under the License.
--
-- Title : Standard multivalue logic package
-- : (STD_LOGIC_TEXTIO package declaration)
-- :
-- Library : This package shall be compiled into a library
-- : symbolically named IEEE.
-- :
-- Developers: Accellera VHDL-TC and IEEE P1076 Working Group
-- :
-- Purpose : This packages is provided as a replacement for non-standard
-- : implementations of the package provided by implementers of
-- : previous versions of this standard. The declarations that
-- : appeared in those non-standard implementations appear in the
-- : package STD_LOGIC_1164 in this standard.
-- :
-- Note : No declarations or definitions shall be included in,
-- : or excluded from this package.
-- :
-- --------------------------------------------------------------------
-- $Revision: 1305 $
-- $Date: 2008-06-27 14:28:49 +0930 (Fri, 27 Jun 2008) $
-- --------------------------------------------------------------------
use STD.TEXTIO.all;
library IEEE;
use IEEE.std_logic_1164.all;
PACKAGE std_logic_textio IS
alias READ is IEEE.std_logic_1164.READ [LINE, STD_ULOGIC];
alias READ is IEEE.std_logic_1164.READ [LINE, STD_ULOGIC, BOOLEAN];
alias READ is IEEE.std_logic_1164.READ [LINE, STD_ULOGIC_VECTOR];
alias READ is IEEE.std_logic_1164.READ [LINE, STD_ULOGIC_VECTOR, BOOLEAN];
alias WRITE is IEEE.std_logic_1164.WRITE [LINE, STD_ULOGIC, SIDE, WIDTH];
alias WRITE is IEEE.std_logic_1164.WRITE [LINE, STD_ULOGIC_VECTOR, SIDE, WIDTH];
alias HREAD is IEEE.std_logic_1164.HREAD [LINE, STD_ULOGIC_VECTOR];
alias HREAD is IEEE.std_logic_1164.HREAD [LINE, STD_ULOGIC_VECTOR, BOOLEAN];
alias HWRITE is IEEE.std_logic_1164.HWRITE [LINE, STD_ULOGIC_VECTOR, SIDE, WIDTH];
alias OREAD is IEEE.std_logic_1164.OREAD [LINE, STD_ULOGIC_VECTOR];
alias OREAD is IEEE.std_logic_1164.OREAD [LINE, STD_ULOGIC_VECTOR, BOOLEAN];
alias OWRITE is IEEE.std_logic_1164.OWRITE [LINE, STD_ULOGIC_VECTOR, SIDE, WIDTH];
END PACKAGE std_logic_textio;
|
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Mux2 is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
Sel : in STD_LOGIC;
S : out STD_LOGIC);
end Mux2;
architecture Behavioral of Mux2 is
begin
mux: process (A, B, Sel)
begin
if (Sel = '0') then
S <= A;
else
S <= B;
end if;
end process;
end Behavioral; |
--------------------------------------------------------------------------------
--
-- uarttx.vhd
--
-- Universal asynchronous receiver/transmitter---transmitter design.
--
-- This file contains the design for the transmitter on a UART. The UART will
-- take in data in parallel on the data bus. It will then output the character
-- in serial on the TX line. This implementation uses N-bit characters, 1 stop
-- bit, and no parity bit. The baud rate is the same as the input clock
-- frequency. The design is parameterized on the number of bits in each
-- character.
--
-- To transmit data, output the desired character to the 'data' input and send
-- the 'rdy' line low. These signals must be latched until the UART sends the
-- 'ack' line low to acknowledge the data. Note that the 'ack' signal will be
-- pulsed low for only a single clock.
--
-- The data is transmitted MSB first; that is, the data is transmitted from the
-- most-significant bit first, down to the least-significant bit last.
--
-- Dependencies:
-- None.
--
-- Revision History:
-- 22 Apr 2015 Brian Kubisiak Initial revision.
--
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
--
-- uarttx
--
-- Parameters:
-- N (integer) Number of bits per character.
--
-- Inputs:
-- reset (std_logic) Active-low line to reset the UART transmitter.
-- clk (std_logic) Baud rate clock. The UART will transmit one bit
-- on every rising edge of the clock.
-- data (std_logic_vector) Next character to send over the UART.
-- rdy (std_logic) Active-low line indicating that data is ready to
-- transmit. It should be sent low for at least one
-- baud.
--
-- Outputs:
-- tx (std_logic) Transmit line for transmitting the serial data.
-- ack (std_logic) Active-low signal acknowledging the ready data,
-- indicating that the new data will now be
-- transmitted.
--
entity uarttx is
generic ( N : integer := 8 );
port
(
reset : in std_logic; -- Reset the UART.
clk : in std_logic; -- Baud clock.
data : in std_logic_vector(N-1 downto 0); -- Parallel data output.
rdy : in std_logic; -- New data ready.
ack : out std_logic; -- Ack data ready.
tx : out std_logic -- Serial data input.
);
end entity;
architecture procedural of uarttx is
-- Register for shifting data out on the transmit line
signal shfttx : std_logic_vector(N-1 downto 0);
-- Counter for indicating the number of bits transmitted. Tere is 1 start
-- bit, N data bits, and 1 stop bit for a total of N+2 bits.
signal state : integer range 0 to N+1;
-- Latches the rdy signal, resetting whenever the resetrdy signal is active.
signal rdylatch : std_logic;
begin
--
-- DataRdyLatch
--
-- This process latches the data ready signal at the end of each character
-- transmission. The latch will hold for an entire cycle.
--
DataRdyLatch: process(clk)
begin
if rising_edge(clk) then
-- When reset is active, the latch signal goes inactive.
if (reset = '0') then
rdylatch <= '1';
-- When transmitting the stop bit, check to see if new data is
-- ready. If it is ready, latch the ready signal.
elsif (state = N+1) then
rdylatch <= rdy;
-- Else, just keep holding the latch.
else
rdylatch <= rdylatch;
end if;
end if;
end process;
--
-- TransmitData
--
-- Transmit the data one bit at a time over the 'tx' line whenever data is
-- valid. After transmission, if new data is available, transfer it to the
-- shift register and start the transmission cycle again. When data is
-- shifted into the shift register, send an acknowledgement pulse.
--
TransmitData: process(clk)
begin
if rising_edge(clk) then
-- By default, latch the shift register.
shfttx <= shfttx;
-- Do not acknowledge any transmissions.
ack <= '1';
-- When resetting or no data available, output stop bit.
if (reset = '0' or rdylatch = '1') then
-- Output stop bit
tx <= '1';
-- Hold in this state to receive new data to transmit.
state <= N+1;
-- If we are beginning a transmission, output the start bit
elsif (state = 0) then
-- Beginning of transmission; output start bit and advance to
-- next state.
tx <= '0';
state <= 1;
-- At the end of a transmission, start new transmission. Note that
-- we can only get here if new data is available (rdylatch = '0').
elsif (state = N+1) then
-- All data has been sent; output a stop bit.
tx <= '1';
-- Start a new transmission.
state <= 0;
-- Load the new data into the shift register.
shfttx <= data;
-- Acknowledge the new transmission
ack <= '0';
-- Otherwise, we are in the process of shifting out the data.
else
-- Output the next MSB from the shift register.
tx <= shfttx(N-1);
-- Shift the data.
shfttx <= shfttx(N-2 downto 0) & 'X';
-- Advance to next state.
state <= state + 1;
end if;
end if;
end process;
end architecture procedural;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2525.vhd,v 1.2 2001-10-26 16:29:48 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c07s03b05x00p06n02i02525ent IS
END c07s03b05x00p06n02i02525ent;
ARCHITECTURE c07s03b05x00p06n02i02525arch OF c07s03b05x00p06n02i02525ent IS
BEGIN
TESTING: PROCESS
type Apples is range 0 to 75;
type Oranges is range 0 to 75;
variable Macintosh : Apples := 7;
variable Seville : Oranges := 5;
BEGIN
Macintosh := Apples (Seville);
assert NOT( Macintosh=5 )
report "***PASSED TEST: c07s03b05x00p06n02i02525"
severity NOTE;
assert ( Macintosh=5 )
report "***FAILED TEST: c07s03b05x00p06n02i02525 - The operand can be of any integer type."
severity ERROR;
wait;
END PROCESS TESTING;
END c07s03b05x00p06n02i02525arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2525.vhd,v 1.2 2001-10-26 16:29:48 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c07s03b05x00p06n02i02525ent IS
END c07s03b05x00p06n02i02525ent;
ARCHITECTURE c07s03b05x00p06n02i02525arch OF c07s03b05x00p06n02i02525ent IS
BEGIN
TESTING: PROCESS
type Apples is range 0 to 75;
type Oranges is range 0 to 75;
variable Macintosh : Apples := 7;
variable Seville : Oranges := 5;
BEGIN
Macintosh := Apples (Seville);
assert NOT( Macintosh=5 )
report "***PASSED TEST: c07s03b05x00p06n02i02525"
severity NOTE;
assert ( Macintosh=5 )
report "***FAILED TEST: c07s03b05x00p06n02i02525 - The operand can be of any integer type."
severity ERROR;
wait;
END PROCESS TESTING;
END c07s03b05x00p06n02i02525arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2525.vhd,v 1.2 2001-10-26 16:29:48 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c07s03b05x00p06n02i02525ent IS
END c07s03b05x00p06n02i02525ent;
ARCHITECTURE c07s03b05x00p06n02i02525arch OF c07s03b05x00p06n02i02525ent IS
BEGIN
TESTING: PROCESS
type Apples is range 0 to 75;
type Oranges is range 0 to 75;
variable Macintosh : Apples := 7;
variable Seville : Oranges := 5;
BEGIN
Macintosh := Apples (Seville);
assert NOT( Macintosh=5 )
report "***PASSED TEST: c07s03b05x00p06n02i02525"
severity NOTE;
assert ( Macintosh=5 )
report "***FAILED TEST: c07s03b05x00p06n02i02525 - The operand can be of any integer type."
severity ERROR;
wait;
END PROCESS TESTING;
END c07s03b05x00p06n02i02525arch;
|
-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.1
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
--
-- ==============================================================
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity indices_if_ap_fifo is
generic (
DATA_WIDTH : integer := 32;
ADDR_WIDTH : integer := 16;
DEPTH : integer := 1);
port (
clk : IN STD_LOGIC;
reset : IN STD_LOGIC;
if_empty_n : OUT STD_LOGIC;
if_read_ce : IN STD_LOGIC := '1';
if_read : IN STD_LOGIC;
if_dout : OUT STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
if_full_n : OUT STD_LOGIC;
if_write_ce : IN STD_LOGIC := '1';
if_write : IN STD_LOGIC;
if_din : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0));
end entity;
architecture rtl of indices_if_ap_fifo is
type memtype is array (0 to DEPTH - 1) of STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
signal mStorage : memtype := (others => (others => '0'));
signal mInPtr : UNSIGNED(ADDR_WIDTH - 1 downto 0) := (others => '0');
signal mOutPtr : UNSIGNED(ADDR_WIDTH - 1 downto 0) := (others => '0');
signal internal_empty_n, internal_full_n : STD_LOGIC;
signal mFlag_nEF_hint : STD_LOGIC := '0'; -- 0: empty hint, 1: full hint
begin
if_dout <= mStorage(CONV_INTEGER(mOutPtr));
if_empty_n <= internal_empty_n;
if_full_n <= internal_full_n;
internal_empty_n <= '0' when mInPtr = mOutPtr and mFlag_nEF_hint = '0' else '1';
internal_full_n <= '0' when mInptr = mOutPtr and mFlag_nEF_hint = '1' else '1';
process (clk, reset)
begin
if reset = '1' then
mInPtr <= (others => '0');
mOutPtr <= (others => '0');
mFlag_nEF_hint <= '0'; -- empty hint
elsif clk'event and clk = '1' then
if if_read_ce = '1' and if_read = '1' and internal_empty_n = '1' then
if (mOutPtr = DEPTH -1) then
mOutPtr <= (others => '0');
mFlag_nEF_hint <= not mFlag_nEF_hint;
else
mOutPtr <= mOutPtr + 1;
end if;
end if;
if if_write_ce = '1' and if_write = '1' and internal_full_n = '1' then
mStorage(CONV_INTEGER(mInPtr)) <= if_din;
if (mInPtr = DEPTH -1) then
mInPtr <= (others => '0');
mFlag_nEF_hint <= not mFlag_nEF_hint;
else
mInPtr <= mInPtr + 1;
end if;
end if;
end if;
end process;
end architecture;
|
-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.1
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
--
-- ==============================================================
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity indices_if_ap_fifo is
generic (
DATA_WIDTH : integer := 32;
ADDR_WIDTH : integer := 16;
DEPTH : integer := 1);
port (
clk : IN STD_LOGIC;
reset : IN STD_LOGIC;
if_empty_n : OUT STD_LOGIC;
if_read_ce : IN STD_LOGIC := '1';
if_read : IN STD_LOGIC;
if_dout : OUT STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
if_full_n : OUT STD_LOGIC;
if_write_ce : IN STD_LOGIC := '1';
if_write : IN STD_LOGIC;
if_din : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0));
end entity;
architecture rtl of indices_if_ap_fifo is
type memtype is array (0 to DEPTH - 1) of STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
signal mStorage : memtype := (others => (others => '0'));
signal mInPtr : UNSIGNED(ADDR_WIDTH - 1 downto 0) := (others => '0');
signal mOutPtr : UNSIGNED(ADDR_WIDTH - 1 downto 0) := (others => '0');
signal internal_empty_n, internal_full_n : STD_LOGIC;
signal mFlag_nEF_hint : STD_LOGIC := '0'; -- 0: empty hint, 1: full hint
begin
if_dout <= mStorage(CONV_INTEGER(mOutPtr));
if_empty_n <= internal_empty_n;
if_full_n <= internal_full_n;
internal_empty_n <= '0' when mInPtr = mOutPtr and mFlag_nEF_hint = '0' else '1';
internal_full_n <= '0' when mInptr = mOutPtr and mFlag_nEF_hint = '1' else '1';
process (clk, reset)
begin
if reset = '1' then
mInPtr <= (others => '0');
mOutPtr <= (others => '0');
mFlag_nEF_hint <= '0'; -- empty hint
elsif clk'event and clk = '1' then
if if_read_ce = '1' and if_read = '1' and internal_empty_n = '1' then
if (mOutPtr = DEPTH -1) then
mOutPtr <= (others => '0');
mFlag_nEF_hint <= not mFlag_nEF_hint;
else
mOutPtr <= mOutPtr + 1;
end if;
end if;
if if_write_ce = '1' and if_write = '1' and internal_full_n = '1' then
mStorage(CONV_INTEGER(mInPtr)) <= if_din;
if (mInPtr = DEPTH -1) then
mInPtr <= (others => '0');
mFlag_nEF_hint <= not mFlag_nEF_hint;
else
mInPtr <= mInPtr + 1;
end if;
end if;
end if;
end process;
end architecture;
|
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library std;
entity eth_marvell_88e1111_slave is
generic (
CLK_PROC_FREQ : integer
);
port (
clk_proc : in std_logic;
reset_n : in std_logic;
---------------- dynamic parameters ports ---------------
status_enable : out std_logic;
flow_in0_enable : out std_logic;
flow_in1_enable : out std_logic;
flow_in2_enable : out std_logic;
flow_in3_enable : out std_logic;
--======================= Slaves ========================
------------------------- bus_sl ------------------------
addr_rel_i : in std_logic_vector(3 downto 0);
wr_i : in std_logic;
rd_i : in std_logic;
datawr_i : in std_logic_vector(31 downto 0);
datard_o : out std_logic_vector(31 downto 0)
);
end eth_marvell_88e1111_slave;
architecture rtl of eth_marvell_88e1111_slave is
-- Registers address
constant STATUS_REG_ADDR : natural := 0;
constant FLOW_IN0_REG_ADDR : natural := 1;
constant FLOW_IN1_REG_ADDR : natural := 2;
constant FLOW_IN2_REG_ADDR : natural := 3;
constant FLOW_IN3_REG_ADDR : natural := 4;
-- Internal registers
signal status_enable_reg : std_logic;
signal flow_in0_enable_reg : std_logic;
signal flow_in1_enable_reg : std_logic;
signal flow_in2_enable_reg : std_logic;
signal flow_in3_enable_reg : std_logic;
begin
write_reg : process (clk_proc, reset_n)
begin
if(reset_n='0') then
status_enable_reg <= '0';
flow_in0_enable_reg <= '0';
flow_in1_enable_reg <= '0';
flow_in2_enable_reg <= '0';
flow_in3_enable_reg <= '0';
elsif(rising_edge(clk_proc)) then
if(wr_i='1') then
case to_integer(unsigned(addr_rel_i)) is
when STATUS_REG_ADDR =>
status_enable_reg <= datawr_i(0);
when FLOW_IN0_REG_ADDR =>
flow_in0_enable_reg <= datawr_i(0);
when FLOW_IN1_REG_ADDR =>
flow_in1_enable_reg <= datawr_i(0);
when FLOW_IN2_REG_ADDR =>
flow_in2_enable_reg <= datawr_i(0);
when FLOW_IN3_REG_ADDR =>
flow_in3_enable_reg <= datawr_i(0);
when others=>
end case;
end if;
end if;
end process;
read_reg : process (clk_proc, reset_n)
begin
if(reset_n='0') then
datard_o <= (others => '0');
elsif(rising_edge(clk_proc)) then
if(rd_i='1') then
case to_integer(unsigned(addr_rel_i)) is
when STATUS_REG_ADDR =>
datard_o <= "0000000000000000000000000000000" & status_enable_reg;
when FLOW_IN0_REG_ADDR =>
datard_o <= "0000000000000000000000000000000" & flow_in0_enable_reg;
when FLOW_IN1_REG_ADDR =>
datard_o <= "0000000000000000000000000000000" & flow_in1_enable_reg;
when FLOW_IN2_REG_ADDR =>
datard_o <= "0000000000000000000000000000000" & flow_in2_enable_reg;
when FLOW_IN3_REG_ADDR =>
datard_o <= "0000000000000000000000000000000" & flow_in3_enable_reg;
when others=>
datard_o <= (others => '0');
end case;
end if;
end if;
end process;
status_enable <= status_enable_reg;
flow_in0_enable <= flow_in0_enable_reg;
flow_in1_enable <= flow_in1_enable_reg;
flow_in2_enable <= flow_in2_enable_reg;
flow_in3_enable <= flow_in3_enable_reg;
end rtl;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 15:31:19 11/21/2016
-- Design Name:
-- Module Name: ALUMUX2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ALUMUX2 is
Port ( B : in STD_LOGIC_VECTOR (15 downto 0);
ALUOUT : in STD_LOGIC_VECTOR (15 downto 0);
MEMOUT : in STD_LOGIC_VECTOR (15 downto 0);
ALUctrl2 : in STD_LOGIC_VECTOR (1 downto 0);
ALUIN2 : out STD_LOGIC_VECTOR (15 downto 0));
end ALUMUX2;
architecture Behavioral of ALUMUX2 is
begin
process(B, ALUOUT, MEMOUT, ALUctrl2)
begin
case ALUctrl2 is
when "00" | "01" => ALUIN2 <= B;
when "10" => ALUIN2 <= ALUOUT;
when "11" => ALUIN2 <= MEMOUT;
when others => ALUIN2 <= "0000000000000000";
end case;
end process;
end Behavioral;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity sub_484 is
port (
result : out std_logic_vector(31 downto 0);
in_a : in std_logic_vector(31 downto 0);
in_b : in std_logic_vector(31 downto 0)
);
end sub_484;
architecture augh of sub_484 is
signal carry_inA : std_logic_vector(33 downto 0);
signal carry_inB : std_logic_vector(33 downto 0);
signal carry_res : std_logic_vector(33 downto 0);
begin
-- To handle the CI input, the operation is '0' - CI
-- If CI is not present, the operation is '0' - '0'
carry_inA <= '0' & in_a & '0';
carry_inB <= '0' & in_b & '0';
-- Compute the result
carry_res <= std_logic_vector(unsigned(carry_inA) - unsigned(carry_inB));
-- Set the outputs
result <= carry_res(32 downto 1);
end architecture;
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity sub_484 is
port (
result : out std_logic_vector(31 downto 0);
in_a : in std_logic_vector(31 downto 0);
in_b : in std_logic_vector(31 downto 0)
);
end sub_484;
architecture augh of sub_484 is
signal carry_inA : std_logic_vector(33 downto 0);
signal carry_inB : std_logic_vector(33 downto 0);
signal carry_res : std_logic_vector(33 downto 0);
begin
-- To handle the CI input, the operation is '0' - CI
-- If CI is not present, the operation is '0' - '0'
carry_inA <= '0' & in_a & '0';
carry_inB <= '0' & in_b & '0';
-- Compute the result
carry_res <= std_logic_vector(unsigned(carry_inA) - unsigned(carry_inB));
-- Set the outputs
result <= carry_res(32 downto 1);
end architecture;
|
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date : Mon Feb 20 13:53:58 2017
-- Host : GILAMONSTER running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode funcsim
-- c:/ZyboIP/general_ip/affine_transform/affine_transform.srcs/sources_1/bd/affine_block/ip/affine_block_uint_to_ieee754_fp_0_0/affine_block_uint_to_ieee754_fp_0_0_sim_netlist.vhdl
-- Design : affine_block_uint_to_ieee754_fp_0_0
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity affine_block_uint_to_ieee754_fp_0_0_uint_to_ieee754_fp is
port (
\y[13]\ : out STD_LOGIC;
\y[23]\ : out STD_LOGIC;
y : out STD_LOGIC_VECTOR ( 9 downto 0 );
\y[22]\ : out STD_LOGIC;
\y[20]\ : out STD_LOGIC;
\y[18]\ : out STD_LOGIC;
\y[22]_0\ : out STD_LOGIC;
\y[22]_1\ : out STD_LOGIC;
\y[21]\ : out STD_LOGIC;
\y[20]_0\ : out STD_LOGIC;
\x_9__s_port_]\ : in STD_LOGIC;
\x[9]_0\ : in STD_LOGIC;
\x[9]_1\ : in STD_LOGIC;
\x[9]_2\ : in STD_LOGIC;
\x[9]_3\ : in STD_LOGIC;
x : in STD_LOGIC_VECTOR ( 9 downto 0 );
\x[9]_4\ : in STD_LOGIC;
O : in STD_LOGIC_VECTOR ( 2 downto 0 );
CO : in STD_LOGIC_VECTOR ( 0 to 0 );
p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
\x[9]_5\ : in STD_LOGIC
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of affine_block_uint_to_ieee754_fp_0_0_uint_to_ieee754_fp : entity is "uint_to_ieee754_fp";
end affine_block_uint_to_ieee754_fp_0_0_uint_to_ieee754_fp;
architecture STRUCTURE of affine_block_uint_to_ieee754_fp_0_0_uint_to_ieee754_fp is
signal mantissa2_carry_i_1_n_0 : STD_LOGIC;
signal mantissa2_carry_i_2_n_0 : STD_LOGIC;
signal mantissa2_carry_i_3_n_0 : STD_LOGIC;
signal mantissa2_carry_i_4_n_0 : STD_LOGIC;
signal mantissa2_carry_n_2 : STD_LOGIC;
signal mantissa2_carry_n_3 : STD_LOGIC;
signal \x_9__s_net_1\ : STD_LOGIC;
signal \^y[13]\ : STD_LOGIC;
signal \y[13]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[13]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[14]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[14]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[14]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[14]_INST_0_i_4_n_0\ : STD_LOGIC;
signal \y[14]_INST_0_i_5_n_0\ : STD_LOGIC;
signal \y[15]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[15]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[15]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[16]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[16]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[16]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[16]_INST_0_i_4_n_0\ : STD_LOGIC;
signal \y[17]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[17]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[17]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \^y[18]\ : STD_LOGIC;
signal \y[18]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[18]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[18]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[19]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[19]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \^y[20]\ : STD_LOGIC;
signal \^y[20]_0\ : STD_LOGIC;
signal \y[20]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[20]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[20]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[20]_INST_0_i_4_n_0\ : STD_LOGIC;
signal \^y[21]\ : STD_LOGIC;
signal \y[21]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_3_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_4_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_6_n_0\ : STD_LOGIC;
signal \^y[22]\ : STD_LOGIC;
signal \^y[22]_0\ : STD_LOGIC;
signal \^y[22]_1\ : STD_LOGIC;
signal \^y[23]\ : STD_LOGIC;
signal \y[23]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[23]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[27]_INST_0_i_4_n_0\ : STD_LOGIC;
signal NLW_mantissa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
signal NLW_mantissa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
attribute SOFT_HLUTNM : string;
attribute SOFT_HLUTNM of \y[14]_INST_0_i_1\ : label is "soft_lutpair3";
attribute SOFT_HLUTNM of \y[14]_INST_0_i_3\ : label is "soft_lutpair4";
attribute SOFT_HLUTNM of \y[15]_INST_0_i_2\ : label is "soft_lutpair4";
attribute SOFT_HLUTNM of \y[16]_INST_0_i_4\ : label is "soft_lutpair6";
attribute SOFT_HLUTNM of \y[20]_INST_0_i_3\ : label is "soft_lutpair5";
attribute SOFT_HLUTNM of \y[20]_INST_0_i_4\ : label is "soft_lutpair0";
attribute SOFT_HLUTNM of \y[21]_INST_0_i_3\ : label is "soft_lutpair3";
attribute SOFT_HLUTNM of \y[21]_INST_0_i_6\ : label is "soft_lutpair5";
attribute SOFT_HLUTNM of \y[22]_INST_0_i_3\ : label is "soft_lutpair6";
attribute SOFT_HLUTNM of \y[22]_INST_0_i_6\ : label is "soft_lutpair0";
attribute SOFT_HLUTNM of \y[23]_INST_0_i_1\ : label is "soft_lutpair2";
attribute SOFT_HLUTNM of \y[27]_INST_0_i_1\ : label is "soft_lutpair1";
attribute SOFT_HLUTNM of \y[27]_INST_0_i_2\ : label is "soft_lutpair2";
attribute SOFT_HLUTNM of \y[30]_INST_0_i_2\ : label is "soft_lutpair1";
begin
\x_9__s_net_1\ <= \x_9__s_port_]\;
\y[13]\ <= \^y[13]\;
\y[18]\ <= \^y[18]\;
\y[20]\ <= \^y[20]\;
\y[20]_0\ <= \^y[20]_0\;
\y[21]\ <= \^y[21]\;
\y[22]\ <= \^y[22]\;
\y[22]_0\ <= \^y[22]_0\;
\y[22]_1\ <= \^y[22]_1\;
\y[23]\ <= \^y[23]\;
mantissa2_carry: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3 downto 2) => NLW_mantissa2_carry_CO_UNCONNECTED(3 downto 2),
CO(1) => mantissa2_carry_n_2,
CO(0) => mantissa2_carry_n_3,
CYINIT => '1',
DI(3 downto 2) => B"00",
DI(1) => mantissa2_carry_i_1_n_0,
DI(0) => mantissa2_carry_i_2_n_0,
O(3 downto 0) => NLW_mantissa2_carry_O_UNCONNECTED(3 downto 0),
S(3 downto 2) => B"00",
S(1) => mantissa2_carry_i_3_n_0,
S(0) => mantissa2_carry_i_4_n_0
);
mantissa2_carry_i_1: unisim.vcomponents.LUT2
generic map(
INIT => X"B"
)
port map (
I0 => \^y[22]\,
I1 => \^y[20]\,
O => mantissa2_carry_i_1_n_0
);
mantissa2_carry_i_2: unisim.vcomponents.LUT2
generic map(
INIT => X"7"
)
port map (
I0 => \^y[13]\,
I1 => \^y[23]\,
O => mantissa2_carry_i_2_n_0
);
mantissa2_carry_i_3: unisim.vcomponents.LUT2
generic map(
INIT => X"2"
)
port map (
I0 => \^y[20]\,
I1 => \^y[22]\,
O => mantissa2_carry_i_3_n_0
);
mantissa2_carry_i_4: unisim.vcomponents.LUT2
generic map(
INIT => X"8"
)
port map (
I0 => \^y[23]\,
I1 => \^y[13]\,
O => mantissa2_carry_i_4_n_0
);
\y[13]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"8888888C888888BF"
)
port map (
I0 => \y[14]_INST_0_i_3_n_0\,
I1 => \^y[23]\,
I2 => \y[13]_INST_0_i_1_n_0\,
I3 => \y[14]_INST_0_i_1_n_0\,
I4 => \x[9]_4\,
I5 => \y[14]_INST_0_i_2_n_0\,
O => y(0)
);
\y[13]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"BBBB8B88BBBB8BBB"
)
port map (
I0 => \y[13]_INST_0_i_2_n_0\,
I1 => \y[14]_INST_0_i_5_n_0\,
I2 => x(6),
I3 => \y[20]_INST_0_i_4_n_0\,
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(2),
O => \y[13]_INST_0_i_1_n_0\
);
\y[13]_INST_0_i_2\: unisim.vcomponents.LUT5
generic map(
INIT => X"CF44CF77"
)
port map (
I0 => x(4),
I1 => \y[20]_INST_0_i_4_n_0\,
I2 => x(8),
I3 => \y[21]_INST_0_i_4_n_0\,
I4 => x(0),
O => \y[13]_INST_0_i_2_n_0\
);
\y[14]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"ABFFAB00ABFFABFF"
)
port map (
I0 => \y[15]_INST_0_i_2_n_0\,
I1 => \y[14]_INST_0_i_1_n_0\,
I2 => \y[14]_INST_0_i_2_n_0\,
I3 => \^y[23]\,
I4 => \y[14]_INST_0_i_3_n_0\,
I5 => \y[15]_INST_0_i_1_n_0\,
O => y(1)
);
\y[14]_INST_0_i_1\: unisim.vcomponents.LUT2
generic map(
INIT => X"B"
)
port map (
I0 => mantissa2_carry_n_2,
I1 => CO(0),
O => \y[14]_INST_0_i_1_n_0\
);
\y[14]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"BBBB8B88BBBB8BBB"
)
port map (
I0 => \y[14]_INST_0_i_4_n_0\,
I1 => \y[14]_INST_0_i_5_n_0\,
I2 => x(7),
I3 => \y[20]_INST_0_i_4_n_0\,
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(3),
O => \y[14]_INST_0_i_2_n_0\
);
\y[14]_INST_0_i_3\: unisim.vcomponents.LUT4
generic map(
INIT => X"0080"
)
port map (
I0 => \y[16]_INST_0_i_4_n_0\,
I1 => \^y[20]\,
I2 => x(0),
I3 => \^y[22]\,
O => \y[14]_INST_0_i_3_n_0\
);
\y[14]_INST_0_i_4\: unisim.vcomponents.LUT5
generic map(
INIT => X"CF44CF77"
)
port map (
I0 => x(5),
I1 => \y[20]_INST_0_i_4_n_0\,
I2 => x(9),
I3 => \y[21]_INST_0_i_4_n_0\,
I4 => x(1),
O => \y[14]_INST_0_i_4_n_0\
);
\y[14]_INST_0_i_5\: unisim.vcomponents.LUT3
generic map(
INIT => X"AB"
)
port map (
I0 => \y[16]_INST_0_i_4_n_0\,
I1 => O(0),
I2 => mantissa2_carry_n_2,
O => \y[14]_INST_0_i_5_n_0\
);
\y[15]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"1BBB1BBB0AAA1BBB"
)
port map (
I0 => \^y[23]\,
I1 => \x[9]_4\,
I2 => \y[16]_INST_0_i_2_n_0\,
I3 => \y[15]_INST_0_i_1_n_0\,
I4 => \y[16]_INST_0_i_1_n_0\,
I5 => \y[15]_INST_0_i_2_n_0\,
O => y(2)
);
\y[15]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFFFFFFAACAFFFF"
)
port map (
I0 => \y[15]_INST_0_i_3_n_0\,
I1 => \y[17]_INST_0_i_3_n_0\,
I2 => O(0),
I3 => \y[16]_INST_0_i_4_n_0\,
I4 => CO(0),
I5 => mantissa2_carry_n_2,
O => \y[15]_INST_0_i_1_n_0\
);
\y[15]_INST_0_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"0080"
)
port map (
I0 => \y[16]_INST_0_i_4_n_0\,
I1 => \^y[20]\,
I2 => x(1),
I3 => \^y[22]\,
O => \y[15]_INST_0_i_2_n_0\
);
\y[15]_INST_0_i_3\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFF4540FFFF757F"
)
port map (
I0 => x(6),
I1 => \^y[22]\,
I2 => mantissa2_carry_n_2,
I3 => O(1),
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(2),
O => \y[15]_INST_0_i_3_n_0\
);
\y[16]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"0AAA1BBB1BBB1BBB"
)
port map (
I0 => \^y[23]\,
I1 => \x[9]_4\,
I2 => \y[17]_INST_0_i_2_n_0\,
I3 => \y[16]_INST_0_i_1_n_0\,
I4 => \y[17]_INST_0_i_1_n_0\,
I5 => \y[16]_INST_0_i_2_n_0\,
O => y(3)
);
\y[16]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFFFFFFAACAFFFF"
)
port map (
I0 => \y[16]_INST_0_i_3_n_0\,
I1 => \y[18]_INST_0_i_3_n_0\,
I2 => O(0),
I3 => \y[16]_INST_0_i_4_n_0\,
I4 => CO(0),
I5 => mantissa2_carry_n_2,
O => \y[16]_INST_0_i_1_n_0\
);
\y[16]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"CFFFDDFFFFFFFFFF"
)
port map (
I0 => x(0),
I1 => \^y[22]\,
I2 => x(2),
I3 => \^y[20]\,
I4 => \^y[13]\,
I5 => mantissa2_carry_n_2,
O => \y[16]_INST_0_i_2_n_0\
);
\y[16]_INST_0_i_3\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFF4540FFFF757F"
)
port map (
I0 => x(7),
I1 => \^y[22]\,
I2 => mantissa2_carry_n_2,
I3 => O(1),
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(3),
O => \y[16]_INST_0_i_3_n_0\
);
\y[16]_INST_0_i_4\: unisim.vcomponents.LUT3
generic map(
INIT => X"60"
)
port map (
I0 => \^y[18]\,
I1 => \^y[23]\,
I2 => mantissa2_carry_n_2,
O => \y[16]_INST_0_i_4_n_0\
);
\y[17]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"0AAA1BBB1BBB1BBB"
)
port map (
I0 => \^y[23]\,
I1 => \x[9]_4\,
I2 => \y[18]_INST_0_i_2_n_0\,
I3 => \y[17]_INST_0_i_1_n_0\,
I4 => \y[18]_INST_0_i_1_n_0\,
I5 => \y[17]_INST_0_i_2_n_0\,
O => y(4)
);
\y[17]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFB0000FFFBFFFB"
)
port map (
I0 => \y[20]_INST_0_i_4_n_0\,
I1 => x(6),
I2 => \y[21]_INST_0_i_4_n_0\,
I3 => \y[20]_INST_0_i_3_n_0\,
I4 => \y[17]_INST_0_i_3_n_0\,
I5 => \y[21]_INST_0_i_6_n_0\,
O => \y[17]_INST_0_i_1_n_0\
);
\y[17]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"CFFFDDFFFFFFFFFF"
)
port map (
I0 => x(1),
I1 => \^y[22]\,
I2 => x(3),
I3 => \^y[20]\,
I4 => \^y[13]\,
I5 => mantissa2_carry_n_2,
O => \y[17]_INST_0_i_2_n_0\
);
\y[17]_INST_0_i_3\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFF4540FFFF757F"
)
port map (
I0 => x(8),
I1 => \^y[22]\,
I2 => mantissa2_carry_n_2,
I3 => O(1),
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(4),
O => \y[17]_INST_0_i_3_n_0\
);
\y[18]_INST_0\: unisim.vcomponents.LUT5
generic map(
INIT => X"B0BFBFBF"
)
port map (
I0 => \y[19]_INST_0_i_2_n_0\,
I1 => \y[18]_INST_0_i_1_n_0\,
I2 => \^y[23]\,
I3 => \y[18]_INST_0_i_2_n_0\,
I4 => \y[19]_INST_0_i_1_n_0\,
O => y(5)
);
\y[18]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFEF0000FFEFFFEF"
)
port map (
I0 => \y[20]_INST_0_i_3_n_0\,
I1 => \y[20]_INST_0_i_4_n_0\,
I2 => x(7),
I3 => \y[21]_INST_0_i_4_n_0\,
I4 => \y[18]_INST_0_i_3_n_0\,
I5 => \y[21]_INST_0_i_6_n_0\,
O => \y[18]_INST_0_i_1_n_0\
);
\y[18]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"FF00BFBFFFFFFFFF"
)
port map (
I0 => \^y[22]\,
I1 => x(2),
I2 => \^y[20]\,
I3 => \x[9]_2\,
I4 => \^y[13]\,
I5 => mantissa2_carry_n_2,
O => \y[18]_INST_0_i_2_n_0\
);
\y[18]_INST_0_i_3\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFF4540FFFF757F"
)
port map (
I0 => x(9),
I1 => \^y[22]\,
I2 => mantissa2_carry_n_2,
I3 => O(1),
I4 => \y[21]_INST_0_i_4_n_0\,
I5 => x(5),
O => \y[18]_INST_0_i_3_n_0\
);
\y[19]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"1BBB1BBB0AAA1BBB"
)
port map (
I0 => \^y[23]\,
I1 => \x[9]_4\,
I2 => \y[20]_INST_0_i_2_n_0\,
I3 => \y[19]_INST_0_i_1_n_0\,
I4 => \y[20]_INST_0_i_1_n_0\,
I5 => \y[19]_INST_0_i_2_n_0\,
O => y(6)
);
\y[19]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFFFFFFFF70FF77"
)
port map (
I0 => \y[21]_INST_0_i_6_n_0\,
I1 => x(6),
I2 => \y[20]_INST_0_i_3_n_0\,
I3 => \y[20]_INST_0_i_4_n_0\,
I4 => x(8),
I5 => \y[21]_INST_0_i_4_n_0\,
O => \y[19]_INST_0_i_1_n_0\
);
\y[19]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"00FF404000000000"
)
port map (
I0 => \^y[22]\,
I1 => x(3),
I2 => \^y[20]\,
I3 => \x[9]_0\,
I4 => \^y[13]\,
I5 => mantissa2_carry_n_2,
O => \y[19]_INST_0_i_2_n_0\
);
\y[20]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"1BBB1BBB0AAA1BBB"
)
port map (
I0 => \^y[23]\,
I1 => \x[9]_4\,
I2 => \y[21]_INST_0_i_3_n_0\,
I3 => \y[20]_INST_0_i_1_n_0\,
I4 => \y[20]_INST_0_i_2_n_0\,
I5 => \y[21]_INST_0_i_1_n_0\,
O => y(7)
);
\y[20]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFFFFFFFF70FF77"
)
port map (
I0 => \y[21]_INST_0_i_6_n_0\,
I1 => x(7),
I2 => \y[20]_INST_0_i_3_n_0\,
I3 => \y[20]_INST_0_i_4_n_0\,
I4 => x(9),
I5 => \y[21]_INST_0_i_4_n_0\,
O => \y[20]_INST_0_i_1_n_0\
);
\y[20]_INST_0_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"2FEF"
)
port map (
I0 => \x[9]_2\,
I1 => \^y[13]\,
I2 => mantissa2_carry_n_2,
I3 => \x[9]_3\,
O => \y[20]_INST_0_i_2_n_0\
);
\y[20]_INST_0_i_3\: unisim.vcomponents.LUT4
generic map(
INIT => X"FFDF"
)
port map (
I0 => O(0),
I1 => \y[16]_INST_0_i_4_n_0\,
I2 => CO(0),
I3 => mantissa2_carry_n_2,
O => \y[20]_INST_0_i_3_n_0\
);
\y[20]_INST_0_i_4\: unisim.vcomponents.LUT5
generic map(
INIT => X"E1FFE100"
)
port map (
I0 => \^y[23]\,
I1 => \^y[18]\,
I2 => \^y[22]_0\,
I3 => mantissa2_carry_n_2,
I4 => O(1),
O => \y[20]_INST_0_i_4_n_0\
);
\y[21]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"EAFFEA00EAFFEAFF"
)
port map (
I0 => \y[21]_INST_0_i_1_n_0\,
I1 => \x_9__s_net_1\,
I2 => mantissa2_carry_n_2,
I3 => \^y[23]\,
I4 => \y[21]_INST_0_i_2_n_0\,
I5 => \y[21]_INST_0_i_3_n_0\,
O => y(8)
);
\y[21]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"0400044400000000"
)
port map (
I0 => \y[21]_INST_0_i_4_n_0\,
I1 => x(8),
I2 => \^y[22]\,
I3 => mantissa2_carry_n_2,
I4 => O(1),
I5 => \y[21]_INST_0_i_6_n_0\,
O => \y[21]_INST_0_i_1_n_0\
);
\y[21]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"0020000000202020"
)
port map (
I0 => \y[21]_INST_0_i_6_n_0\,
I1 => \y[21]_INST_0_i_4_n_0\,
I2 => x(9),
I3 => \^y[22]\,
I4 => mantissa2_carry_n_2,
I5 => O(1),
O => \y[21]_INST_0_i_2_n_0\
);
\y[21]_INST_0_i_3\: unisim.vcomponents.LUT4
generic map(
INIT => X"2FEF"
)
port map (
I0 => \x[9]_0\,
I1 => \^y[13]\,
I2 => mantissa2_carry_n_2,
I3 => \x[9]_1\,
O => \y[21]_INST_0_i_3_n_0\
);
\y[21]_INST_0_i_4\: unisim.vcomponents.LUT6
generic map(
INIT => X"55A9FFFF55A90000"
)
port map (
I0 => p_1_out(0),
I1 => \^y[23]\,
I2 => \^y[18]\,
I3 => \^y[22]_0\,
I4 => mantissa2_carry_n_2,
I5 => O(2),
O => \y[21]_INST_0_i_4_n_0\
);
\y[21]_INST_0_i_6\: unisim.vcomponents.LUT4
generic map(
INIT => X"00D0"
)
port map (
I0 => O(0),
I1 => \y[16]_INST_0_i_4_n_0\,
I2 => CO(0),
I3 => mantissa2_carry_n_2,
O => \y[21]_INST_0_i_6_n_0\
);
\y[22]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"EEE222E200000000"
)
port map (
I0 => \x_9__s_net_1\,
I1 => \^y[23]\,
I2 => \x[9]_1\,
I3 => \^y[13]\,
I4 => \x[9]_5\,
I5 => mantissa2_carry_n_2,
O => y(9)
);
\y[22]_INST_0_i_3\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \^y[23]\,
I1 => \^y[18]\,
O => \^y[13]\
);
\y[22]_INST_0_i_6\: unisim.vcomponents.LUT3
generic map(
INIT => X"E1"
)
port map (
I0 => \^y[23]\,
I1 => \^y[18]\,
I2 => \^y[22]_0\,
O => \^y[22]\
);
\y[22]_INST_0_i_7\: unisim.vcomponents.LUT6
generic map(
INIT => X"EEEEEEEEEEEEFF10"
)
port map (
I0 => \^y[18]\,
I1 => \^y[23]\,
I2 => \^y[20]_0\,
I3 => \^y[21]\,
I4 => x(8),
I5 => x(9),
O => \^y[20]\
);
\y[23]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"FFFFFFFF00005504"
)
port map (
I0 => x(3),
I1 => x(0),
I2 => x(1),
I3 => x(2),
I4 => \y[23]_INST_0_i_1_n_0\,
I5 => \y[23]_INST_0_i_2_n_0\,
O => \^y[23]\
);
\y[23]_INST_0_i_1\: unisim.vcomponents.LUT3
generic map(
INIT => X"FE"
)
port map (
I0 => x(5),
I1 => x(9),
I2 => x(7),
O => \y[23]_INST_0_i_1_n_0\
);
\y[23]_INST_0_i_2\: unisim.vcomponents.LUT6
generic map(
INIT => X"00000000F0FFF0F4"
)
port map (
I0 => x(5),
I1 => x(4),
I2 => x(8),
I3 => x(7),
I4 => x(6),
I5 => x(9),
O => \y[23]_INST_0_i_2_n_0\
);
\y[25]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"888888888888888A"
)
port map (
I0 => \^y[22]_1\,
I1 => \^y[21]\,
I2 => x(1),
I3 => x(0),
I4 => x(2),
I5 => x(3),
O => \^y[22]_0\
);
\y[27]_INST_0_i_1\: unisim.vcomponents.LUT5
generic map(
INIT => X"FFFFFF01"
)
port map (
I0 => \y[27]_INST_0_i_4_n_0\,
I1 => x(7),
I2 => x(6),
I3 => x(9),
I4 => x(8),
O => \^y[18]\
);
\y[27]_INST_0_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"FFFE"
)
port map (
I0 => x(4),
I1 => x(5),
I2 => x(6),
I3 => x(7),
O => \^y[21]\
);
\y[27]_INST_0_i_3\: unisim.vcomponents.LUT4
generic map(
INIT => X"FFFE"
)
port map (
I0 => x(1),
I1 => x(0),
I2 => x(2),
I3 => x(3),
O => \^y[20]_0\
);
\y[27]_INST_0_i_4\: unisim.vcomponents.LUT6
generic map(
INIT => X"1110111011101111"
)
port map (
I0 => x(4),
I1 => x(5),
I2 => x(3),
I3 => x(2),
I4 => x(0),
I5 => x(1),
O => \y[27]_INST_0_i_4_n_0\
);
\y[30]_INST_0_i_2\: unisim.vcomponents.LUT2
generic map(
INIT => X"1"
)
port map (
I0 => x(8),
I1 => x(9),
O => \^y[22]_1\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity affine_block_uint_to_ieee754_fp_0_0 is
port (
x : in STD_LOGIC_VECTOR ( 9 downto 0 );
y : out STD_LOGIC_VECTOR ( 31 downto 0 )
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of affine_block_uint_to_ieee754_fp_0_0 : entity is true;
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of affine_block_uint_to_ieee754_fp_0_0 : entity is "affine_block_uint_to_ieee754_fp_0_0,uint_to_ieee754_fp,{}";
attribute downgradeipidentifiedwarnings : string;
attribute downgradeipidentifiedwarnings of affine_block_uint_to_ieee754_fp_0_0 : entity is "yes";
attribute x_core_info : string;
attribute x_core_info of affine_block_uint_to_ieee754_fp_0_0 : entity is "uint_to_ieee754_fp,Vivado 2016.4";
end affine_block_uint_to_ieee754_fp_0_0;
architecture STRUCTURE of affine_block_uint_to_ieee754_fp_0_0 is
signal \<const0>\ : STD_LOGIC;
signal U0_n_0 : STD_LOGIC;
signal U0_n_12 : STD_LOGIC;
signal U0_n_13 : STD_LOGIC;
signal U0_n_14 : STD_LOGIC;
signal U0_n_15 : STD_LOGIC;
signal U0_n_16 : STD_LOGIC;
signal U0_n_17 : STD_LOGIC;
signal U0_n_18 : STD_LOGIC;
signal p_1_out : STD_LOGIC_VECTOR ( 3 to 3 );
signal \^y\ : STD_LOGIC_VECTOR ( 30 downto 13 );
signal \y[20]_INST_0_i_5_n_0\ : STD_LOGIC;
signal \y[20]_INST_0_i_6_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_10_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_11_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_2\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_3\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_5\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_6\ : STD_LOGIC;
signal \y[21]_INST_0_i_5_n_7\ : STD_LOGIC;
signal \y[21]_INST_0_i_7_n_0\ : STD_LOGIC;
signal \y[21]_INST_0_i_9_n_0\ : STD_LOGIC;
signal \y[22]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \y[22]_INST_0_i_2_n_0\ : STD_LOGIC;
signal \y[22]_INST_0_i_4_n_0\ : STD_LOGIC;
signal \y[22]_INST_0_i_5_n_0\ : STD_LOGIC;
signal \y[30]_INST_0_i_1_n_0\ : STD_LOGIC;
signal \NLW_y[21]_INST_0_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
signal \NLW_y[21]_INST_0_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
attribute SOFT_HLUTNM : string;
attribute SOFT_HLUTNM of \y[20]_INST_0_i_5\ : label is "soft_lutpair8";
attribute SOFT_HLUTNM of \y[21]_INST_0_i_7\ : label is "soft_lutpair7";
attribute SOFT_HLUTNM of \y[22]_INST_0_i_4\ : label is "soft_lutpair7";
attribute SOFT_HLUTNM of \y[22]_INST_0_i_5\ : label is "soft_lutpair8";
begin
y(31) <= \<const0>\;
y(30) <= \^y\(30);
y(29) <= \^y\(27);
y(28) <= \^y\(27);
y(27 downto 13) <= \^y\(27 downto 13);
y(12) <= \<const0>\;
y(11) <= \<const0>\;
y(10) <= \<const0>\;
y(9) <= \<const0>\;
y(8) <= \<const0>\;
y(7) <= \<const0>\;
y(6) <= \<const0>\;
y(5) <= \<const0>\;
y(4) <= \<const0>\;
y(3) <= \<const0>\;
y(2) <= \<const0>\;
y(1) <= \<const0>\;
y(0) <= \<const0>\;
GND: unisim.vcomponents.GND
port map (
G => \<const0>\
);
U0: entity work.affine_block_uint_to_ieee754_fp_0_0_uint_to_ieee754_fp
port map (
CO(0) => \y[21]_INST_0_i_5_n_0\,
O(2) => \y[21]_INST_0_i_5_n_5\,
O(1) => \y[21]_INST_0_i_5_n_6\,
O(0) => \y[21]_INST_0_i_5_n_7\,
p_1_out(0) => p_1_out(3),
x(9 downto 0) => x(9 downto 0),
\x[9]_0\ => \y[21]_INST_0_i_7_n_0\,
\x[9]_1\ => \y[22]_INST_0_i_2_n_0\,
\x[9]_2\ => \y[20]_INST_0_i_5_n_0\,
\x[9]_3\ => \y[20]_INST_0_i_6_n_0\,
\x[9]_4\ => \y[30]_INST_0_i_1_n_0\,
\x[9]_5\ => \y[22]_INST_0_i_4_n_0\,
\x_9__s_port_]\ => \y[22]_INST_0_i_1_n_0\,
y(9 downto 0) => \^y\(22 downto 13),
\y[13]\ => U0_n_0,
\y[18]\ => U0_n_14,
\y[20]\ => U0_n_13,
\y[20]_0\ => U0_n_18,
\y[21]\ => U0_n_17,
\y[22]\ => U0_n_12,
\y[22]_0\ => U0_n_15,
\y[22]_1\ => U0_n_16,
\y[23]\ => \^y\(23)
);
\y[20]_INST_0_i_5\: unisim.vcomponents.LUT4
generic map(
INIT => X"4F7F"
)
port map (
I0 => x(0),
I1 => U0_n_12,
I2 => U0_n_13,
I3 => x(4),
O => \y[20]_INST_0_i_5_n_0\
);
\y[20]_INST_0_i_6\: unisim.vcomponents.LUT4
generic map(
INIT => X"B080"
)
port map (
I0 => x(2),
I1 => U0_n_12,
I2 => U0_n_13,
I3 => x(6),
O => \y[20]_INST_0_i_6_n_0\
);
\y[21]_INST_0_i_10\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => U0_n_12,
O => \y[21]_INST_0_i_10_n_0\
);
\y[21]_INST_0_i_11\: unisim.vcomponents.LUT2
generic map(
INIT => X"6"
)
port map (
I0 => \^y\(23),
I1 => U0_n_14,
O => \y[21]_INST_0_i_11_n_0\
);
\y[21]_INST_0_i_5\: unisim.vcomponents.CARRY4
port map (
CI => '0',
CO(3) => \y[21]_INST_0_i_5_n_0\,
CO(2) => \NLW_y[21]_INST_0_i_5_CO_UNCONNECTED\(2),
CO(1) => \y[21]_INST_0_i_5_n_2\,
CO(0) => \y[21]_INST_0_i_5_n_3\,
CYINIT => \^y\(23),
DI(3 downto 0) => B"0000",
O(3) => \NLW_y[21]_INST_0_i_5_O_UNCONNECTED\(3),
O(2) => \y[21]_INST_0_i_5_n_5\,
O(1) => \y[21]_INST_0_i_5_n_6\,
O(0) => \y[21]_INST_0_i_5_n_7\,
S(3) => '1',
S(2) => \y[21]_INST_0_i_9_n_0\,
S(1) => \y[21]_INST_0_i_10_n_0\,
S(0) => \y[21]_INST_0_i_11_n_0\
);
\y[21]_INST_0_i_7\: unisim.vcomponents.LUT4
generic map(
INIT => X"4F7F"
)
port map (
I0 => x(1),
I1 => U0_n_12,
I2 => U0_n_13,
I3 => x(5),
O => \y[21]_INST_0_i_7_n_0\
);
\y[21]_INST_0_i_8\: unisim.vcomponents.LUT6
generic map(
INIT => X"AAAAAAAAAAAAAAA8"
)
port map (
I0 => U0_n_16,
I1 => U0_n_17,
I2 => x(1),
I3 => x(0),
I4 => x(2),
I5 => x(3),
O => p_1_out(3)
);
\y[21]_INST_0_i_9\: unisim.vcomponents.LUT6
generic map(
INIT => X"EEEEEEEEEEEEFF10"
)
port map (
I0 => U0_n_14,
I1 => \^y\(23),
I2 => U0_n_18,
I3 => U0_n_17,
I4 => x(8),
I5 => x(9),
O => \y[21]_INST_0_i_9_n_0\
);
\y[22]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"B8BB8888B8888888"
)
port map (
I0 => \y[22]_INST_0_i_5_n_0\,
I1 => U0_n_0,
I2 => x(2),
I3 => U0_n_12,
I4 => U0_n_13,
I5 => x(6),
O => \y[22]_INST_0_i_1_n_0\
);
\y[22]_INST_0_i_2\: unisim.vcomponents.LUT4
generic map(
INIT => X"C888"
)
port map (
I0 => x(7),
I1 => U0_n_13,
I2 => x(3),
I3 => U0_n_12,
O => \y[22]_INST_0_i_2_n_0\
);
\y[22]_INST_0_i_4\: unisim.vcomponents.LUT5
generic map(
INIT => X"B833B800"
)
port map (
I0 => x(5),
I1 => U0_n_12,
I2 => x(9),
I3 => U0_n_13,
I4 => x(1),
O => \y[22]_INST_0_i_4_n_0\
);
\y[22]_INST_0_i_5\: unisim.vcomponents.LUT5
generic map(
INIT => X"B833B800"
)
port map (
I0 => x(4),
I1 => U0_n_12,
I2 => x(8),
I3 => U0_n_13,
I4 => x(0),
O => \y[22]_INST_0_i_5_n_0\
);
\y[24]_INST_0\: unisim.vcomponents.LUT3
generic map(
INIT => X"41"
)
port map (
I0 => \y[30]_INST_0_i_1_n_0\,
I1 => \^y\(23),
I2 => U0_n_14,
O => \^y\(24)
);
\y[25]_INST_0\: unisim.vcomponents.LUT4
generic map(
INIT => X"0078"
)
port map (
I0 => U0_n_14,
I1 => \^y\(23),
I2 => U0_n_15,
I3 => \y[30]_INST_0_i_1_n_0\,
O => \^y\(25)
);
\y[26]_INST_0\: unisim.vcomponents.LUT2
generic map(
INIT => X"E"
)
port map (
I0 => x(9),
I1 => \^y\(27),
O => \^y\(26)
);
\y[27]_INST_0\: unisim.vcomponents.LUT6
generic map(
INIT => X"0000000800000000"
)
port map (
I0 => U0_n_14,
I1 => \^y\(23),
I2 => x(9),
I3 => x(8),
I4 => U0_n_17,
I5 => U0_n_18,
O => \^y\(27)
);
\y[30]_INST_0\: unisim.vcomponents.LUT2
generic map(
INIT => X"1"
)
port map (
I0 => \y[30]_INST_0_i_1_n_0\,
I1 => \^y\(27),
O => \^y\(30)
);
\y[30]_INST_0_i_1\: unisim.vcomponents.LUT6
generic map(
INIT => X"0000000100000000"
)
port map (
I0 => U0_n_17,
I1 => x(1),
I2 => x(0),
I3 => x(2),
I4 => x(3),
I5 => U0_n_16,
O => \y[30]_INST_0_i_1_n_0\
);
end STRUCTURE;
|
# For complete documentation of this file, please see Geany's main documentation
[styling]
# Edit these in the colorscheme .conf file instead
default=default
comment=comment
comment_line_bang=comment_line
number=number_1
string=string_1
operator=operator
identifier=identifier_1
stringeol=string_eol
keyword=keyword_1
stdoperator=operator
attribute=attribute
stdfunction=function
stdpackage=preprocessor
stdtype=type
userword=keyword_2
[keywords]
# all items must be in one line
keywords=access after alias all architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is label library linkage literal loop map new next null of on open others out package port postponed procedure process pure range record register reject report return select severity shared signal subtype then to transport type unaffected units until use variable wait when while with
operators=abs and mod nand nor not or rem rol ror sla sll sra srl xnor xor
attributes=left right low high ascending image value pos val succ pred leftof rightof base range reverse_range length delayed stable quiet transaction event active last_event last_active last_value driving driving_value simple_name path_name instance_name
std_functions=now readline read writeline write endfile resolved to_bit to_bitvector to_stdulogic to_stdlogicvector to_stdulogicvector to_x01 to_x01z to_UX01 rising_edge falling_edge is_x shift_left shift_right rotate_left rotate_right resize to_integer to_unsigned to_signed std_match to_01
std_packages=std ieee work standard textio std_logic_1164 std_logic_arith std_logic_misc std_logic_signed std_logic_textio std_logic_unsigned numeric_bit numeric_std math_complex math_real vital_primitives vital_timing
std_types=boolean bit character severity_level integer real time delay_length natural positive string bit_vector file_open_kind file_open_status line text side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned signed
userwords=
[settings]
# default extension used when saving files
extension=vhd
# the following characters are these which a "word" can contains, see documentation
#wordchars=_abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=--
# multiline comments
#comment_open=
#comment_close=
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
#command_example();
# setting to false would generate this
# command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
# For complete documentation of this file, please see Geany's main documentation
[styling]
# Edit these in the colorscheme .conf file instead
default=default
comment=comment
comment_line_bang=comment_line
number=number_1
string=string_1
operator=operator
identifier=identifier_1
stringeol=string_eol
keyword=keyword_1
stdoperator=operator
attribute=attribute
stdfunction=function
stdpackage=preprocessor
stdtype=type
userword=keyword_2
[keywords]
# all items must be in one line
keywords=access after alias all architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is label library linkage literal loop map new next null of on open others out package port postponed procedure process pure range record register reject report return select severity shared signal subtype then to transport type unaffected units until use variable wait when while with
operators=abs and mod nand nor not or rem rol ror sla sll sra srl xnor xor
attributes=left right low high ascending image value pos val succ pred leftof rightof base range reverse_range length delayed stable quiet transaction event active last_event last_active last_value driving driving_value simple_name path_name instance_name
std_functions=now readline read writeline write endfile resolved to_bit to_bitvector to_stdulogic to_stdlogicvector to_stdulogicvector to_x01 to_x01z to_UX01 rising_edge falling_edge is_x shift_left shift_right rotate_left rotate_right resize to_integer to_unsigned to_signed std_match to_01
std_packages=std ieee work standard textio std_logic_1164 std_logic_arith std_logic_misc std_logic_signed std_logic_textio std_logic_unsigned numeric_bit numeric_std math_complex math_real vital_primitives vital_timing
std_types=boolean bit character severity_level integer real time delay_length natural positive string bit_vector file_open_kind file_open_status line text side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned signed
userwords=
[settings]
# default extension used when saving files
extension=vhd
# the following characters are these which a "word" can contains, see documentation
#wordchars=_abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=--
# multiline comments
#comment_open=
#comment_close=
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
#command_example();
# setting to false would generate this
# command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
# For complete documentation of this file, please see Geany's main documentation
[styling]
# Edit these in the colorscheme .conf file instead
default=default
comment=comment
comment_line_bang=comment_line
number=number_1
string=string_1
operator=operator
identifier=identifier_1
stringeol=string_eol
keyword=keyword_1
stdoperator=operator
attribute=attribute
stdfunction=function
stdpackage=preprocessor
stdtype=type
userword=keyword_2
[keywords]
# all items must be in one line
keywords=access after alias all architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is label library linkage literal loop map new next null of on open others out package port postponed procedure process pure range record register reject report return select severity shared signal subtype then to transport type unaffected units until use variable wait when while with
operators=abs and mod nand nor not or rem rol ror sla sll sra srl xnor xor
attributes=left right low high ascending image value pos val succ pred leftof rightof base range reverse_range length delayed stable quiet transaction event active last_event last_active last_value driving driving_value simple_name path_name instance_name
std_functions=now readline read writeline write endfile resolved to_bit to_bitvector to_stdulogic to_stdlogicvector to_stdulogicvector to_x01 to_x01z to_UX01 rising_edge falling_edge is_x shift_left shift_right rotate_left rotate_right resize to_integer to_unsigned to_signed std_match to_01
std_packages=std ieee work standard textio std_logic_1164 std_logic_arith std_logic_misc std_logic_signed std_logic_textio std_logic_unsigned numeric_bit numeric_std math_complex math_real vital_primitives vital_timing
std_types=boolean bit character severity_level integer real time delay_length natural positive string bit_vector file_open_kind file_open_status line text side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned signed
userwords=
[settings]
# default extension used when saving files
extension=vhd
# the following characters are these which a "word" can contains, see documentation
#wordchars=_abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=--
# multiline comments
#comment_open=
#comment_close=
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
#command_example();
# setting to false would generate this
# command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
# For complete documentation of this file, please see Geany's main documentation
[styling]
# Edit these in the colorscheme .conf file instead
default=default
comment=comment
comment_line_bang=comment_line
number=number_1
string=string_1
operator=operator
identifier=identifier_1
stringeol=string_eol
keyword=keyword_1
stdoperator=operator
attribute=attribute
stdfunction=function
stdpackage=preprocessor
stdtype=type
userword=keyword_2
[keywords]
# all items must be in one line
keywords=access after alias all architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is label library linkage literal loop map new next null of on open others out package port postponed procedure process pure range record register reject report return select severity shared signal subtype then to transport type unaffected units until use variable wait when while with
operators=abs and mod nand nor not or rem rol ror sla sll sra srl xnor xor
attributes=left right low high ascending image value pos val succ pred leftof rightof base range reverse_range length delayed stable quiet transaction event active last_event last_active last_value driving driving_value simple_name path_name instance_name
std_functions=now readline read writeline write endfile resolved to_bit to_bitvector to_stdulogic to_stdlogicvector to_stdulogicvector to_x01 to_x01z to_UX01 rising_edge falling_edge is_x shift_left shift_right rotate_left rotate_right resize to_integer to_unsigned to_signed std_match to_01
std_packages=std ieee work standard textio std_logic_1164 std_logic_arith std_logic_misc std_logic_signed std_logic_textio std_logic_unsigned numeric_bit numeric_std math_complex math_real vital_primitives vital_timing
std_types=boolean bit character severity_level integer real time delay_length natural positive string bit_vector file_open_kind file_open_status line text side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned signed
userwords=
[settings]
# default extension used when saving files
extension=vhd
# the following characters are these which a "word" can contains, see documentation
#wordchars=_abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=--
# multiline comments
#comment_open=
#comment_close=
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
#command_example();
# setting to false would generate this
# command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
# For complete documentation of this file, please see Geany's main documentation
[styling]
# Edit these in the colorscheme .conf file instead
default=default
comment=comment
comment_line_bang=comment_line
number=number_1
string=string_1
operator=operator
identifier=identifier_1
stringeol=string_eol
keyword=keyword_1
stdoperator=operator
attribute=attribute
stdfunction=function
stdpackage=preprocessor
stdtype=type
userword=keyword_2
[keywords]
# all items must be in one line
keywords=access after alias all architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is label library linkage literal loop map new next null of on open others out package port postponed procedure process pure range record register reject report return select severity shared signal subtype then to transport type unaffected units until use variable wait when while with
operators=abs and mod nand nor not or rem rol ror sla sll sra srl xnor xor
attributes=left right low high ascending image value pos val succ pred leftof rightof base range reverse_range length delayed stable quiet transaction event active last_event last_active last_value driving driving_value simple_name path_name instance_name
std_functions=now readline read writeline write endfile resolved to_bit to_bitvector to_stdulogic to_stdlogicvector to_stdulogicvector to_x01 to_x01z to_UX01 rising_edge falling_edge is_x shift_left shift_right rotate_left rotate_right resize to_integer to_unsigned to_signed std_match to_01
std_packages=std ieee work standard textio std_logic_1164 std_logic_arith std_logic_misc std_logic_signed std_logic_textio std_logic_unsigned numeric_bit numeric_std math_complex math_real vital_primitives vital_timing
std_types=boolean bit character severity_level integer real time delay_length natural positive string bit_vector file_open_kind file_open_status line text side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned signed
userwords=
[settings]
# default extension used when saving files
extension=vhd
# the following characters are these which a "word" can contains, see documentation
#wordchars=_abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
# single comments, like # in this file
comment_single=--
# multiline comments
#comment_open=
#comment_close=
# set to false if a comment character/string should start at column 0 of a line, true uses any
# indentation of the line, e.g. setting to true causes the following on pressing CTRL+d
#command_example();
# setting to false would generate this
# command_example();
# This setting works only for single line comments
comment_use_indent=true
# context action command (please see Geany's main documentation for details)
context_action_cmd=
[indentation]
#width=4
# 0 is spaces, 1 is tabs, 2 is tab & spaces
#type=1
|
------------------------------------------------------------------------------
-- dma_if.vhd - entity/architecture pair
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.wishbone_pkg.all;
use work.dbe_wishbone_pkg.all;
------------------------------------------------------------------------------
-- Entity section
------------------------------------------------------------------------------
entity xwb_dma_interface is
generic(
-- Three 32-bit data input. LSB bits are valid.
--C_NBITS_VALID_INPUT : natural := 128;
--C_NBITS_DATA_INPUT : natural := 128;
--C_OVF_COUNTER_SIZE : natural := 10
g_ovf_counter_width : natural := 10
);
port(
-- Asynchronous Reset signal
arst_n_i : in std_logic;
-- Write Domain Clock
dma_clk_i : in std_logic;
--dma_valid_o : out std_logic;
--dma_data_o : out std_logic_vector(C_NBITS_DATA_INPUT-1 downto 0);
--dma_be_o : out std_logic_vector(C_NBITS_DATA_INPUT/8 - 1 downto 0);
--dma_last_o : out std_logic;
--dma_ready_i : in std_logic;
-- Slave Data Flow port
--dma_dflow_slave_i : in t_wishbone_dflow_slave_in;
--dma_dflow_slave_o : out t_wishbone_dflow_slave_out;
dma_slave_i : in t_wishbone_slave_in;
dma_slave_o : out t_wishbone_slave_out;
-- Slave Data Input Port
--data_slave_i : in t_wishbone_slave_in;
--data_slave_o : out t_wishbone_slave_out;
data_clk_i : in std_logic;
data_i : in std_logic_vector(c_wishbone_data_width-1 downto 0);
data_valid_i : in std_logic;
data_ready_o : out std_logic;
-- Slave control port. use wbgen2 tool or not if it is simple.
--control_slave_i : in t_wishbone_slave_in;
--control_slave_o : out t_wishbone_slave_out;
capture_ctl_i : in std_logic_vector(c_wishbone_data_width-1 downto 0);
dma_complete_o : out std_logic;
dma_ovf_o : out std_logic
-- Debug Signals
--dma_debug_clk_o : out std_logic;
--dma_debug_data_o : out std_logic_vector(255 downto 0);
--dma_debug_trigger_o : out std_logic_vector(15 downto 0)
);
end xwb_dma_interface;
architecture rtl of xwb_dma_interface is
begin
cmp_wb_dma_interface : wb_dma_interface
port map(
-- Asynchronous Reset signal
arst_n_i => arst_n_i,
-- Write Domain Clock
dma_clk_i => dma_clk_i,
--dma_valid_o : out std_logic;
--dma_data_o : out std_logic_vector(C_NBITS_DATA_INPUT-1 downto 0);
--dma_be_o : out std_logic_vector(C_NBITS_DATA_INPUT/8 - 1 downto 0);
--dma_last_o : out std_logic;
--dma_ready_i : in std_logic;
-- Slave Data Flow port
--dma_dflow_slave_i : in t_wishbone_dflow_slave_in;
--dma_dflow_slave_o : out t_wishbone_dflow_slave_out;
wb_sel_i => dma_slave_i.sel,
wb_cyc_i => dma_slave_i.cyc,
wb_stb_i => dma_slave_i.stb,
wb_we_i => dma_slave_i.we,
wb_adr_i => dma_slave_i.adr,
wb_dat_i => dma_slave_i.dat,
--wb_cti_i => dma_dflow_slave_i.cti,
--wb_bte_i => dma_dflow_slave_i.bte,
wb_dat_o => dma_slave_o.dat,
wb_ack_o => dma_slave_o.ack,
wb_stall_o => dma_slave_o.stall,
-- Slave Data Input Port
--data_slave_i : in t_wishbone_slave_in;
--data_slave_o : out t_wishbone_slave_out;
data_clk_i => data_clk_i,
data_i => data_i,
data_valid_i => data_valid_i,
data_ready_o => data_ready_o,
-- Slave control port. use wbgen2 tool or not if it is simple.
--control_slave_i : in t_wishbone_slave_in;
--control_slave_o : out t_wishbone_slave_out;
capture_ctl_i => capture_ctl_i,
dma_complete_o => dma_complete_o,
dma_ovf_o => dma_ovf_o
-- Debug Signals
--dma_debug_clk_o : out std_logic;
--dma_debug_data_o : out std_logic_vector(255 downto 0);
--dma_debug_trigger_o : out std_logic_vector(15 downto 0)
);
dma_slave_o.rty <= '0';
dma_slave_o.err <= '0';
dma_slave_o.int <= '0';
end rtl;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1573.vhd,v 1.2 2001-10-26 16:29:42 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c08s10b00x00p04n01i01573ent IS
END c08s10b00x00p04n01i01573ent;
ARCHITECTURE c08s10b00x00p04n01i01573arch OF c08s10b00x00p04n01i01573ent IS
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for i in 1 to 10 loop
next when i > 5;
k := k + 1;
end loop;
assert NOT( k=5 )
report "***PASSED TEST: c08s10b00x00p04n01i01573"
severity NOTE;
assert ( k=5 )
report "***FAILED TEST: c08s10b00x00p04n01i01573 - The current iteration of the loop is terminated if the value of the condition is TRUE"
severity ERROR;
wait;
END PROCESS TESTING;
END c08s10b00x00p04n01i01573arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1573.vhd,v 1.2 2001-10-26 16:29:42 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c08s10b00x00p04n01i01573ent IS
END c08s10b00x00p04n01i01573ent;
ARCHITECTURE c08s10b00x00p04n01i01573arch OF c08s10b00x00p04n01i01573ent IS
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for i in 1 to 10 loop
next when i > 5;
k := k + 1;
end loop;
assert NOT( k=5 )
report "***PASSED TEST: c08s10b00x00p04n01i01573"
severity NOTE;
assert ( k=5 )
report "***FAILED TEST: c08s10b00x00p04n01i01573 - The current iteration of the loop is terminated if the value of the condition is TRUE"
severity ERROR;
wait;
END PROCESS TESTING;
END c08s10b00x00p04n01i01573arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1573.vhd,v 1.2 2001-10-26 16:29:42 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c08s10b00x00p04n01i01573ent IS
END c08s10b00x00p04n01i01573ent;
ARCHITECTURE c08s10b00x00p04n01i01573arch OF c08s10b00x00p04n01i01573ent IS
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for i in 1 to 10 loop
next when i > 5;
k := k + 1;
end loop;
assert NOT( k=5 )
report "***PASSED TEST: c08s10b00x00p04n01i01573"
severity NOTE;
assert ( k=5 )
report "***FAILED TEST: c08s10b00x00p04n01i01573 - The current iteration of the loop is terminated if the value of the condition is TRUE"
severity ERROR;
wait;
END PROCESS TESTING;
END c08s10b00x00p04n01i01573arch;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
MTx74qc81X5nbc4ALB/V2VIThLW0G8D7PyrqVUOVmfJ65Aa9SBPYax0vmKJ3moW1keb0relg+mIQ
1DeMVtpPHA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
jrtK6PqztpicFmnLyxr08n2pt/JVES9YIEELt9I8W+jobN7JgJq0xprKtkY8G02rvkAqYnZGKw0J
7lDXy9sXvtckk1KKE+etxYdZCx1pz8DyWnBX8JQUxijXrIWw7qQkD0xRcPzRcK0KSujeTu2JvQLs
WIIdmqU2TZshZNrpVSM=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
quAwgsO3RkVJdTXEcd/aoOba/jD7hHk++yZw3kbz7Vg1guA3ch9m7XMYotpFppYft0Vu5h8Gqiwd
5UnxAGcqigvTXlTwxUwdinrS5X+QW8yrPLuqbvfKZeoPAMsDrrx2bSw5VFPaDM72nHCxeMNb4ocN
P+aorqJBA/AaaA95QCXadEHLJTHGwmc6e5FdFPmor71VvX7Bo18OzpBTdWz9oq/XM7Krz6NLs1Jp
n11cRcgi8NBJXyUyxo7NKsav0IvD5PxvZHexH2Kt0bzmMHQniFQbF3YSVPuU+Pe6xPEQfmMuietd
cIa3c60qrx/LdJLfWh2Dy/oPeVon/sN21E73qA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
M1fXhaI0CQwpnXx5zFjoe1xUOpdp4Dx1cZD6YVCbS8tmqHlAmKMabfDgBB8UH0COqC0GwEOWfq73
cLEmFr/BvuWhQrF0Ishr36cLfY1vKyLYWpsIvSzHa6zEXRN0EIikUAUM3O8c9KWscHizcDCOg2Wa
0O8bXbJThj0EmUWNwHI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
FLJojS7UDmuZZ618zX9SiqwVyuuwEBosb+i37no7HU0OVpItRJy9xah3+vDxoZuAePwDI2xciB8A
MIsTGLVdvHAeiFWKpEWOgeYXwL6E0z5JZDSO/DKnRRBUtJHvelKzANG+f+8QsyF317zkuu0V4bvn
KtsGydj3Yx2sBDw5UZD0gdxwaBpc1rmwXKG/z9o/8ff6Rm2F0uvlftKT8oWdb0wV1WoaXa8H7eu2
86yp5ikNpZn1Yj+mVUIV24F7KghvhLsfbBGIIWmYpJYpu06gF2vOSWpqp87yagvGFHHUKxCbEot9
YIerx/ZusZvs8rcqPg3v8cWEEuO4cdLbCC6NvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 28560)
`protect data_block
bCHA3aXT3AOhcE6UIpTjI8IWUWqZ/si8tb+S8JhkASO8UF6Di9IfbQV/QxpZK0hsd7c8/B75JzSN
FYxGtij4qVsHcsbC3o05i3/5ucl9g3zOruh+N1SJW/6lux+AmnQ0Y67hnvIBuau7FEKI1RZJsIP2
DCOGzcx/ickJKbBCXKwWyrzjXbcSICRcQZ78heITK9xNJVImj764zO74HxhLX5wno5hu/phuc76x
ZUWky2YI+2SvS5ylh8kTXnQIPaumXGmMO2fs7uunPEUovY0C4HFRW6ASOn5dcnNEv1TSD35He58E
mvmpU4f6F6Qbir/sORufLa9I4GJHbN7Y6B0o0KvKwmj7W4XcTN6n/xhBaU/UNCaxC/VP61HfLYZc
OGmZbeT79T2VePxJmj8pr0JC9XukB2osbXeHu+XCaD676+2YSBE9FEEBv/4ygwGQzAnaqnTkD2Ri
qj0bAcjDaiSX7V7SN+BvmJQWlL5TAjyaAuKAznqbWNGWtgSbBvBEUBKXviIvEDJnKOFH9sieEpd3
K34PVgjuxgeisn3oXpCMmFr0Qv0TjUW2+cg22HCjvH7sIBZmZZAiTpvVSnxkCocznHO/UJLzYV6l
PeqxzvOOFNvEKFWhEcauke+1EWaUNVIfyBZUZpswFtZ1nWGVyd+BIYKj6N3EPbIo+LPx+Z+g/Xdt
h4Ek+/TfQs69LuzTGuG4IDfdNilTA6NKMnlyLOcdx/jvRXj3Zsc1Aw1U+MI47vprTWsdKIc8pV4k
VGALcNdW6kI7cmSX88zBo45ZZjeghcGODKgQK+TMRNkvmbWYWbqdfmZGgMWYQO7oSLVz6CxR+Biu
TgIvyNAPLBk/8lXNGI7Tez9N+R4zNuq3YZZFesOCLBWmLb1HZ7Lqt0HfcElsRYOu2rfjpQWyDc8q
RQhKmlyoPQe7ACgN4iCtAwS3ahXS81whCYB0MTc2O7h4oqMFicgBwDUTN/2Ok/neiW0qQINLLsml
EUWT7cAMo90GCwJkMX0gWVL2nCM9tG9sSupBcC6lUF4doIvutRCsjhjufVc8VgQQ/PYVksYunQXa
k8CmnFA+DDHSFsxC5ab7cHxl3HiuRjnus1/AEDSNq15wADtGVFiXlJeeweNdKRI9zGUurmXcRL41
v2CDytXUTwFKNSrIxdNCX0Z1oR6x5EBqA5wOM1CNcNPR4jCYYAdkgje5VZK6lbmc21q4dSXUMTsB
6zZ5mZdx4MWzkodR0V2qUhfRXcwv8D1N4Y0NQMMqL5rXb/Cry4leNZ13/XUq/3IlkfwkMAFYbnuX
B6WerFqjlbTZyZlQM1zc07xxmrqw163h9RtDYemEpxFxY2EtzVQkC5imsG48ciMqweDJe7/yQlX2
7EavdrXrPkX9GjJHW5QRo2LzkDLgxtfeXj+zyGM3hJcZCWutCY4phamjMviJq7psIxcJkiSmPEFx
0+Nb0Y8Qn0v8iWzbuV8+uQV0t4uVOLT/GcnKqjFhtwHp+ynKuEjWUiB6v03/SfvzmiclSto+Cs32
x/6HSn3oKvC/IlVEGPFUGyiKkhoOceKxk0bofgoNZdZtAqAgBz0dfqVk5Ucz4+IX9hrAkXVP+zVM
lOlpiHPO4MnTrRXPOUy1jYeHue4ez7gnwNYWZbu1U+keR+Cw+JE2F36GxsH+HiWqQekBSaZl+pUT
508Zdm4jQLD7puTIGiYRrR04IvuUP5dtjkJ7xBpaz60MvE3WlZ/zC7o4/Rtsb3lm9xgpchM4hZki
wndokEHl+bosZf9GHv28kzlSgMTE3J9DZAn2bQ07Up8ARNkTtpMJcdIAOmIOYoHUoIKL3suPyePD
bQvz0Y8FGE6u6YBnQ9w4q3EW6VCSffSv2COOdnUbSnq942Zj1gIoy4P0/83rZJ9hoGEL5Mu0Vbmt
GBjLXkNo2H5Z8Q4dCmU25UNPJQtyuPqiQ+0fvYUe9v/eJIImB38uZkOBaSa0bw7qVHN6SgHQd395
fvfSxCLHWj5aWme7OwBpNdIeyHDUNvs9YbHwbnhiKNw5KpCThyUkQ1HQpzMRi8gW7H8N0eIuzZAC
jWuyqx7pIv9d759tWAA54YV27rtfU+NR0AwMb40pJ/UQTSsylUr7ejbbHe7cSszWpnL7K8geVSwv
FxsHB/PaWc+VP1P09EyQvb3XdwoOo9dFvrQpfV80pTeO8KkXvoh6L9EPg/pTl6XQLdqkFuYrLuOG
vzvRVywK1JG83AfikEzryAPoB8hUNumD3JNIPSiLTDVDCyg9KrPIpY5Sf6jDhg+v67cbRnqFqDvq
Bn4vYS299rDZUsYDrD0JOrsgCfdbC/Er1i7/9wZFwvzsrOZilqk6Bb8h1nbegPXx/h3Efv4jSjVO
lT1nXMiBSZUIUPYh3jRqCC0uOGkIxKmZcLDNFE0R/PphysFfxzdyS8m6poBe9sCidFtO0LFacrKl
nSD/6gNW2cvAgfxYBm8rGCQ/pTJ4qUyuFrbYJfqcQBTuO82kSEWAgdTlasKWQHRg24hit0Iamuhu
G9fALcJemOx+au2J8xGzX8hkdTwaCwzs05YBDS4A36HCA14nIqN58u2VU8UaAsQonUYrmZnJygca
ZdPbad36nKqt9GD9gV1esSj/KGOLH9rUz3e1f3VG4c60EMAr6HLMza59QyWQhWr1rjUp2uWMwibD
6Ejo/m+VVQWqnUrtJPcubSPvHef8TPN98QgeWLQ3rXpdyER7lm52tPk7ryZ8Sd7PyO+UVntkeFbi
F4etCOtPHRCKzEUmMB+yaJBAv9P06mPqqCQXk6TLn2d8ijp/tj9pm25HKkTs1wWxcHGiL1oVkdlY
vVRqaWdyxVlX4Ou18pti0tb2dkWuYCBsTwBYXRIIe2og+pimVh8MkrMjwRN+MsXQX3yvhCNVCN2i
TfDBulwwGl5vhBVLJ3GDCCW7oNleOBAjEILNfuFjNt0a9cwfO90NcvarOdMkBfc1V5hwUCnsdKDs
jLkekne6k30E/PVvAFSzQdCZC3ksRwrttv36TSS8b6a61crdwxmPJskyWnbSBz7Mr+p2A9DmMf7m
SNNsKHyuWa9YpCCnE1DBNb6m4DeeJnJaB0GVQSK5MODi7UleXafrEBEOln26hcmcxClTTWmyV29h
8/53uAkVrqLTer9+KbJBIUL7R5TOiNswDp9smhU/b7wMkOrIHUyrdQFE6nVEWKhDZ7tWJi2w8yIY
xCiv7sY+oO6GPWHsN1XrSiW44BdZrhXVy2x/4Pe1ZOmVSS0Bc5/UAO/cUQY8Rcjj0HzKP2YgShZt
K4xkmvhJc7GN5t+wukMDoCH1RwIONJFtolPrDuHt3X1fj5dZB82X8tVZpd3QlMnuIgv2u/dbzQCX
/t7yAWPTTNYVAMQz/9B+CBBqBXwkItwF2JeBN2G+KCKEDKJcKBNuksqd3KYEXkXzKURqrM3nYY67
lDa16/mcvkFjrTzgyoXjnqs+FZZVRbaRq3rn8il2IUO49JD9SW5QZvfYwP079PJCwdNpdvBkrOm5
ShHUUfv5cTwMg6Fambishg7XA9qg2xZTNgNjGJdrgToCPf8paxDfQkiEcCLVZ0dKhcQ4aAyTd4OO
zspNaUkBpuheUd68H0kajGWKkHKb2dm6g9kQ5EEFX6t8Bzvx/A297X6DvrrtxTZZVNWlMg7eD0Fp
cwlMmkl55rFePjMoo/2cQyc06nvuAFzgl637OgItZy8McsEg3rOr6c9bLAyRDXebepMyN0I8R6gh
gm3Cr5YNzvJ3wQaSpjwnt2RXxlISQlZd579Vr8QyrNbGbSvARIAsm+YpQnsNzqZHs2/f0kRl94Ry
QZi15YZKiPBZsHuVeJa6Z11WQZFfDjzgCw6gUwgZcJ/nFXrcRQGxeRbozonXr104PwtBt9Ou30Rx
gRvxzqR9Ny+i/TFpo8+/xTqKQ0/oInkz1K1iBZgb7EQzpMzXUluP2e6rGIkYo1d2HQAfbPos2c4Y
/lVUhYZSga7NXZHrudvzMQQY0OMoxFxapZOb607sy3h0SUvcDPuVuj/iFH4wG7mbu0ck9xIt4Ni6
M0eqrB6AfAEBxHNycFSPYgTZDGJoa/s9HQRHtSX1NQ+GJHcrKnklk/XoD+hIP0IlKUMUqISQL329
AEtV4D2O7rbMxWS+bcjt6IsnhY4Z6zJHxFu2nm+Si3he9vQKnA5Ldvefm2t9cwviWJKgbsQiwHDg
qSOelqegdAmxwoM4YvkHXzIB9N27dRlNXWTvnjHpcIvqEpSorRZUijwgtpIgQrTd7ibXJUTrz7A4
zcSpZ5FDoEzNhl56b7+0KHxr1+HNZde7qkhDMPPmU13vln9EpgaVUFgbhkaud/QKUaHN0yB6S6qM
PPdxpN+34aMkDEjHL8iMM18QXBhEgI4EdVDcKwJXFxU9ll2kBILPtngJLQ1VpAE/lloNct2921w6
CPrO2iJJHsVOmJvqnjd5Z2uCTYIU1mhfjh4LR2l6LDmPHiWh3XMPIRQ8KNYlLRhCF4qpue2xO2fT
UU3ya1xUKrkm0RRcDY87yAnhLJ62TM0zvAdJLFZbx4+1KiEczYNIUR+kJzhdO3g21++DPSaZBwIq
b5xZkeXc6w6cixgaiQ5C5mbfI/R/mlSGJjLnG+5514oK490eJoa0ClXYw5hp35hZukhPrCAMRob0
0k/+oAE/8vhK7j/A0c8hiLC5XHAkKh+YNU3GbiVc7c/K8EuZBjem71OAEnHkFOKr6n1K4Z60Imr9
gXy/+nj8XYq4etM8MTg8Ve+fR0nwmAzSgYj43Iv+bqc9+6ZpvqLyroM6R7+VJzklOErAtXq6g0AK
DdvPBGtyZ1JkoCUQ6RUl5uQb6lZtKhosILJL5E1DM08hxidQwlh4GktTeRrkTfBXOIJitl8yd2mU
Hkh9BaxDs8sJ0jQBAi4noJwGlpI3K+Oi+f56kx3YznYBF5BYKURJYEYEWNGcHdJZoJJK2FHK9aCC
prnLhND8XKeVM13ddqfzODPYj7O+nmvv9G5rrd7O3zsFYwDm+Or1tbjxyoeBe/JbLpBRuziuXgtO
Ma/L86RbkBdwzt5hfUDPc4mIo+2ZtRWKQ9vOx02Fjl143HSwPBt5UQRbfqA5NvVi1j012zRUC4HV
ZKyF4yAyqo00/YFxh86MghhRxlXhElhdr1vpclxw8LdBBOQYPtmhUqkcFKa9zLjYhVLgER07wTOU
pCIyV6vsHEJ2T0iYfkwmIyhjW5sx7YOMX+qg/8xoEDWTk32IoAq6/k0ArGDPQSrX4hJGPcmkiffZ
t+8xtVMFhhgFkGcwxle0NsSutgkDF9FYvTM5t8Ba/qA3sm+SVi74/pCG7/m43CKQokZUdt1yJH+m
lvGZXzDRcGJGElipHwB50i7Ah302qVOoDUF48Hvf0HX+EMbd5DMGngt9Bn+eOztwtI63I6ib45ju
zBk6fan0fDHODuYEJGHFsYKSSHDAhA9oUjAw+9U2nB3IUFCtbW4vkNUmvZvZZR+cUIA7R/PEfFx7
rEP8hIBPvM+3C6GyZR55rt71D/lcKkWmq9rSN9tvRhFt5m5WD2PWFNYllbxMQMkba5XZkgitlQgp
NMBGAANAFmnz6+78/FaA7p/LY8qacGkxLPrdVmd4c0wlIYyhiaR1kJvIb+BFWMD8os6JnG/PnaO0
wDkjWbTogEfX7HnJw0qYbaEGBOJOzMjr2+TLGso7JPmCq5LbATab0lhZsMxX9itRTrW5tYchsLQC
U8AIH96E5WVq6u4hKX6CMjU5Zg1tMjY1tJKBRtpUslQmMUGEArY65Ehe3lwFMnKQAN6Mr7WwzQO9
8oVrR9DSGAgZNxFY2WbufheKt5aARKPnU/w1maTIDNFR+JbVkZcYTF5h0D83j4xdJzcJa9dY65o1
/kW551JxLSic7szjxn5aoYzz1XeaecKWWv+y9wI3ILvGMAZdN+x7J2FaeR+6zVnwDJVqou8iwZNA
Q1L1BfO+WYnWaIkuu1/XX6zy+4NgYCUuu+0glngU+Gj0Qybxr6/r2FFdHZ3WiiQ2mZ7IAmKtP8IQ
2EZjgGEWJ2l41JewWKVqmHAoWCbdXz/6YLkmKvsYWZpXJr7aZu6NJbauLnOCA2Mom0/jCT3y5LAd
J6FzycwJX4O5TBHlcmbbKLJoTPy1qNZm7KbZbTHtFf/3iKEimcOHpzujoR2K9m2c/j4nT5LkCovf
IQCrSMC1oL+Q6gLBWRh9bV4wu8K2hzYx0853Jl6ID0wOCxInJO0g7FUgQMYhs4LMFNhliSEmnChj
1mTRIDb8+KraGFw/8ONgVrB3Lol9UKdEVgAq6JTZGeY7r7IfT1YCSsNHBDpOOt66ULDUT7epr1Ik
RBbpA7JJQoPn3/NaTdyJ8lArObuLL8z+1EAOaNGlDmyZj/nlkI9kZ4IEqSfzEFa1RstTYCTJvyiI
gNeWeRdcNw+caUZLK6cYj2Gge2zhHqPQ4curuNt32308dMovDHG3AGs0Ykb4QHWYQ3RkyqzzolW+
xsho9L+5QgHXuk3UKqjDDCLJIyl7d061rWFNNaYGQXlDTp/ovUreo2MEJXsCS9Q3/8YUPIL/dTVH
H/+47USw+fNaf4vxpPrEitw5bQmXc8iqCCx0SMVheO/JKFAbZsauOvCw6FA6aq50OyV6O7mbzl5O
FPVfQ8uK/1IccLHfZBzOxy4nSk7k1OWFtKh/GMxuWS44IdomM4ga0Z3m1rpK+UwYlC7QkyRPLLte
KdTeRcl6/cvZUx7xEgOmsMfJ1ol5ZwAtuiOT5RPWZiPLyKa5oiEtoR5lUvi1YqfG+7pEoQJl87JY
gwsPj/MfKdVwLRkqTHv/6egDXguR6gQsH1BVZXDwv1idGofhTTBIIjo4/grYNqZLCPZSAIUxcRAl
mBhsBQMB/2o5XcimFm5qkGupLZKZyTjFiFXCAtAWp97P0pjgNtxUHfWfFB3rulWwI+v04Pk2rQaF
MfmoHcpmO/AB+2wt0uLur4deP4OfLOY6FauKZSdwErM+BhZIgD226+ZOh7ToHg2rVNfvY7l6dPuJ
+UYYgXfuaD8lXc+uww0fXTTnBE8pIpJeh+QI6KW1i77txtHnJAdYto9g74LbQS9liDUFjN7nM+Jy
EyL6kFDPjmwOzaJ9Vxy5iuDbneaudKM7djGje2jpLU/9BedjHNds/VjnK2Om+UPZr2HBIgBakOsX
JcCSZGTQT3u2HP9OgGt8UY+Mll8axhvicsV3ntvWHCheFqOjQ10y/N/5xHOPXG2uZ2hNJtQ581GG
vlLdv5esAvgNaNsEkNEr+A6Z1apFhG9Sijs/gyZTzxty2L/CUE2r1MHUDc+E6T0zg22HLgGv4AWX
kx3ZQzsU0a74b7bJ87mBnYT5tkq/8DMPvPIDDr581ZNPJ1INWSg/Qo+WWShLmKBSNabIAQyYfJFN
BN4CKVQtBMk3I1mr3GWNcxwxrnimaK0JtbivIntssH1QMQs2uXHK7/ilDVVLsD+NRuhv8Gp+BMNy
LZTVUYK9WKUKP+LDvkWvtBCtohQ7elxXj3ph1MjmbcaVbe0BwpGohRbUIacR5yrGc2xiiq5WM6lq
lWfvJ5GyU+XP0f1+4ZtzsMINW/h8g560RmAV/JAzMeC4MyfqwyXLJ7YxqEcLE0/6amo/BDhShXDr
JR3R0ovWz9ijXTQA4+1cLPs2qW8ykjRwo2jWJAS+AaYrxZSFgOJDoHjtrfx0w21gHHrV2hGCjtDT
ISpLwAYR1YU0rlVvbaetKhAXdlGbTNbAuyKQEyOWpPhYiQ56FaJpXONroBOYdo0ld9imhEhTRYLO
aP1KR42ztP9KH3qi2RN7ncsNPPr59G4zPMs+IBFcaVW8cxsETfxTbk96ebXat8UKyjwUsqYZE5s+
22EyZAnwdeyQklhVAwkCBWC+/efYoz9GK3gAt5nifony/f3UECO4M2zmrtv3A0ToBVTHt9ZUTa48
Pr9DY6GQxHmJ7XKzMCTc9ypTdtzgWqShiJCmktYzGZ/bGR1ixTfPJOVoHrzYCjeoT5ZzxSM/CdT9
LrCEEIuJo9Um+KPESWKnaXU2TGjfM/by/Wh0Kwj80Ub1Y7DqXgASaToq3y37q44Zgh7EmgrBnJo1
3ENkjdDmbsvcm/G5+hHeXX1cEPrQIWbgQKntrPXkuab0xweP4Cj/LMeDYqP8eBmvhp//+e7CjdxK
L/NOB6nlbSs2WjDZTF1WtuOyOfWRtXJpKwo+dkXTOQ8GZV8KRnm8HgHxhb2rthrgYEa9vrwQTUBE
mExV989NUjRtHKFsj6pPxd5SkZyAA037RK2HVZSWw9CSuLF4d3l/UgA07o6LKQNmyePYOtLQdS5m
SLWigX3gx2S86OrrkHrVcUf20UrAqwMM7fsURMu+Exw7SJq/oIjEWQNhJ62Mi90y/u5Z8VmWqZrL
lMXt/KruC7TnhPHacrjdmUlOcSZlc01CgJyp9FtVD3MiavTaD5DLyUZGKHmo6Cumh2u4gzgIOE+w
QH2mVip4FYqPjCvcQgLwjQgpo2vRUwlbdSO+kosbAHPO98AtGtox6ZLgGfXNCtSDxpCmhJfnakbQ
zYS5F+fTAuohsh7NBHm5Xo8awfI1kbW8xdPyajSrtwRdOlxrOnD9MZ748wSjNP4s5CbjOBh6gjNs
zvDfnAzErI4KIx36QiFsysR+dFVYuYEFxu1wjarggYWPX9CCST2bKeZ9OEdy3gjyAsmfUL80XPoA
rHxqpC/tOvO0vF2Qb2r6dq/0TKBKTvsKRsQnsczEUeHuTuc5lU24/uid0i63YivfJP8MKyS/guoz
Jv+Dd89cVQ1lJDq1DSkz5uVNgiztIO2tBBfS/uihfzRNsGJRr9MVsGkX+x7/ocGdTZ3bNAPsEGl1
TZm5oVNp9mpafZYlB6MDQQYJ8WXN+WQWTPGgy6uWHoheCG7dTQ14nQyNTczMtCn9rSKAsgv4W2IZ
VfXHLztbJxaH+c8WDQ8KKwLGQ8ZkfwpInT3JS/H+m3Il1/QM1PCWVOSMKnPR/u1uNHZPet3IItmw
4i01VdoUKW/bSsHlldAees21ex/QPOoak6aw9Lx+UEWWbCiaxYfv6AaqCr9ACyii6iT9zCZ5EOce
Jx5dXRte+2RPIzRvmiXp+hObksL54jIbr3ccNPpXJPOLw67QWdI4+L3faWitfDu3ST64fr3qmlBu
90LVVXiSPdjRQbbhP566+5CrxTyZUJfFgIsPVx18vJWtKwnBQAzch9U7ZgJ3yhGMumkcD3dNf1Gt
StSAgqAGdfuAQX6M0oULX6Lj/ePYILiabmTFf5yII5tQI5WCJiPcC9QS0P8ppa8m1/VxpB8nQhIZ
RHWNJwMh85E3Wrx2LJSRSPOTgqyCoD9n5jy+7hsZVzQd0aHbDDZygy1bY9N0Ce/Hs4pYe9sRmc20
cZpazQIgt8TDfcN1kYHevFJI9+cnSB6XKnTAGajqscQG9yzOYZEvsAx/R9BoO7TxymvKO/DRStjp
ki8xhDYoBmaIVtN9QnnIfJpOjqcVnKhmbiNIZvHbT1KLwGxCaNdVrOFjJfCGHfp6mOL9uwpFK3zS
lLJ5UxVoZopk3433pZzm6wbrVtsE1GlBjdApmsuSmTEFqzfGU/0Mdl1dNTN8VZ9McRCBPEuPDf9Q
YJu8/3GDr5ek402wKo2oPtID7rfW16JpIZSmyOtFoAHR0UoZRvBNLsg+uMlK+eCAEwWSnFxLLtbu
LLevICzDAD23it8/O8l3v0+FPx7gCjS8qERW9y1yl12LR2V7VXH/ICwgKzg2ILvazw3MRPhjwrqL
JCr2uSO8Ei07SAIgSnQ4YirjTLFFrfMtZedDgPiMYp0bU8jV1hBOmbT75d6pNYoRkG1qYgTALwha
/OGVKpLQheraOji4+BvUZszRZuJXwEnzxIHDOk+41FOBPioN0RcT/L1tklfVBQEUMIvj73kn51Nt
mpc4LaUhScvSfSlAVPdkixDS+CZEhIaRm5h+uWY+2e0zBfV36vVOnZCO8NnHvc7jYAoCM74yanSR
S7VQdq0w05//20echebkOCKoni+XHayVU6QSEfTIyXdQDVIygCyPl5inmux/t9gEcdbDytxVceBg
hcjXLSg6BWBTiV0I/+53WWVPIbryPotxlNGJVKxk8wG0vuYN9KfEuofIMAAt94gGr09JN4AAPOWS
S/VtZoriqK4czY10ceBAg9yvQQG5yrbM+JwYzLlvaJZPjgdm2zY/tCGYhbxBZjyv/BZzAqWP+1/a
A2tt8jeauLzZJJPWbgOolr+2ukt1vWkpshhp5ZNMZ2Yd3PNmDmTXfb1zaoOrkU1KlpOVRgNquPpu
q77rzkzCVUF1UGL1/+6PmUJKtPX3otbAA52uJqiv/VrK9fsV8mNTDSiEOxJWtFlZHzexR7Kpq2bM
df3LgMgopGMwF47U4pI+uNQRIqOv6pNXdxpuZ+Tl5ecFhKKYQCon6tFJx3a9kyTwxcf+z08Bs3Sh
lGH3n98MwvaI7I7e5jrWM89cfLy/GSgKKHoSya7q2+PYI1dz+Q9peMLxgxuYyrtkqCELx7o1R1iR
SCFk1X4SBYGpbrJaFHpJcgKM+9Jr+ulywo9pEeeugHBKquLPVGPeSk2gxgt4ZddPMlH5nsOP2Rhn
rjToqQ0sgo3OShH4ZbgMs41OmyWl15r0Y2l/w495H5bPPGT4opyClRv73nqzpyIDiaJj67V6CyTP
fwAkF50byK6YUv7aPXPByi/aB+tNjDrjG8UGnkdRy86cVFgE5/n3O0DoonvdjdQ4kBwTFgDXkQrH
C9ojO2qRkTUQo6ZrGnuhn19nEY1ltv093bf2JYX3DsFHyrERsHFlhOHPbALf6SjFHTev7iw0dTx7
yBZONBuf44ZC7A6o65bKLkyz8sqaOp/7q3QB0Dzoz78pAyn/rwD3VdxfYOsE9VEW7C6vhcUKvswR
QIS04rwjgUd87x4GJSix2Q1H60lAy1LYM8Dm3wa5OAOO1wY+EbyAFFWN2Rxsp9aM0LQnkR4KfPDZ
Puz+FzoyZlsyPQzl/hlziPxPpyAWQyD5VH/1eCdjgXuQatYkcKnhm+KQisjO40okdgzHJ50pHYkq
AfhPbABRFMI95YywTNDW/RRLO/GEkvu4VPWHvxaQjl6Rgc5/DV7caxq1bL9XOVvU3G5pHoRYsXoR
7/4s0uDnu6Ec0Fiqh/zS1x0OnM0RruRobgPtxYNWtIVBA9GRKBHSAgThpecL+hR82oMsGGCm82sX
b/NEmLNI4pfUNtG7WxL5UJoxkpSPoL/I6QAZTxfHDgwzNptIUgAApIYitP4PO2/d/TEmD/lekSmm
JvdlPfKd/xJm6D8qTgurSPRffCr1KwQTaRUFt5BJAmhDrUp3jGNIRkkPChPg+pGI+GZdqctCIVUg
LCdRaF4JcNzhXHYlTKvpgoQX98LTA9A8Y8czDpqDqDNGKetHd5k7lmN1goyk36+sr7ezXd83vP/7
nHPZ4KsLEVpqOZJRSwbOIk9/S8NcoMqEhkZgBD48zWw7x7TUjt4QA+IwGumI+EkMqqpuVjNR1ykJ
wHjYRXZ1JZWG2ujQNBLiFfltn1AB6vvUtIl3iZafITbyRvu8WjVelhhjE1cIBMZWt7f1oeK+QozC
3RKnE8qQMO3uedNX2agEZwFaukX/2dx8QTZE/iQmWbOrtjq3EBIodY+4WRtyV2gD3W218Pwk6tBv
GahemURjEOkJGEhfnAptn3qKV0/wRHLge/vfaauhlzEoaVCG19YGZ0Mctj/Z7ao6zH5XRtrV2QH3
oKvvuOQ1njrmnNj08n8apoWsNRs3nt6pgf+yqD+vfqumY+jYy1BPpbkEhcVIJMp0pcpPWA4CI08a
zq0o9KSbTw9ANsVLYc0j1088sxckm0D281S2N9YOg4A7mOapZwCWozlve8Lkpph02KIfifk2hR5y
1oEmLyqp4X2Gxl3qf+EjrgBMOSaCu8hb3JhRtqNe15oMYwrnDlfIIHnG0c5gnNrI9QgjTdHTC6GR
dEWBuXRs5/1KHh2s13FfuJH2bNQpOUrLLiijLA1rdDyTm3E12OYNXwAg4q21sNXqg6t2LYFHUfyn
my/a0Si5nDPJ4xyUsghSYmEYKre2bIfeLeJtzB0H3EXKTSD1Ce8X8FkvlTRxps1DvBa9EFidqxpl
PIabzuRbSJ1a9MbXtvDAbSYgeDSq40/yHrfpSsyAqtVxnqxdnUTpSXOW5iqjq1PY34ylooY0ha14
Qq6dOdB4/0MhEp9Yfxshsf3I+gceu1Aa4MdQbf1sHXPKp6Zv9CyqpInhnS/yRstMLjsLGKSd15kn
GKx37nKcV0RXB7GTlArQUDtVgrjlZz/N9+qSXEv5SvtttKFJZLyceAGxcvKYxVb38AwCorn6ji9q
EPpVo5tBuVQ0pVSJnRgfaOeoQVITL/3JtZIDSkmN9WixAZntRU0LZ1b3kfN/1D2W1FnqDvFLl4U+
n06y87kHp4BaRFkZvrfG5XxPRRqcGmvtWLOq8A2cPK+Agh/uoO3kk7JDNceizqFW9UgE3MH/X629
HdCmnpU6KnffexbMrJKTeTmg6GO8q5tQoNxQTBrcYFtLGwTwf/kRxhiudKYBwbQylxp1D6dUxK++
+qiGtN2OVOFH4oL0w7t+mNw9P4JOw70lL56SfLlE9Cx8FjkgNaMcwrAFtl/eeno2aUil25I85Xes
cEJNJ0W+72OPFfUSgnxZPUT7p2Vgbb3Q+8kT1v4vHzZ7vmZPKHitLjhKjDWBrg5D5vGNw76e8wgZ
AcIdTR0hjEwDH8JJbv2A0Fj2RDKNypW0dEZQR49yyLZC66KZIERlAgjs/hOi+j5lS/vX6v3zo/pS
N878JhGgw6RXjCBAHHGn0F3nlWgTfcz2QFJFbTRmMfPW2xb3T24gLn8SqHD9s7Y9xrHGUgClxNwt
83cox3ibneJxzdS9Vf068B8lt1O+/G27fVDp8dtoUDeOq1zsoj1byOGQP+bfDTmA/Pv6VDuShkY5
D3pmZ7+i9+Ur3Kekdjk+Feo7ufc8rTxaVxr2n1vUqIDhFXY9X0SqfKrz7BzHRMt3Mol6Ft0FVq5X
PyD3ZHCXobjywV2jK4lsp2BWKRxI5E5Onlw/z9B1GivMlUrjGwsLr5QJhONf3HNQjf0S5B73Iltd
vkrKK4cGjdJb15T/dgqkspevhSq7MGU2Nml9aRyw48vME6OuC5Yava/pVseUit7GnQy/WuEDTEDw
zHeYh90qMtHEPYwFOqy2dk2ChMPI0R4Nlh87rvbpT7cGdQTaravCC7/d+R+SUy0ivbNNYqBnQfup
9Qcl5zqevapPHWX0LapF3WhuuOCLlXiXALzZoiN3mOEqITMdCRHUZdcb/HgGdUoXldHwBUfqI02k
jTIbm6Fd/2pvJcVYnvIlzr5vgtwxq5SWj4VVnKv6BG0cl3UZsw7nK6Nq4WBODttxP0/AU5no1pm1
bDggPA9yhjFrBhwLhdvMvqgm1z7Xziw2yScFHHKws1fb+PpiFJUve92rkSQsLjXom5QIb4FNtiZk
VhYNOqkc4QFVm2vliszN7wAfft+NAPlqc0hrwX2Dyy5nFvnNqmWL6DTfl8EVWvWkmOXtoLCY2DSe
TabUfn8rsQIBjPYgVTWqTcwvb8izgJPdNzhQJPdM/B9wMytVDeiyLvf7jInbMoTpzpuIYYjBkb+O
4r6E0kqJhUAugzfOozDSdip2v7ZJanP/jvy8+RaUPUmW5FGsB9Mf1/7PfCalici6AjiJh20paR1F
sT/60SAqSx2CWST0cUR/O7UwrTpOem2qVF51FBYZnACGaXNan0MyVOf26w29c+A7AVGZe0jIs9nQ
D0qlxBSB78XIhNoBJKNDtgrhwr698eQ4cuhVKdOL0yiEAljbzvEHVGjb5f4Med4WVS7Gby5A9qUN
T5++hKrccrEQ1RBd9R/eF/k1qXMNMXWRtFEuMELsD6s81Mz2+ohJVWGYGrEi8UnvEJgRrBCzVWEI
irejP92YDq0Gx+ZMvdpAbv/FulBEBsBhndd5U/vW4XUKyuunrZqLLs/6vJfGeT6ckJ840g0MCq/N
5QqHT9eB1tve4U7yWwidSTyi1lRnzeGI/GR6LxK7y0sinAKP32jfc9MCaK3vITowct9u86Esmb0C
fV6Er0sga998U+sHk1R+penhKbesMVNMXI8I1/YRxqCBgFr5+AekGywCJilAXR1K3u0ZhR+VGNFl
qvjqySfGKOuAonuyAOreS+sorOfQlYu/ii2PDSsH5rvSb7lXPlG7t5Pog4FAQkkUGSi2xRkcpOIg
7bdREjjoCHeqe42iuF4obBITodXvlKkiP4td5kGTwam/GuzWJ5WoCKPv3YyWW6xHSEgqKjhU5DDS
lwxh2XTa727rdpbOzO0lylnTdRHWcRLZq9XWL5CNrT/OzxEcl5Ii06tFC4YvD3FsxPGyrcBQ5dDB
zhaeBHvEbxaLcVfLo5HW3wdTueqkQS/Myr9DkKQ7gVUsphDLMcKSQaqNUjpSplX4CbqPkx8OipYf
GTQjC9WuDRYeKIm9dXR0+pHwMUjGfrp3/tEl5hLFGFmoO9DqlpqnREtC0yaJtPPdOHsKHKhFL8jK
FJKUhVhWsVMWfg/QGXyUgU4+f+vyEyRM9c5CpuT6dNrJOM/YkGan2hs+lmnny0kG6VVL+xWw6WY9
CvwUEiwmr5Ywc2rPRsn2VoKpDr+mF5JFh5sOwXyG6A3t1iQYGBU25OnEbZAKS7FkBD0l4Z2g0uaT
Ysr8RXJnpFqHlwSa5j7WSJY2At18EwAxYceufb9kU0f/ni4SfH+flLJ1xE7D+k2YQfb8ousOeS8z
otFAgbVwG94Bgfa3nOdFxIdxDX8L1V9z9Ud3eJWPmbR3u1gtiQvp8QNBF+P2MBAGfMgwh447DUV5
84CPbDpW03+B6QTgehi/bVo1TG94KrPIyxzwFBMivdON68599qnT3PFFZEiAlG4AJK2XrqJNECKb
ueODBp8ghl/6ziu3nTt5nKkrXZdzLedkiBrekQm+yk6Hi9wHY2fshrVdZaqrsosvok8w50nBWDQX
BHTe0lGxL8GiUZnqd7vLJNN0HDRfdXRezdSARLVHZpZkLISO2GYgm4jNk4w2uF4Kf6e0JD0jtMmK
tLSNBMCjL7xqgZm2WDnv6qmi0GXvaJRqHvT10+6zt9dIk5yJNdlzqHUpfGfNK2hdE2y8DR3xZw/B
FfLgoqK9Ab64Vs08a1NpWBEPpZHMIQW76eOCKaG1RlVs1+xgrO6Ot6FXZ6rEgmmYyXKlPzV2qL/i
damp6SFyjpgVPP2bHcL1jb5Yv/ZtudI1sutqFgT1zOaYmt/TiZWk7YWKIjjdjuKuwXhge7ftEKXW
O66j3TJO6RrVWUhFYKlLF1/2pJkdWk3ydDojgrmeASXxwMeop84cxsI3ZScUWe+f+pi143OdOGJP
ejHgis/xbmi8fKUQKWZSHSQQ8KbAwS51rlJ6pmJvMWUCM9q6/8M2Imf4eEQ5ySBDPruLSPfZGQZi
R3ymUZ2GXhgp2Fl0SESOAACveT2AxVySUeE83nxREp2BV9G+OwamM3D4SMN84Qbh5TLRLCoV/Ho3
CeHMDuh75lbZVJda61yqvFOAWG30kOxumyV3u1iaZy6nF//7jU/4bmwthXNXqMbrghMD/whCUdHz
8/LLxn01vsxFh8jiX7E4O4/kiBPXAlMJpmVu7sFTi80VVLUuPEeh5tvw9AzvkWL7o1+vjyGvb4d7
/E4My+8fme3awAevTJm+dmsDE63KGp6q9sWFAPR8/wKIcOdZktOCRdrEzFtlXK+/FXWawNAnRnoA
D/do2uIfI7kR8xK6uNv148v6fcYoOE6hmh/HxrzkFlHu/x+tRuw22abyYnbeniTDmH1/XcQ25TA0
T9BlnV0pfV5HkdMYYUe4tEMndeoEenIkgAZb/Hu+qVejfhQg4VN6pCsGMDpYA8k+RAQUVKp45cUj
BQ3ixY6LZlUGydoFQPlUfoD7yNtbCKoA7BUy/HsS/BurFybG43RDr2AFHbyiyF7sptd8+K0D1a31
/gdXCEOQcFiYkrgYx6XGyo0eGK1xu0Ab6rvXgatQJiCzEgZsli+qcIEGVtYUvpsGesF0+YleVsSt
rojOit1M4KsL16xju4ouxJTLGFUm9ms78lwftK+jyXonbPNBeFSoHangO02FH7I7jj9Y/FTzZr65
uZHP03F0nLpiqAAndUhp/RLS5DLYq8FdpQnViZB8At6igSCIrePDaKS1xC3DML5wizrzpfartf/7
133GHVkTqlm3zqOiRX9KxielmFwOMXAHsZRjyhxwZhfBISbs21OMcz21giPo3Xynwqukr6DnGKXE
MUr2IxweXDdEgmfFTe3b8gBpdCHZAeKVMuAcPWPDrkiG25f6/pYXkt2dDN4Wih6uHb4aGAR8GlLj
z10+hnjY3g0krRZEUPtGgp6KQEHrTSZ6yn25s8GCrhwoGRZfhWnInXtiYHAvyFxx1636uQR+ONDE
4rW3414+EegOKyQcOMHOw5Unt7eSdOOOJe9wXFodhCvW62YlHAgu3fur7GKvee3kQqF8WGjFycNq
eHlHNnxl5tkKyxNg2W9HppDduNAgV/STsW2SIXfkImxMiAnneYpP1+ZYALhak7UVufl2Bv0Yevbr
EzYn/XH1b8uYQRV/yCNpjmypVOrD1f45lAiwzZPTON6bp0j9Dye+xxsRowWtyjKuIPo8QsYaLs6e
nebHcpL0u5as1+2vjhm6oJmrH1vtF0UYoVMQsIsBdZiJVprtO4PxbSg6wJrI+5+xl/XhM80RPBgE
hq8qiSyA+W2G+CMBZJ3kAoa+NnKRiMiDrzGA1Pf8xXp5lB3ye8LDihSLEg0YhVn1pqg6ZGBPcVXC
/eDozU/BKRIkxqiM9f4ydzL08yNfGK5SSxI0v8vdvK7oSGWdCVHQrwJtREWvYdGHEve8YnOUjAth
mynZ66NUGS1zczYZN1/9Rfd+vgJcRmGXb2iFk++cDQvgKUa3oQgrUgpEJe5/DBEPfzja9T7+tqfs
6IVua8pYUpQ1KHaZwUNs8deBX5NpnlNHfU9j+pM1R4Qg1AQD2TM3U+F0c1V2ewALUJyVoVIkWFuH
xnLn/7blBRtfL6+G6SjE3eiZHN4st9p+nv6+FuV/3NF1jso/l3wSD9WyllvIgaOIQ0faks7yx3U3
/RiEVGcLB6ygDR9hbqY1UlaSLU90brCBY+CWjp9YlMfeIYZSnIC23/SIB0otc26d9TDi0gtKxyyC
KGbDdOy6k233VNjlmo9Oiv+huvjRW2pLgVDmrYzVAFTgj0Rmvi+1bTuNKF3cFULSMa+yHUeJHPSC
U9jWktH+bZa6OGiqSc/a5vEgdbxY8UzSQWsbdrCfQcr+eGVJAZjc/+oJiB4c/uzMLIdpfymEdA2I
At/qeo+vX4z3TZVc1oFar3Os8aZH5Aj4Ijr7S2607F8xiyhu+6KKeVkQZOdZDmryBboDbkAMa+Oi
BS1BRMyF1GXW/krx7I8FmTGN8ofBmcIbrCj+WwTfJk0j3b9LA+a6MQV4lN9n8SARRrVyRgD2Da2k
2l+6z4xwqUfpztzeg7L1mjMKNPnU4rYDkDWHQ3QYC47KB4DSYnA+7U7C2eoaLRlurgqvIWcXNRZA
3864Jqpl7nwxdutddZ40uVo55nsRwtvgUlFcIuHKzeREMNp5J8rQyp+ccC41YWRfB8tAV36fgzTX
FY8Eut6ShQCpH/WDigSD3ciUdKxEqVaxmFhDGxxfTD7v1K60e0gGy69S5ttuRnp+wLfh9Ub6mP58
FBcda2gbxsUVN6FA9m9Vo12iJqfAhhBIl34MH3DtP3N169CmTTJlR+pD1HJMcsJ26C5riZ4AYxP/
ExLfvQI/JV/+tie1VpfYfbVGvMcLKA7Hfti5mGeFir9kIJ6x07Ndh4l1R2GGYIiCSWutY4SckW7G
1Cikp2zRpEP3imHRZeeRM5FCKH0uZ+7/a1D3PoqrzyEUuR1YAewkKizKR5MHeNHsLKSRHeOPSCrh
+vMZ0TNtCt/fBz++WGZsOXaiLE5/0WTfxZUDR9nk7oubvBP9SHG+YLsV/sl36rBB4pUAxRSH1KAa
YslXgEvH6byZWFINFrRYMi6m7jplUYLk8pDJyqooX1zDQl4MCCGc3DYHtfT5ojslzyM8xs8YRzxn
ZS+M3iRQf+smEYG0J0aszPd6F2kkOY7Doat3VZmGKJ8WZ2jHu/sbFFsz78JIBv9+sFTMtyVMzmga
9Jy9ta2WjLKurtDYW0MVUzMYZUU1gHRDYI+vlcJr0tJjtYovhP1nEz/Yc+5/KgN2B16YgLwnaEY+
G/VzVESnQXd8/9nn81Jmr+xzjWMQxWgGXSH2ezx3HmLKBGAzCrqjLtoMUeklhI+hiJr4m6oUcm/2
AdeUtwNTdkp1OkOSKJb0VuyF44Q1XZ+i0rHjOqdHKmBb/6vwao2qNXBiVZlzGjEuCwrqIhvlTRYI
ydsCp4N87LZBHC6PVZ/eyckG1QwaJdMPlPDyvnPDPEvYCeJtmzIXn6KBEpSw3dOwsZDVrH+hleB7
Bs7S5XBAv49AlAHG60T6bu1Aojbw9UWCizlxXgAYBQPsLiVVWuSNwNRvBgm3Jf5+4lSUubLZVIcs
wvbHK4/2BbNvDlFUisFxQxOdsWTJRN9mXGsy5WCotNsG8geoF2KhSFo84fmkCRCcpNPwLOtee0oZ
qFHG269DzMIOsA3K+sgrz0AFobyuNh5N/1L8d1nLYYc/Z1HvxXTgMD0HxBjT/9b53UB5vOBu/oA4
C70L+mq1vmI2NY+9Dwq1PAVyP+6P/FipPeEzRoIwvvECGqf35j6ohxJLx9gJ1kB0Tpor2hLt7KSU
yGznCvl4wsEGgJiSfQ+yx5GiN115b/OI6zE72L3av2eo/oAAK7tlmJmMOL1fNbhk/UuiD8Hgvv0N
b/oPcAA+n3xNfp7TmZnwKpykwgx3oZqanLr7n4gKFdhnAYEBe04od4nMF5ASl5utP8V54MF3kLDc
+pFx+YChr1lgxD2En1w1Tay8wcnjH+1cz/W+TohyzVW4Yfcp5oOhSnCv4af/64PjFxWzOp7Oq0TZ
A9c/AwIRdY21jsEqZyWJtD18HAa27ixhlOE+x4EmI78KRiNOD0GzYmbye9KI2KfGIRemvXDA0bpU
X6nIBj8apK1vOvUpkLDDMRkFYo5z20vrGJGa6POPq49QBP3UpJvikRGGt7zRyQKbW0e3R7Hn106J
4R/0M2GKybcMxuto95WB+AnCMet/6Nx49IkYXm2g7Y9I5ahN2WfF4IuV0nJn87uvEaDP/nqyzYCo
9NpCPD1C3Ny51C5QZoittpFgtaQW54YqpzxEjoGs+jGnY9NVuirP2mxWcZM9INsbXG2x6SjFQHD/
+AEOKlWpCMVwtDK02r0utxOURzABvOYN/7/+ERgfx6vMVFjpt25DtdatORNebWPKi8+c3AjjVwH7
G5gBfS6CmcOdC5/WcI5DWu/dRVkRtobk/48RazpkK2JZ2V9h3UGwv8yAsJ6S+l8E78TWxU1+MZdJ
xiun7df2HsZsgsi/E5SwSlQl3xbH/mMlDFBS0wqPUz+B+c0+dR6FzU1nCrqMIho8c8MfWlsm2y0c
+pq72A6dJrWeSyGGZMYFdhN/s3AoYGoZTLl1In87jEqPu6cuaMt5x3hqCJDsUgKcMYOLExqEu412
0TAJptXC/AWGRbq2EQ3jhPx9ayZ+a3qDg++cQSFl9uG7hGv+797sZ6d445BBYJQj8lBHgG++u0He
Qf4zsP9wPxIdrPjF1htC/v+tJO2jVOIIGwBm0Yklu7tNGVL/SWQpidacGtvVlXNH1vT9nPvjlslm
bPD2sGObailWPafs7O5BVlSaL9R7pVR19KS5twyrhDXmLRcMLL836ANILRwufgk/u24vdxqfS3MY
Qox4rVoTufLo1bDlFaDzSvRgTBdZ2RbIP0xuUkG8tMaZmtGzhsNLCzhElsjcL3XM6ciqRBmbxIx/
1EuKbamRHLz+lv2lerlZgFrQDa5ORyIf5Oyxw2lWLfd9Xc/5iuUod1gURrLc1j9KspzIjpFTEGTk
3I9APQth/Dg2WqJCVF4tPMqk3Wkfbv8fdabyw+KeKK3oYuioJRiY8ucCmauNW+N69aPNaqZ+AeLK
LIbfedinuQDahZE/CROrDW1LGOPLs8A5nzLBaq4ijJH5hRsj5A+VOTQcb4hD6IgBDdMtJKYgfnoe
JxuoGTTyLGtMpngnFlr6FYVtD52ms01Y1fIqGyKiHTq69wmsQkdA1cuGAqyAkexCYpRMp1nX/88m
FQM80YQOGpdxrX09aB6b4LsFiO724L4PwGbba2kXAU+Dg3hqCvzrgcExB4L2276Szh4dk7KIDQLO
2qiPS6pxZA5c71mrE8CyWL5HAFRD8RoDTqcDe7clvbmfinkPR1SsXymM+Bif3G5eWUS4SafQUN81
WjHlh1yBxXsnJC+PoWSzevcOEdqNe5IR+3tV9sJZBUao2rQcBCs+pI+warzcpsKacRBqcHlaHQPJ
wMu1Dqu3a6hX12EFMIY7acZlr79LK0MjEbzJtkvSJzC+3YHj11UuJjdKHJNfHlLoS53RNXzH581Z
DcsMg/QEtcoLXXvkknCeqgYEkRPHgZvoh5gy3WVYkVuQ/q9WJBQxDXGZ+29z9WHw5B7vvJYW7z9Z
/dY0VdJrsd3rZQCL4XI6RgriGI0cM/oZwyM5cjhBJ3SWgadB5hs5rfnaoPurv3C9zkMHiwOTydUm
VqNXX8zh1HxqG0w3q43QR79DMjvWqupa7lXNBX9d9AiFePmq9e5vchYb0oLy8gOtF6nje2iaYT68
bxcHwrpxrUwu9MSn0sJJVqvRalsZ8Xvhg79fCWK17sI38jsi8kgAdDaD2+tVmjljP/vgn5ivZAep
+cmuRBHXW5kanpkWEfX22Dge2W+kFldXbZdSknc3ETmLEjk7j6tN1OKyzA/bbRPdxry6yeoVlIJm
R0xJAVsMJAuxRUYu8oeSJV63mWcHUkaI43PiC2FikzYXLKn7VUjmvMRUQ1Ov6cwB4k5yCwzIfCvj
x5i2E0ZNSOdSZmNBuZ/X+1rCvwNLjTfWYK115Uaz9XxEFVb8ZRolmL+E5pKfMwPmI3Z+Pa11uhC4
wzmkZUiwvxHMmxfEVxg62SsYE0mZx+D8Sc9UlOlYVpv+7UL+O43cIjZLsNmG/p+fPjHylRbt3wmb
fW3tikycr34X2P8/TV1uXedD078KRDnvFsg5xQ/dQOFWT0VfMB47qEYErumKi3bXICUjTW3D5pCf
5ty5g2S82VVikC5GDXAqkVS6OsygvJis0uzqE3gTdyw2UiLB02F4Dw6I9ciTCn9OepGhRtx3qZmF
v7vDXriy7ZQEy1MFhHrawbgvYW2zf7ey4L0EZNu1q1dWwzjKaOqqgRUqN7xuBL6FGNtiu9lyM1mX
fUtN2NnGM8OuPUOddclwd7eRInAl7dm1uq3wIrp2fC8kqk1juZu1rT40imArk8Z/5d3CGxQuupto
T2e1O1ptaS0TLT3tgUoR9jzWGocc53pjRh0zj1eQaQgFATI3O+qSShMNqXJYwmdrLT7hnFXqI548
wXM6a9Ngs5tf5nIvV94D1Im1iFgECNxMQY58bTvHDy83FQieeRN6Lfy/06fDkMW6YE2qaAvFFuQV
+Zey/R6z0CMZOnTeo3FTvAg7xUJbgVmv+zmUTQnhp6kmgkr71IHSE/qgwAbJlJmRqCWbsq61hTEi
geKWdQ2HnJHU7z/eoPQhn5qhWkep3F7Hk5Ddz9uzyi78zDEfVGkqQY/Mh5In5Wi/bQaEGKDp1B/2
JEYIBU5VI7owUhdPhnk7Z5Qn39onEganeIRzEGn/9tK63QHLCQCFmiK4x+/ms0wK78wSpuuExHQK
wPtfFoRADvVmJGHBdgCeoVxivJ0vzXUGAnujZIkYqq7fK0ey+fQpC2CZxUVnpSd3h6/6fnHrZu5X
c+B1JLqyxQrrElqxTKV5gpJwu/TIuDzvC67s1Al0yg5kZpTxu1bJ/DMtZ8bpnIA1U1eDOFWMw8X+
+E6Szin5TZCRxP3pGHXkCvN3Em5OfN4ypp4rd45zTGyim/YsKIxaJ+S2ldZrxiwzO7bc2tldRiTq
2KSy10h1tSPo9zZ2yV9axCDQ+EgX3SZMpZrcnzuCpk4u+xcjtQxsHUuJleR76hJs4P9e3RjA2NqF
0zZzCBoXh8Ck9aWCAGaTgS2V1yO074UjulFdG2zXM4fN7D6PsRxfpibjlVlsj+bB1xsUoLLMQkYx
OUPy2W8hZ0IQE++kaL6ag+6jaeQpX39EEYlFTARlFlt79/o+2ghC1iwXYGocZplkQZO30HUZ+lmr
zW/hsZZyjCxob/8v+VJI6RFY5lh9A8hvJFkgVE99SypupqR4d3uklFXGotO7/UxN9WLdxciHcFvU
nRf9EXVhiQiu1mKp5qWzccNf0N5FjHixFklHwnbP+qd4ULCe7jD6xLjFvuCbKnXcBE2NFLUonWK0
Hx9P7lLFP6GVtPEPaYBYX95LCRn1bN1qeKMWi7WaZaS/ebudtIjjbQRLM95Oi9q9YsWbIDJn/PGB
LIVTYIzYQYM5MeloJukyJ0rz4MV55zp1nR2Qnrqas9y3dWZY9jJHCafLd6wtXiD2KU/X1+gDgfnj
TiS0oGuLmG0I7i+HtQzMIACvlLBgvnXQc8rc5zTBfRyZtCN3eU3QxF/7Mc7bqNKA9L+wP83KN7j+
D03EcOl/9q9lH+gLTmi6cMJyr/izpJ1ZoMNIRWvv77bY67aYrPA1Hxm4JuJtp99C6DPPAqPLbEza
Vav2FsytIGHqmwTFYj+tb9Kw/sFSACdoELby/FvtQDVZZ4apAuqyM4PcB6Edk6xP4wcG6Uc2FP2H
2qWmBjSwzvYtv9cuWOLOAOtUizIY6WmJYns5FkuFwqYrcH9BU5/jzxEFQB7Y1pvYSJY8exlDVTEt
9TqGpW2tSUflqdV7Neu70IGa5kXATOnxLPppz+PMr9k40V8ySAsXJrGQh7zvrtb0STRKky+omHBD
N+nzbaApsekRmDuSYCagrH2TymbiASoboZuqnlwriToLtDI+1Lzezjfs4cx+AWobN3hhi9Baq4sQ
wllPEuOCWBW/bule9N4HxDGah7I1PTmlzukff/2ndfKH8LAyj7dXOhOoLcUIZb3+JrixjUJEleFw
Oq32JKThDWA2egTF4FrhV8DTNCt4E0isQ/re//zyKub2zi9VUVMN3vckcoJvbIv8rJy4ao/cVURH
OJwL+LTPi6w4oKEKWIhnOWNvNKq+94IxERkCZbwU9xHz1MGRTjXouEWQxm5ne51Xm+EXJRcuTQRf
SrghgiDzEWP5aalNo6B7by6zarZgizIEoRbkf6BLxahw7oeJNEBaRcAy7td33ZxU/FJOZjadg0vK
l7kTKOsjaMSFMOWcQ1GGhPilYTfcYhS7ciNWmLvn6YkNx82TXZ/PnOq4p8IL6ZPDSFuk4zqSMfVW
r8YDqdrSfGKWQA5m/Kr85nLsg8QNAb+Pfu9fBYgT7DPxCAmRmNt1WSkC5xELjGRMTuPLPrmK+6Ll
FNQHAKsiSImyfORHfz3cEOz3c1f9kJmx7nCVvohr1OLE47AxVnT0rFhVpzZGLuiKp1VZrWKFtv12
ySw5I7bY1xTYyBpMBfuIjIZeIan7bSmGL+OHhYBwzAhtEZAWHNu62RmEDwkGv4hknHf0F+FM0yed
LQ0ouG3jOmvunSoMamm6otbuuQpmUqET8EZHjB8L4If4Hs/OT6VXTwhXtxwf/agmbG6MHfpveo53
xH6tESwzoNOXlPYkjfdApmBwZf4M/W4mW2HkMaglb+ANGu5x6L5Nw5FyiU6FOCdDIqkPLnlGMDlw
ULNXymaOmFKp+zBrIsacXk617VoqVX6zap+ejXmuw1HpXlofKOogs5R1MqZvGu4agWiKEaeDmoPJ
p/sLCblOBOMDJSlayXh4yiHHnw0Mgu1aWicc0s88Hb8igK0/5Wq2sZCaRf42zUfHm8U/mvOwngav
oVyS4r+aDyp+Ci8ymGH0lqxsZ+vcCJPpuu1Q1vX01+Th7j+CvhLdMJUaQ4Y0j8mDdI3HzF3OsFu0
J+hdceabx+6+8N7+KE3V5egvqorHsRI41SIU2UNZrK4Ro5L4ib9djHzJopzoljLFedUBnXzeF/fT
p0l45m0bnlJf1ZUpHl9uovkbt7PDunnvTaTFaanhNKw1INHfYEbWEVx/U6c5ruBqg4qDj4YjLalS
t0AJyJrktkg6o/CXF+Su4Qmt72b/kwES2cBrzMbyDGx9GSoOxYk8W3hAlex3zA3jebX9E9DTLwY0
zsry+Bc436GqhewehlMzDzlLXeZSknr4C1dm+xvYxDcWn6ekG7Hp4VfXnBE1XPcl3rVn6QGpxc8/
eq+62MdFJHWwtC16vrBGUVlbIg5etOZneaci/rG51QTmRuH2dyhKieiNuLtvt/IsOMxNTN0OcxWi
JnjhVp3uDNJbdpLkJ8w2uHLA3tczzCXMDlwgCBVg6f3dMVPh7jSEEzZBhmz1XDVeJyne91rQY4Vt
67EEQGAQoYPZvrmitBB2IwHh3z2S4RKwTa+eDLfLgyHLKV+I+6l3fAQNPmVVzZhOr4+KzcAwDaR6
mwVgcftK1LUAOr7b7pJUE/GxOWkG+xCXfyA5QuSnVBqKBfWjARLuV9fBpwSfY2jsoh3qq8njHg1e
eXloBFlOJuxFPKyLtrR9a04Klq+Cm1KFjgorvNP5m8f+4JchiorUNzaMf9XQaGq2mbXyR277ls+V
loH2BJdBvf/SxYU4QhY9bXO+2NvK/GkcqBUqOeRipHtPPZfe/l9qw09D/AGow9slLmH1KoauTDui
8o0OPqOdHiTzseyTMGF4Bt+XHRkIf51d4tHrZDaHlc1VRyQgB90sO0oeK+QQFm4oYHYMvJpKIJRg
TvN976+I5oWgWPF3NjuUeWxo+CNUnzJMkov8TWWwUJmkwK6y7j6nCZ9niarSb2I7fSBUgXlknmM/
QulH853IwhEu4WZlWIC+0TZ0JUYsCM/NB5FdEyZouIIHIW/g9ROP+i905Tm7033BIt7vf6voAf65
To/UljIYP+TWWkdToLIVrmnPpjIRCpU7BPoWP1OuWQ1yNdJzS/3hkmXkb3w5cgFDtAn8GFW60Umn
ynrno7fXPZIZSc1eJsKPbiYewNapPWqFdayvtbBS7KRyhINWUkdUWZ4chB0GS2B5wBDrY+20n0zE
FO+wwaT3vVN1WdzykH5QzzIUdbkrojgY8uJ9jg/6OCgVf13AxujFzaOg8qpxFNeo0DiOZJU/Ovud
39I01DMb/p54sCjTZVH7eyyTc+tYSfXWDc2fctMeMQlRQrAnAUsPS/jSi7j3ybZg9hKtpy0GQHY6
vuFkyxfwwmM/TIfQ+eH203GflZg3QsCxUHaksnA/Uy4Y5y+4RxhYSRD49X+/S2UNWNxe9pY1ivdD
Yd17XOqG4qUQoCvr+yLlXlmnO1IV6tlWfAqmcWSNf7xPx85rzA2rS5bxAXVQrZaEJwaV4pqmzIn+
H2AmxCNic4ae3CVSWK1wq5b8+W9RAq6WaAxBNyRx00Bj27Lsj9js0a/7PusA7sVKdJnjRetTKko8
M+RXfqtFJyQRowzjcwCVMudn3Bki73p/VfFPPi/h9g43L66r8qgV9XpQ+ksDlGiWwmrJThBCRZQ1
XjhrCJIEl5azihwhQM8z4Pz5CnwqvPgbeIOI/TEQYmFHZ6LACns6wzQzX8Zm9WbCX04DIjMVunJ0
zwYksVKUaCx2eu39CNc3Xd91lGw97H4cBRDg5/2xgGYDh2SkFBDcCitxts5nPs4oTv6APA90r04c
ZJxwvpbqVnJQmPDSnVYwI1/fXqTeYW6y/JVY+o+8hex0eMrO32wXZmVlbINXa1u3ZxLtXQjIlp1D
SGXCCOQlzkfnavREOGSMH6EH3urdoD7GFcpHvWJ2guXM6/Vhad8nds1n4+4+7Zbj+MqtBac9fwpl
ZucGrrbh1lozIkYTa9umHh0Nux/3YKU4EXQItHz0qs3sW4a1Xn0AGre3ZHSvKWEKTKF0/qQP1pT8
XdMDBY26lhwZr9YAOcYwCln+2+DUoW0P0Ez8ntteoBuhYp+zTh/axfi4JUOifxo5jaTz7e32FwEH
x+KUlGVfY3xZV1Jhr+fT6woxWqsJCGUbg4n1/qotFXzgU80yjmNs7zaFIoObaotj638Or/gh3M7D
ZBrDrUHmpw0QJlpm7mFQa/A8liEm435oWkwl7/p71mWAcHqFEIlzH/3bYTBwYpp2+Icx6E8DL2L/
34teoPTWNNCXe87MPmSHaTAuIlXqC4JOOvtyFGq1UIt5+cZdNzl9OWSenuD/dh0HPfUa9LkqT8YM
m1wqudU1/isxO/rOG3KeoeHMXemF4cayzouNVmiRohzpJUeLV88e6TDclILlIAcWfnuy4I533czC
z2ZMlgtSSMLHJVKK1Tgai7MN+6BLlmFiSEBNJoz7FkQT8wUAI70S7rKVIIHRqeg8UwgNWzKUw2/q
JqgtmnmiXZwpL034r9JudOUvuo6OQdYuIDk4RDHL4BRlenNT71jGTMEkU2feHYbb88SiitkwgwRp
WdPrJZPIkpehOcq6PFntXHoJRFqPa/nLqYWeXRc6DuiCZ8BWBITEhlsBQJc7H8HoqX2eTqH0OHpp
6lAqau0cJ2nvVNVb2QYYg+Yha/P7+t8oOzu2tDvf+/gURDQHpIg+AcTHoiulc1w0GPqUk+V2ysCZ
5MSNVVmp1IOGFCetXslHRwfXps2+q7EZ26YHg4c79X5eCWlX+hsM95PCRBgWYxnocxe+3MK13bLH
tF6vNYcHaWdN3yjpRjPNOLCtFx+nNW84TDwaLCIHooNtQTIb/P15TvAsWU83MQ7HJHCdumkhLnTZ
upxiNjTO4yGYr/QeASdCFCtZo1QJuR3aNn+7t/ksqe05pkCKAohn/otVscMnRjjvIg4xp3BVCI5A
W2liGgxdV0CMvZY0Jfwwb7FZ4mTrdxkk9605/LnwB3h6mLWtwejeDZ3xoDotY4tOIVLJKh62jKSn
w9pWVhESMQaXzxUo+T2QOFOjAz+D1GkZ2+K+lFKImnV/7Har8B660Ggk4eekx0cFbjrXOrPc6BXP
cjMi5x2oaZDnU4vQa9ZNr5dKHX0HW8HTFvdd90hagcXX8eqZADQpPnP5GKkgEkIgdwwNNyWSnTnO
mpNgB6hiNSDLNTmnOT23MG8ncih7/VnouKnqvihF+gn6jdp5R20Rwbv7U4xP2uOdKCSWQjso9aS9
oLUYDragS1hDJAVqkC7lfSnUBWPy+J+uMGAzXuO7nUvOEqUFyDFVHLeZSXdcPy+mt4Rc6cn74a0s
V5b8a4OQddkjXyROygFri7cz3NcQLZYVzuWkj9OdUgccpTABOS28yshSh8r3H6FKVwVME8beeVLK
o553bkVoKvbt53ZwPlg0qpq3gqd9i+9QQRxhYxm2ZoDDNLTumQVYmI7Vb28qvb0lfbsmTpCo6u0N
uQPDb3DRdmYgblvbajr6pyHaxPDgqpNN+EoaiK3m9v6LAZ0pYWdFyFewImLOtFZHTeaok4tL26LH
72yqHI57o7IvGsMYvSWcNhB6Dlza33ed2XsFsklu7poO9/p337sCqiQTYE7aYhcqUCIURDZgQ50l
N06dvaDpKzcVztHSquop0AG0k3dIptrD82aL8oAgnJ+o8cLmcS2HEaqr+k4X5RvYyUEZqmRslPsv
DiVlmkrdJC/TuJlTXknTdak/tk2wYz3FmmFM2UIsnO8/gbK+s6+HMyPiijQXv1kpKwm93qf/l6ze
YaAHyLoy5IueRmv7JwJcDuUjByXxBymQCybwIRSX7v4jwUNmAx0G2D5f7zfzkPeOwdZ2tKNjPx3r
xRG///NP9PiaPqpmIWRUAWay5CmGm521ZiylNaQ0tDr7DOm/mgwUNsqeZHNjUhEhqRiBz/4VzeSX
g38L0os7x7qLND4/qPFvmyVnYzaCVCH1JBWAyUCV6YRkR9JjcqWtPtrzXN/ktV1z+9nXo6Kfcl86
xQiMDCsk0DVAyxvOxM7jhk0k6qj1xuyAjt/4i/MC8haRqan0y98q8vyG7e0jGv8cDrt0eXujqNZ1
0hIZLI1XNz54FNhDdGVVFxa9hEuorMs0tMVBTJvzQhryN38I8ALpgeJWGTDNNcvvEIJOLT0IAYuf
c077/2tuxkBgTX3fAqQcPtzCsZqxpTfIwcrsZ970KoAuU0fQPDJvl9TlRpPKm2Tab5oPaC95Ehvv
ziUUDet982kwWP4cB4xfl/xsoB44U8MrPuWb5jfTrrNxCW7jya7wXhZGOl61+oYIihok+YaY/V38
qCB/rXjFicl6mSSNx/jDYk5xxDDRHSgtvYPtIT/tl0dBM1USqshSgEdenJWeO0s+vbD64b5h+RCy
zoyMHINtSukQ3cOc1cRVseAm+ierh3G+PLE5FmstnUHMdCQpldkb9hdqTf/cxPE14Kr5KEhAjmjX
pvHrCaIZw9E83LZkC2b7o8RV7PHIWygtuuZLYEkHb2FOHvRNENuYOcszXqB8M0GmK7Ui429lrb4o
1fdUBGA6kPCi5AkrtYPPEym/oKJtqegmS938t02Qbe0SWHDakT7O+Swt6f1kBEIntwmyDDsD5K90
BzX/lnLKsIKQIkhqW1qR6dJp56/N0BJZbUZlrIJYNBzi6OzqSryXNaK7PeqxK1W3d8hsWALetVYl
ofc4U6yBkJY7weaRdvmJtXAJKqttTZ3ZLKHwQzpHy9+0iBn+xlM1MDbpJOfP4gTtjiT0A9TR5OxE
PnVllAh+dg1xcU9iImpj9jU6ekNC1Vsji3dHc0VGTklPipEw/1dQMKlcRYrXpoqJGtdcl4VlTILp
ENho/R8RLbUX1/cKpD8Njq9P8ngGG6cbTdAJuymu9QFoTtUAA7NPtAn8zvrUbABm1nSDRBiqEh/t
zJUQLl8j1CcytB4e79rH9/gZ7KO75X7tQD0rFT/VHrnapd39w8d2ZpeeUi1O7LwSl5+ssLJgzpem
FhzFQsyge6dDVQ10nkEiyRodKHEvRYpEc2roacyseMxKze8IBQtyD0Ix/FoJYVljrQmusXcsUhTM
hkPzfWS3KI9fnzxBDtAljwLWrSAOgQ/37JGadw9FgfVHXNgHzH/e84SA9V5DSDwWLRAT3BIhhbai
t5DOCSWDdmjZg3IgC0ekvuAKOdZFBxQyWDjJEPeK9madnguCeTfCL9pcR03BMSfuopHjWBm1+vCV
4NST3PMC1BKSR/tB5q93Zch/p7q3mJpMejAPs1GKIAZDPhJYJyEVnP1/zbAJogkobyN+I7vxXpks
4BLN9HRLdECQUc/q1h2RF+jkw9DSYykffogxjgswJMzGBtdaT20PN6OlmYA+utIdEAwa0yYGGLPW
bhfjOO71iug3UNeiAegO1KNiR155cueoPt6LvxA1oBS3fK6A2IqISMrYfMkPBNUE8+CV+kiH5mtC
EPFbU/Lf/GH1aIoE16Gv+dEhh2YRD6ciUdf/dgTvGwQX1PwhzplDWfzowJf6AJ3EgdPLAMk7mHil
1LpADKgTnJCqZ4zeKQ8WqnGOv9OXlgB25J+mA5itna5UEp8xqjB4Xeh8RcRzDXz9ATw1PE6OpYSC
mFRib/VZdMrWnwgZI8ZEXiACvp+/ZkpgVTqSYzt2xImMp6n4Hqt/BkF3MVaGY1GlqVGaFwA89pXW
nmW36hz92sIfclbpiziNex7HnKmKNVwkNXQ8XqipGjUmVWJCMDhHXqsaLfOtPF4NcenmTvEf+ME/
7JlyswP2g/D3hqUd0PyyyyP38ccthr0D7sOfS6+1S9phYxLMQFoM1u728i0JyL2CtS/IXDP3+Hyj
t/VWXVvlCYl77yaen0vLpyS+4rMi4lEJ31GTpTfPaw6hXBHsSP1aZpJSmY+EGTLXz2ryY9XxeOCP
UZE7JHJi7v7aO6ptttipcaMYg+VrXzJSyOsADp11DzeqD/tKKhll+Br1ohGZEY5pex0dwT98JEzv
HQSLyzBZAWwNtG89KLkBFyn3n6m0/ldCyxOBxHLi1DRSCIQMIJbNwInBlvq33wi/gipvjFlQb0MD
a/l4JETPdh1JpKDLqY/hK4JlPSe4hP+a+Tk7uFLj1tGMd0UUwZOcrJHGW8scOaqvMhqZKH93uUr4
VH09Lm45Ic7VDyRNr+XzIhGbTR2bgKt1NFv/+Lru5qqjXMLx/sDyFgbxYcNrF4T56MSyxUjLA3OL
9m6wbCPfNx0yjkeBBJBM6N35I/H64p+7lsZdmVd/2NnRE/XJXaPrIvsDZuRY6nFrCjPbqnmgEzfn
asYRmMJxHnVQlVK7lqMRGO/9UDYMe7CQqTtZQ0/mvuyQWFudPlLKWtPL5HAojQm3+Nm+WaCjSqFx
Ka2XTTprs+CgdN4cPKxRFJoscHtmI2vlgGr45sbgyfl0Cq/7//IfWDlMXxbwA//2ZuOTAQWrgS+X
GEgQIUhuskq8Z8mVrqItktbdBHyDb0t79QybJLmTJCQbBfBHewjL6v4rGMbU7cc2ZPnrdn9HxfNk
C8jaIFPuBAr4AceywpBcFBhmQSXRr95nP1RHK83EOmLtGPl5bi67O4XP8E4eLhi9KQLj1zdaqBy+
7jVw+XfklMmEgkFcNNW2qd767OTb9Q9Vk+BAtv8nzNxs8rvYDMALacgFyp4VGCxveASLu5XjiWm/
W3lbRyvJheEYzGqtlSHeYj5uAOFY2QPMqn5R1wlGy7q4LddwnHzjhABj7/SE4K7RJNIipKuH2oC+
qhdZ3LBv08z6zRm4PdHrGG8ahaTD/acRSqlS07I5SosJALymE7QFzML7HyenHS4bLpt0gS2eCzsi
UNXqb4dYviTvkAAHxyK4u0lj20BRb8nFk7IKypvEYQYD4QFSKceNqcHYn9g0uh4w7nRLpaDXDJa1
N+WsS3zgpIUJgCdGLpnaso/h6S3E4ovmCB/UZvU2jbeXF5jFzvoSRSSZ37lxmtEEsm2xXADjXzuy
Yqn8yWtKDXL6VgY4GK3GAsva6CW+sTyAqMgh5igewsZui8vtfYiK7mt5b0HuG1XyXm7q3h+CZotT
YP9eWUKcaQuRJQKZHtysddeJ6f7atsx6a4spu0jUv6pLK4EsqgaHnpCYAplCe59byyIM/H+c25y5
6ZTLLTKRQelrGzk4zpE0qCk/jDC9fMu3OZfnYLx0JDG61tVArXBkyd8IcD/bpyf2VQ0ezPIUUvx7
NfqdBzYDy6Wh5N8uNZCNSV60qJivVhM0ONJ+G13Hzt7AhXpsVCQqw/1DnnWjGlaLHd4lYDz4A+bV
zJf+QR87sw55w/IH6MtLwLbAFWUWUbifFk2D8K7gNGAplew6vzLaTZAyKCT+iE/nfYJrm2Jb0/3w
cq+vmTAj5RR8EzdFoiBLL6Y2IVWp1gwWZLDm7g3j2YCHrntwgbqnFNcE3dpTdTK5Ye3T9DtM5BuD
V1rcRLY8MRfc1I6RVUyaTzj7AsITQKvesMwXImwSAnAoCWJau5CPv2tdHtyDnI9KCAQjIVA0X3G8
jWB1KZ1VQUDxD0vfWpp3oJ7rmJUSs0yyolG69BJS1ikgLM7ICm8f5Zt7G41lfmuKWgIkRd70EUIq
K9H7XPEKfXKsn24v0w0Fbr6BZQ8qLLkijcJSjzJodKpVl+A3P1pMRtDdrd2ROkkdgweHVUJYmNWc
cz9bAT5wKZnsS44aGrQOVE11bM+kgtXBtVGbxaW5JKYq1QAZP77ORIA2h94dEyhDgMBPIPozcJTa
ZEnbOYV68SKMtj7s5a6ovbeiJ8J7G1eebfy8HOLApHOy3LqlGEck3gnxybyXzAe7INvXgRldcTx8
JkDf+T8qIn0lxmo4rRQTbw5XS+YiMo/RMqF8Cs9Au5Cgn37EgXwkxRnCgADS6yJy3OGo95zHtXHl
PvUq3CyQBW/NzTr25vZIMdsbUMQxRv7+HCLVsuUtQVUPpAO8J8lzL8PeJVzJEoZEX+ttGYQ/a1rE
HKYUPvBe2jho++fUn/WclPRaN0R/urryseKSYBO1w9Qcmzi4182Znz+2YSb9BVOKMoqU1z4LXP+2
C/0SeJ5TUhbu3jRzkeFtYY1jRfInKU6yVKDF2msrYwTNTKiXkyyvqkbcYAo5i+eEOc6g2EeyWZOO
SPlCa4HTNZcWmFcPxHCZyX0agdmpQ2HIS4dwVlh3JWZ0+pFSDdUIYuiQ2h+CUNY0loS1B8gYJymS
1YEG82SR2QkTH0vUltaMY7c0KXPkJDhvR7p+IzJ4iWDj1RUrKX1/fmHFt+D7KykZuRK+5MCbt+7b
AlsrtolZClkg5LlWg58lUhacyp2RozsodjV7+vQyYSYqnKRg7n+qh6bJSbBfpxW7p9pKCLFqhYI/
6WiCrbQ0YesKB7N6lnjaYM03sv49ZfbfVOWcOehs7ck1oOs16Pb5fjwU16OzjhAQCzvum4m7hZvV
8zlpncZSvazIriH54Mc4Lt9hNlgjxfI7P3BVcxSESNEpt5eP9AUIh7+Up2galLcZUJnWM1+oMtTF
PQyizxu3fyLRov6bf6kAxl6jPEcqB78z3NOzapu9JlCf6EIesu1vr4CS/gojAg5IICTx10gdow5C
nmVimW4bOLunp0k3X/q99zsL/4/qrZwytkkwqaU/DI8W6HMRyzJw4+ikv46Qmk1gaHHDpVwKSViz
PwzNancConVcM2YI2hjtIW1FIXVKGFd55fXreDaJ0tl4IK4XvpriSCYHmmkuBS+F8c06vO4+nI10
rr9lwX3wSzIy/7IrDA2PYnfzLWNfnv8sjHVQRK8D0bbYkya1U2YSZOtG3eCGafw/KUtpO7QEh+SG
/t1iPcS+7o4ZrytFX/NQK5fFqwx5xkvarm50bKY2XUTrI1dmoq+AIzD5D9edVxsxIUe21oQ6d/3h
7OjsFWM+Yk7v1ZpmuKjap0JkanEceubU0kE6+ukrZRll4j+9PKRYTbFcNFIjqUJyu75DBfFptL9C
dqJVMkbRH2JZQ9r7bx6iWn27WgMl56D9XDZDI3IiStW5lBDsvChieJoN34p3KwbyWC4ea5NFD6HG
6dGPqFh7gbuAis+Gge/5DGcounCXXy7mnulurxEfLsMFudp91wmNdA1AYYPslNKqQbur8EJKGlQM
L7sp+hIqgdJfGRXTRfiCUbMM3LvkZlzUVfV3jtYKEOyoUGU9+90hovsWdrrbwoF7CFOk3s/99iN+
bQ9BS7FElReJ2cTu3vnYbqZJa0e57L+SChRNKXQvBUVsgz6zkg5OKvzdUaVAvlXHLD1nSw2+Xyqm
d/h9x/jDVypbPHScSiqwe0YmYy5sjkwGXaHG4KYXqpkzAUijTmWqAPdgrl0S+A59yJOYbz9dNt1Q
1rHZXyhp307SILLLjQ3q9ZmzDwGXEdWtC2cIMO9jbKO1mJbyp9ZVaAXW+UoZrCBjnkSz8e7UzyAa
9mMsA0W2QlRvBS34k0e0h+ILk8Dq/1p18K1eEDbymDrB3312ObkvNF058MBs7N+dsa7QnIDAAxO3
fzqL5nqvytMFWh+ApMwNrE9x2RcKMorScoQ+L6+3aBw4WerVcMSRKghy4B43+sJD8agjhWjIvsFL
IOcfjatvVEJCe/egmiL2liVAa3ZA+G3gfK4SdbpzmSzOkE5UTo62rRk5NK1gvyJjxjRzVXFAjaVU
TNeGc3bgnb6u/3cLYfmn1K1vhj0qIBL55OxHF07Ftxd3WVn1GUHsXHLMxCCv55j4zCfoYkNe3naF
2AEuHpSGJLwJRTlrE7MgbzOkQhjV4pRx6SpuhOoAs/kjhRMEss0lyYjsfYg798EYAwh0hscPRdln
qL0BY/Kjp7EEDC93GcKJUwjqJRvdowrFJdCwHX9/W7aA2JsZnAscZaV1o2c5cA/RVKxVNOybp6UU
7iVcQ7MoBvdesXBgSU8eS1GBbSQQ/VZjJjpGHXcOCDFjuXat//nMubJv3ZyfieEdya6lpX3P8l3G
ntQIyeEPOYOpjhKw8X0qVK9jOEUSCt8r6jieGd99Ezfck6jPc+3I7kUDP9CuUVVukBG1MJGJyR8e
2Sw8xzCqLUbnEnDf6C3O1S/GRqY+G6nPuOBhJKHPLznDnueZeunVlJlNCWpBtzKfd5xkIl3vmiPz
SS5D/Af5CKAcBJ1mEiMKPsAvnng3lkB7oUXguEoR9Q7VT6APiQYUuM1/a4zQRGD/OaJuBUcuWKBU
0cvvxXecdv9rLh/9v4/jjg5hST8u3miEUb+3vjfhtI4yInxjocEbWVQ9HxyV1kB9BFNyMSEvUav0
Pbrdu8qvVJkQcRAZDnVr7T0V6hwK6YSNX2KkQYQDWup1kgMd3KoyFD5WkIAsJIOttruT67KTggya
0Zv26fyI6pGXe7PkeDiPrc+pklte0PCRhjjxFgUZXq2z8ZqJTfaJvoj2PSXI4lg8VA6Fq7qqYKLY
03ILMt6bFhLm5MY3kwtF4pHlcFKTjBIRHhWzg5txAuTBFkN1nwo0y/CrFahpnyHp1oCnrXem88ts
lCl8PaAQruM5nikfpnYrUNR1NftF0B2C7Jk3sJNxjjwI8ySF9k0+hrc7ojsumJxi8B5Cetm6BznR
9p3SZ60QhTV4+8OavuChfaLFR4X1cl26ACDjHc52g9EtV6/rsCyiL3+UZVmF/r3C3/fnUwiHgjoe
wZ5Pn/dX+tnWww9fgQkiwb3GfnLx0JocOxiVSoylCMYqKsJ6KuqzYBXUpgh2bpdtKApqwmQxUu+S
T6rGVaF63xdmsO9vljbhitH2fY+mFaBLf8+pnKQgyM6084j58STm67aNSofQKaQf2CbLS4FjWcLS
D15/qMI2XediVIUZ9p2nLOjbcPmhw6e/ApUFS6lpjZeVqAz40cXnDBm4yFu0zeClgYIfX3rD59nA
NjJIUfJ0M+YScf2vEH1cQJNiYthpeM6p2wQPfjSEfr/mc8CtWqzK9xFJq26IkEl15tq1sTjKW80G
qLumCSiEOtc3O3x+qtqaWRLuG4lGm3gTt9imNnsmioZWRNwDzNlstx3aNgUvFGyC1RiN7dZUJ+SK
2/B7COp5/5Rx7gVKtsrkbLM9k3G9tDBIhfUSZOaOqMKVTZLj3vswm3oA/ZK1jp5s7s4jwBhGc+fR
8XmUcfgFB6MxCiGRoF894O+uJT4MBsMn2O2sQuW664/qBt5eOaUyr/HrKRyLtAxccPSW7KzxD8en
Wx8INno9hyJMFz2lc+yzlz5k3k9XSKDk+hhORdIMKxIJPtj7bQXanq3kSuY5kARkBUDfE/SHhrV4
pDjXnN0tadGdgTm35xQm0bz4VDJXPB5eclpV/e3BqD5FqDupc5iS4Yc70q5Mlsbpd0Vv9zx6BGU4
kZsrFm4G6g+4/svrq4bLmJZqCklKvhYNpLLQsBlGNEc+0kex9atKuvgR53UM0/udIOisg1M6NsmA
MO/wdNb8ELEN7q1XbkZE2kM1r1fgudkr8DHI4p6mQz/hy85+ybh/z4pyXtpH3kksR5Rfb5jmViTV
yeJebAJmoct83ENLJV433XvmcIeiVhhzkU/A4dXyKbmhv8E4v5b2V7S6B/Ep3bhKrYiZBBf1ndl/
V8X5pW+nqXwIVl7ch8vaNqtVhFQLWzPCG2pvNLn2Okgt89zQeDpf0V8REq53bN/LtZUgO/QedL4j
vYO2QyEjPyQdm6CDTNqi6bA0o8jEQsGjn25ZuSiP5PzBULmomvIFLh5i354WJ+UZ9mIe4P5XUcUQ
GWrjFEY6z7NM7kHYZDeNv57RUJZpKuVkRqQ0YDswq47ixc4OHzdl10eIzu+AZ+qeYiHhNN0mAGl6
yqNHnmOwIzKTMIcMNIAMgVLQtuMEsqY+38Io3na4p3/uMG9LUZ+kMyIZtDF7S+ZlnJlSc9zJJGsV
YN5zLBXHPU7IWp+wZA5ypY3cj6JA88gYcmsV84ajmb4yRpDh70hcuMeLF4Ks5FRXUookVM5fzFWt
o1UGv1uU66ob/eiRynoLO76iqS9VA5JNFF47LCCxx0zAx/dsdJmJfTWrqpAuyaEhurI2nb49TnX6
d8kNuNmUaV+zmeswFDQ3qyW4QjnmitEw5JvWUGMBS1V0v1vBuRb9LcGZD+y/AwZncA7vW3pMrAL8
BHcDBKq6mri7Szmte8seO+oh8yYA7hCgvtLJgDoKLwd6Qqwbq/2MZiIjIrmaChYnGFsxI7Az3hJT
sJs8AVKphtRUo84tbEPBw3PkrvlUybLIwbvlhXhwf8zhi1z/VJ8zfn413PnPxGXSm4ZJlIl6uFy2
dPPk/8AdzKRaIAX/AkRZcAjfpigpQQUKX8HHkt7MFjm/ybuQrkQ63pZYBCWm+DihnFXbiOO9uSBi
eVGXJTr1pRTnRZ/4LJcqkjrruALasTBycTxxt78EWbxZWO4o71s5vvO907Z6ZaABghLi5X55OaBv
59zZrN4a6tivj8Ar5NKlEtb6n8OZfzgnWa4jHpuzdf3iltP0Pv8yYDRGmVoI4awqrUn5VUHJVH0l
0O/cVr2xwRC1T6z+Vn5ybE2Zrqd9uem68vE+elm6QvMbq6zTf7ZpOKqVBv+SznmV5wP8TroERis4
1gNLtGf5Xp0mXtH435tkYfyc00Rxy7Vx2vMPOX7mmZbsubhxOKVXKh7xrLITSwb+1BJzgR+J9dvg
2/67Rspo0yNB27MS0ujqaoauiOTPRtyjBvpdWRFw0WxAYMD/Zi3dPg7fgPAtiYyJSNvTHKKqz0En
Jk0NTnFenz44iQ2WZom9cxrf3+fM6PshnoKFecuvtoijU6xKAJSU1XzuQowmkJTUiblWF/AhJzdA
xNCvs1euNh+It6xWL7kPghuEkfgnvhbAAhPRVqLPS8VoOb7LAVf0+H5ZhZURuIKXNmptQasRAT75
1Ss005jqxxdH7LPvbd4pZ6JtofgaIIPNPCN2d5NgGFmoxTD7cMWwcxDIttNUMeWogg1utm0+7F2Z
u8nj4D5S2FwzPxxOUv9tFJKKDl7LsbRZTrWBPcy1snoPH3qaBqAyuwJvB4PgRMEaTvPVpnhs307z
t8NzWFJSXAW3VjhDgR7xaYXRT3/KvX/4F/9uddiBPsINkIWL7l0VvQXtt4Z4hyUvowVfrDWPl7Ru
yUmqxFNqBJ5RaQHSsCcCRgWaq8kleiiZDLAfx9m695wDXSiDFwWXq8n+8HG9A6AopN34SOFuQTIZ
0csE3p+keJvplqar3nIncVlxgsKC2uFAdfgr2On1OMsLBnF7S2pHBBSXtvIDJDcIrB391ARDKxWb
nI0Zuy7vb3FMjwHAubgsWKOfJlMNSdFpfW01ra8/fzGTqHW9PHMOesCpcI53/6CxauXnTPJ7uCGD
rjs3Icf/pE/LwWDWz3a047DXrTMV+0tnJkC/NCF2jirUbutKtA996DYfF4JF+lioWxnRz7S10QSq
RJroHNU7jDpXca83nWMVhcYpXLtdOSPv5uvZ4T/MyIS0MYJG7W4TN+kHpkk59/xdAJU5N8M7ehmS
at/Gl2znlyJ4EmabgX2pa/17UUWWJ3JXbi+Aov0CFErUwro8SFQMYNamTTGMI4zAQkvwLirYlq1L
BZuy2jKFTl8AwQkbdaxEOFQw9Am3Jtup/aOZqjCPJyLrQzoRbVg96bgtd/H53w5/lIRM211ArzLr
0xpYtux1PzxHRHMHMLS5WILKV1MsRZK5/x5b0rurHgBlwCvTFLzd+RKwHytBVn3WXVvp7BgSmdb3
krreCHgkFUAucEF+NhKghHryjkEboKVgpTBohevh658Vk9NtdNM6YAHlUBz65zFKS7wtVODEmUhB
H+CoENC2Dm9Raco26zSGle05KnZgQZHNQ6hlS7YIvy4XJ6DqZIp9UIJygfZKZg6qZQ4d0piCkFgq
TUfrJLUcBzLt8U8H6NTgHtlmerNY4/oiVCV6mtXdP/x+5HWnqpXArdo7FvtJFX6o06ik35nrQZvD
HfASM04AAlKW2Dfg6bGEqzYTRnW6UB7r4niWudk3MUO1hX65iHBBIeMZa7XuJR4nCIGB8x+FK0Jr
iGLLUoq71R+kly8496lTE8wWHRSnuNNFaykPCv8nrZ+fYLNem2fpAlXPvS/odnfTRYPynBLyd3Y/
kbEJnoD43lbgUpJJq02El5pzhF0mRQPK+rVAEt+7P6mlugOJniEU0B6yqUvsaGZfqE9zVjM05rLt
Rik/
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
MTx74qc81X5nbc4ALB/V2VIThLW0G8D7PyrqVUOVmfJ65Aa9SBPYax0vmKJ3moW1keb0relg+mIQ
1DeMVtpPHA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
jrtK6PqztpicFmnLyxr08n2pt/JVES9YIEELt9I8W+jobN7JgJq0xprKtkY8G02rvkAqYnZGKw0J
7lDXy9sXvtckk1KKE+etxYdZCx1pz8DyWnBX8JQUxijXrIWw7qQkD0xRcPzRcK0KSujeTu2JvQLs
WIIdmqU2TZshZNrpVSM=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
quAwgsO3RkVJdTXEcd/aoOba/jD7hHk++yZw3kbz7Vg1guA3ch9m7XMYotpFppYft0Vu5h8Gqiwd
5UnxAGcqigvTXlTwxUwdinrS5X+QW8yrPLuqbvfKZeoPAMsDrrx2bSw5VFPaDM72nHCxeMNb4ocN
P+aorqJBA/AaaA95QCXadEHLJTHGwmc6e5FdFPmor71VvX7Bo18OzpBTdWz9oq/XM7Krz6NLs1Jp
n11cRcgi8NBJXyUyxo7NKsav0IvD5PxvZHexH2Kt0bzmMHQniFQbF3YSVPuU+Pe6xPEQfmMuietd
cIa3c60qrx/LdJLfWh2Dy/oPeVon/sN21E73qA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
M1fXhaI0CQwpnXx5zFjoe1xUOpdp4Dx1cZD6YVCbS8tmqHlAmKMabfDgBB8UH0COqC0GwEOWfq73
cLEmFr/BvuWhQrF0Ishr36cLfY1vKyLYWpsIvSzHa6zEXRN0EIikUAUM3O8c9KWscHizcDCOg2Wa
0O8bXbJThj0EmUWNwHI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
FLJojS7UDmuZZ618zX9SiqwVyuuwEBosb+i37no7HU0OVpItRJy9xah3+vDxoZuAePwDI2xciB8A
MIsTGLVdvHAeiFWKpEWOgeYXwL6E0z5JZDSO/DKnRRBUtJHvelKzANG+f+8QsyF317zkuu0V4bvn
KtsGydj3Yx2sBDw5UZD0gdxwaBpc1rmwXKG/z9o/8ff6Rm2F0uvlftKT8oWdb0wV1WoaXa8H7eu2
86yp5ikNpZn1Yj+mVUIV24F7KghvhLsfbBGIIWmYpJYpu06gF2vOSWpqp87yagvGFHHUKxCbEot9
YIerx/ZusZvs8rcqPg3v8cWEEuO4cdLbCC6NvQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 28560)
`protect data_block
bCHA3aXT3AOhcE6UIpTjI8IWUWqZ/si8tb+S8JhkASO8UF6Di9IfbQV/QxpZK0hsd7c8/B75JzSN
FYxGtij4qVsHcsbC3o05i3/5ucl9g3zOruh+N1SJW/6lux+AmnQ0Y67hnvIBuau7FEKI1RZJsIP2
DCOGzcx/ickJKbBCXKwWyrzjXbcSICRcQZ78heITK9xNJVImj764zO74HxhLX5wno5hu/phuc76x
ZUWky2YI+2SvS5ylh8kTXnQIPaumXGmMO2fs7uunPEUovY0C4HFRW6ASOn5dcnNEv1TSD35He58E
mvmpU4f6F6Qbir/sORufLa9I4GJHbN7Y6B0o0KvKwmj7W4XcTN6n/xhBaU/UNCaxC/VP61HfLYZc
OGmZbeT79T2VePxJmj8pr0JC9XukB2osbXeHu+XCaD676+2YSBE9FEEBv/4ygwGQzAnaqnTkD2Ri
qj0bAcjDaiSX7V7SN+BvmJQWlL5TAjyaAuKAznqbWNGWtgSbBvBEUBKXviIvEDJnKOFH9sieEpd3
K34PVgjuxgeisn3oXpCMmFr0Qv0TjUW2+cg22HCjvH7sIBZmZZAiTpvVSnxkCocznHO/UJLzYV6l
PeqxzvOOFNvEKFWhEcauke+1EWaUNVIfyBZUZpswFtZ1nWGVyd+BIYKj6N3EPbIo+LPx+Z+g/Xdt
h4Ek+/TfQs69LuzTGuG4IDfdNilTA6NKMnlyLOcdx/jvRXj3Zsc1Aw1U+MI47vprTWsdKIc8pV4k
VGALcNdW6kI7cmSX88zBo45ZZjeghcGODKgQK+TMRNkvmbWYWbqdfmZGgMWYQO7oSLVz6CxR+Biu
TgIvyNAPLBk/8lXNGI7Tez9N+R4zNuq3YZZFesOCLBWmLb1HZ7Lqt0HfcElsRYOu2rfjpQWyDc8q
RQhKmlyoPQe7ACgN4iCtAwS3ahXS81whCYB0MTc2O7h4oqMFicgBwDUTN/2Ok/neiW0qQINLLsml
EUWT7cAMo90GCwJkMX0gWVL2nCM9tG9sSupBcC6lUF4doIvutRCsjhjufVc8VgQQ/PYVksYunQXa
k8CmnFA+DDHSFsxC5ab7cHxl3HiuRjnus1/AEDSNq15wADtGVFiXlJeeweNdKRI9zGUurmXcRL41
v2CDytXUTwFKNSrIxdNCX0Z1oR6x5EBqA5wOM1CNcNPR4jCYYAdkgje5VZK6lbmc21q4dSXUMTsB
6zZ5mZdx4MWzkodR0V2qUhfRXcwv8D1N4Y0NQMMqL5rXb/Cry4leNZ13/XUq/3IlkfwkMAFYbnuX
B6WerFqjlbTZyZlQM1zc07xxmrqw163h9RtDYemEpxFxY2EtzVQkC5imsG48ciMqweDJe7/yQlX2
7EavdrXrPkX9GjJHW5QRo2LzkDLgxtfeXj+zyGM3hJcZCWutCY4phamjMviJq7psIxcJkiSmPEFx
0+Nb0Y8Qn0v8iWzbuV8+uQV0t4uVOLT/GcnKqjFhtwHp+ynKuEjWUiB6v03/SfvzmiclSto+Cs32
x/6HSn3oKvC/IlVEGPFUGyiKkhoOceKxk0bofgoNZdZtAqAgBz0dfqVk5Ucz4+IX9hrAkXVP+zVM
lOlpiHPO4MnTrRXPOUy1jYeHue4ez7gnwNYWZbu1U+keR+Cw+JE2F36GxsH+HiWqQekBSaZl+pUT
508Zdm4jQLD7puTIGiYRrR04IvuUP5dtjkJ7xBpaz60MvE3WlZ/zC7o4/Rtsb3lm9xgpchM4hZki
wndokEHl+bosZf9GHv28kzlSgMTE3J9DZAn2bQ07Up8ARNkTtpMJcdIAOmIOYoHUoIKL3suPyePD
bQvz0Y8FGE6u6YBnQ9w4q3EW6VCSffSv2COOdnUbSnq942Zj1gIoy4P0/83rZJ9hoGEL5Mu0Vbmt
GBjLXkNo2H5Z8Q4dCmU25UNPJQtyuPqiQ+0fvYUe9v/eJIImB38uZkOBaSa0bw7qVHN6SgHQd395
fvfSxCLHWj5aWme7OwBpNdIeyHDUNvs9YbHwbnhiKNw5KpCThyUkQ1HQpzMRi8gW7H8N0eIuzZAC
jWuyqx7pIv9d759tWAA54YV27rtfU+NR0AwMb40pJ/UQTSsylUr7ejbbHe7cSszWpnL7K8geVSwv
FxsHB/PaWc+VP1P09EyQvb3XdwoOo9dFvrQpfV80pTeO8KkXvoh6L9EPg/pTl6XQLdqkFuYrLuOG
vzvRVywK1JG83AfikEzryAPoB8hUNumD3JNIPSiLTDVDCyg9KrPIpY5Sf6jDhg+v67cbRnqFqDvq
Bn4vYS299rDZUsYDrD0JOrsgCfdbC/Er1i7/9wZFwvzsrOZilqk6Bb8h1nbegPXx/h3Efv4jSjVO
lT1nXMiBSZUIUPYh3jRqCC0uOGkIxKmZcLDNFE0R/PphysFfxzdyS8m6poBe9sCidFtO0LFacrKl
nSD/6gNW2cvAgfxYBm8rGCQ/pTJ4qUyuFrbYJfqcQBTuO82kSEWAgdTlasKWQHRg24hit0Iamuhu
G9fALcJemOx+au2J8xGzX8hkdTwaCwzs05YBDS4A36HCA14nIqN58u2VU8UaAsQonUYrmZnJygca
ZdPbad36nKqt9GD9gV1esSj/KGOLH9rUz3e1f3VG4c60EMAr6HLMza59QyWQhWr1rjUp2uWMwibD
6Ejo/m+VVQWqnUrtJPcubSPvHef8TPN98QgeWLQ3rXpdyER7lm52tPk7ryZ8Sd7PyO+UVntkeFbi
F4etCOtPHRCKzEUmMB+yaJBAv9P06mPqqCQXk6TLn2d8ijp/tj9pm25HKkTs1wWxcHGiL1oVkdlY
vVRqaWdyxVlX4Ou18pti0tb2dkWuYCBsTwBYXRIIe2og+pimVh8MkrMjwRN+MsXQX3yvhCNVCN2i
TfDBulwwGl5vhBVLJ3GDCCW7oNleOBAjEILNfuFjNt0a9cwfO90NcvarOdMkBfc1V5hwUCnsdKDs
jLkekne6k30E/PVvAFSzQdCZC3ksRwrttv36TSS8b6a61crdwxmPJskyWnbSBz7Mr+p2A9DmMf7m
SNNsKHyuWa9YpCCnE1DBNb6m4DeeJnJaB0GVQSK5MODi7UleXafrEBEOln26hcmcxClTTWmyV29h
8/53uAkVrqLTer9+KbJBIUL7R5TOiNswDp9smhU/b7wMkOrIHUyrdQFE6nVEWKhDZ7tWJi2w8yIY
xCiv7sY+oO6GPWHsN1XrSiW44BdZrhXVy2x/4Pe1ZOmVSS0Bc5/UAO/cUQY8Rcjj0HzKP2YgShZt
K4xkmvhJc7GN5t+wukMDoCH1RwIONJFtolPrDuHt3X1fj5dZB82X8tVZpd3QlMnuIgv2u/dbzQCX
/t7yAWPTTNYVAMQz/9B+CBBqBXwkItwF2JeBN2G+KCKEDKJcKBNuksqd3KYEXkXzKURqrM3nYY67
lDa16/mcvkFjrTzgyoXjnqs+FZZVRbaRq3rn8il2IUO49JD9SW5QZvfYwP079PJCwdNpdvBkrOm5
ShHUUfv5cTwMg6Fambishg7XA9qg2xZTNgNjGJdrgToCPf8paxDfQkiEcCLVZ0dKhcQ4aAyTd4OO
zspNaUkBpuheUd68H0kajGWKkHKb2dm6g9kQ5EEFX6t8Bzvx/A297X6DvrrtxTZZVNWlMg7eD0Fp
cwlMmkl55rFePjMoo/2cQyc06nvuAFzgl637OgItZy8McsEg3rOr6c9bLAyRDXebepMyN0I8R6gh
gm3Cr5YNzvJ3wQaSpjwnt2RXxlISQlZd579Vr8QyrNbGbSvARIAsm+YpQnsNzqZHs2/f0kRl94Ry
QZi15YZKiPBZsHuVeJa6Z11WQZFfDjzgCw6gUwgZcJ/nFXrcRQGxeRbozonXr104PwtBt9Ou30Rx
gRvxzqR9Ny+i/TFpo8+/xTqKQ0/oInkz1K1iBZgb7EQzpMzXUluP2e6rGIkYo1d2HQAfbPos2c4Y
/lVUhYZSga7NXZHrudvzMQQY0OMoxFxapZOb607sy3h0SUvcDPuVuj/iFH4wG7mbu0ck9xIt4Ni6
M0eqrB6AfAEBxHNycFSPYgTZDGJoa/s9HQRHtSX1NQ+GJHcrKnklk/XoD+hIP0IlKUMUqISQL329
AEtV4D2O7rbMxWS+bcjt6IsnhY4Z6zJHxFu2nm+Si3he9vQKnA5Ldvefm2t9cwviWJKgbsQiwHDg
qSOelqegdAmxwoM4YvkHXzIB9N27dRlNXWTvnjHpcIvqEpSorRZUijwgtpIgQrTd7ibXJUTrz7A4
zcSpZ5FDoEzNhl56b7+0KHxr1+HNZde7qkhDMPPmU13vln9EpgaVUFgbhkaud/QKUaHN0yB6S6qM
PPdxpN+34aMkDEjHL8iMM18QXBhEgI4EdVDcKwJXFxU9ll2kBILPtngJLQ1VpAE/lloNct2921w6
CPrO2iJJHsVOmJvqnjd5Z2uCTYIU1mhfjh4LR2l6LDmPHiWh3XMPIRQ8KNYlLRhCF4qpue2xO2fT
UU3ya1xUKrkm0RRcDY87yAnhLJ62TM0zvAdJLFZbx4+1KiEczYNIUR+kJzhdO3g21++DPSaZBwIq
b5xZkeXc6w6cixgaiQ5C5mbfI/R/mlSGJjLnG+5514oK490eJoa0ClXYw5hp35hZukhPrCAMRob0
0k/+oAE/8vhK7j/A0c8hiLC5XHAkKh+YNU3GbiVc7c/K8EuZBjem71OAEnHkFOKr6n1K4Z60Imr9
gXy/+nj8XYq4etM8MTg8Ve+fR0nwmAzSgYj43Iv+bqc9+6ZpvqLyroM6R7+VJzklOErAtXq6g0AK
DdvPBGtyZ1JkoCUQ6RUl5uQb6lZtKhosILJL5E1DM08hxidQwlh4GktTeRrkTfBXOIJitl8yd2mU
Hkh9BaxDs8sJ0jQBAi4noJwGlpI3K+Oi+f56kx3YznYBF5BYKURJYEYEWNGcHdJZoJJK2FHK9aCC
prnLhND8XKeVM13ddqfzODPYj7O+nmvv9G5rrd7O3zsFYwDm+Or1tbjxyoeBe/JbLpBRuziuXgtO
Ma/L86RbkBdwzt5hfUDPc4mIo+2ZtRWKQ9vOx02Fjl143HSwPBt5UQRbfqA5NvVi1j012zRUC4HV
ZKyF4yAyqo00/YFxh86MghhRxlXhElhdr1vpclxw8LdBBOQYPtmhUqkcFKa9zLjYhVLgER07wTOU
pCIyV6vsHEJ2T0iYfkwmIyhjW5sx7YOMX+qg/8xoEDWTk32IoAq6/k0ArGDPQSrX4hJGPcmkiffZ
t+8xtVMFhhgFkGcwxle0NsSutgkDF9FYvTM5t8Ba/qA3sm+SVi74/pCG7/m43CKQokZUdt1yJH+m
lvGZXzDRcGJGElipHwB50i7Ah302qVOoDUF48Hvf0HX+EMbd5DMGngt9Bn+eOztwtI63I6ib45ju
zBk6fan0fDHODuYEJGHFsYKSSHDAhA9oUjAw+9U2nB3IUFCtbW4vkNUmvZvZZR+cUIA7R/PEfFx7
rEP8hIBPvM+3C6GyZR55rt71D/lcKkWmq9rSN9tvRhFt5m5WD2PWFNYllbxMQMkba5XZkgitlQgp
NMBGAANAFmnz6+78/FaA7p/LY8qacGkxLPrdVmd4c0wlIYyhiaR1kJvIb+BFWMD8os6JnG/PnaO0
wDkjWbTogEfX7HnJw0qYbaEGBOJOzMjr2+TLGso7JPmCq5LbATab0lhZsMxX9itRTrW5tYchsLQC
U8AIH96E5WVq6u4hKX6CMjU5Zg1tMjY1tJKBRtpUslQmMUGEArY65Ehe3lwFMnKQAN6Mr7WwzQO9
8oVrR9DSGAgZNxFY2WbufheKt5aARKPnU/w1maTIDNFR+JbVkZcYTF5h0D83j4xdJzcJa9dY65o1
/kW551JxLSic7szjxn5aoYzz1XeaecKWWv+y9wI3ILvGMAZdN+x7J2FaeR+6zVnwDJVqou8iwZNA
Q1L1BfO+WYnWaIkuu1/XX6zy+4NgYCUuu+0glngU+Gj0Qybxr6/r2FFdHZ3WiiQ2mZ7IAmKtP8IQ
2EZjgGEWJ2l41JewWKVqmHAoWCbdXz/6YLkmKvsYWZpXJr7aZu6NJbauLnOCA2Mom0/jCT3y5LAd
J6FzycwJX4O5TBHlcmbbKLJoTPy1qNZm7KbZbTHtFf/3iKEimcOHpzujoR2K9m2c/j4nT5LkCovf
IQCrSMC1oL+Q6gLBWRh9bV4wu8K2hzYx0853Jl6ID0wOCxInJO0g7FUgQMYhs4LMFNhliSEmnChj
1mTRIDb8+KraGFw/8ONgVrB3Lol9UKdEVgAq6JTZGeY7r7IfT1YCSsNHBDpOOt66ULDUT7epr1Ik
RBbpA7JJQoPn3/NaTdyJ8lArObuLL8z+1EAOaNGlDmyZj/nlkI9kZ4IEqSfzEFa1RstTYCTJvyiI
gNeWeRdcNw+caUZLK6cYj2Gge2zhHqPQ4curuNt32308dMovDHG3AGs0Ykb4QHWYQ3RkyqzzolW+
xsho9L+5QgHXuk3UKqjDDCLJIyl7d061rWFNNaYGQXlDTp/ovUreo2MEJXsCS9Q3/8YUPIL/dTVH
H/+47USw+fNaf4vxpPrEitw5bQmXc8iqCCx0SMVheO/JKFAbZsauOvCw6FA6aq50OyV6O7mbzl5O
FPVfQ8uK/1IccLHfZBzOxy4nSk7k1OWFtKh/GMxuWS44IdomM4ga0Z3m1rpK+UwYlC7QkyRPLLte
KdTeRcl6/cvZUx7xEgOmsMfJ1ol5ZwAtuiOT5RPWZiPLyKa5oiEtoR5lUvi1YqfG+7pEoQJl87JY
gwsPj/MfKdVwLRkqTHv/6egDXguR6gQsH1BVZXDwv1idGofhTTBIIjo4/grYNqZLCPZSAIUxcRAl
mBhsBQMB/2o5XcimFm5qkGupLZKZyTjFiFXCAtAWp97P0pjgNtxUHfWfFB3rulWwI+v04Pk2rQaF
MfmoHcpmO/AB+2wt0uLur4deP4OfLOY6FauKZSdwErM+BhZIgD226+ZOh7ToHg2rVNfvY7l6dPuJ
+UYYgXfuaD8lXc+uww0fXTTnBE8pIpJeh+QI6KW1i77txtHnJAdYto9g74LbQS9liDUFjN7nM+Jy
EyL6kFDPjmwOzaJ9Vxy5iuDbneaudKM7djGje2jpLU/9BedjHNds/VjnK2Om+UPZr2HBIgBakOsX
JcCSZGTQT3u2HP9OgGt8UY+Mll8axhvicsV3ntvWHCheFqOjQ10y/N/5xHOPXG2uZ2hNJtQ581GG
vlLdv5esAvgNaNsEkNEr+A6Z1apFhG9Sijs/gyZTzxty2L/CUE2r1MHUDc+E6T0zg22HLgGv4AWX
kx3ZQzsU0a74b7bJ87mBnYT5tkq/8DMPvPIDDr581ZNPJ1INWSg/Qo+WWShLmKBSNabIAQyYfJFN
BN4CKVQtBMk3I1mr3GWNcxwxrnimaK0JtbivIntssH1QMQs2uXHK7/ilDVVLsD+NRuhv8Gp+BMNy
LZTVUYK9WKUKP+LDvkWvtBCtohQ7elxXj3ph1MjmbcaVbe0BwpGohRbUIacR5yrGc2xiiq5WM6lq
lWfvJ5GyU+XP0f1+4ZtzsMINW/h8g560RmAV/JAzMeC4MyfqwyXLJ7YxqEcLE0/6amo/BDhShXDr
JR3R0ovWz9ijXTQA4+1cLPs2qW8ykjRwo2jWJAS+AaYrxZSFgOJDoHjtrfx0w21gHHrV2hGCjtDT
ISpLwAYR1YU0rlVvbaetKhAXdlGbTNbAuyKQEyOWpPhYiQ56FaJpXONroBOYdo0ld9imhEhTRYLO
aP1KR42ztP9KH3qi2RN7ncsNPPr59G4zPMs+IBFcaVW8cxsETfxTbk96ebXat8UKyjwUsqYZE5s+
22EyZAnwdeyQklhVAwkCBWC+/efYoz9GK3gAt5nifony/f3UECO4M2zmrtv3A0ToBVTHt9ZUTa48
Pr9DY6GQxHmJ7XKzMCTc9ypTdtzgWqShiJCmktYzGZ/bGR1ixTfPJOVoHrzYCjeoT5ZzxSM/CdT9
LrCEEIuJo9Um+KPESWKnaXU2TGjfM/by/Wh0Kwj80Ub1Y7DqXgASaToq3y37q44Zgh7EmgrBnJo1
3ENkjdDmbsvcm/G5+hHeXX1cEPrQIWbgQKntrPXkuab0xweP4Cj/LMeDYqP8eBmvhp//+e7CjdxK
L/NOB6nlbSs2WjDZTF1WtuOyOfWRtXJpKwo+dkXTOQ8GZV8KRnm8HgHxhb2rthrgYEa9vrwQTUBE
mExV989NUjRtHKFsj6pPxd5SkZyAA037RK2HVZSWw9CSuLF4d3l/UgA07o6LKQNmyePYOtLQdS5m
SLWigX3gx2S86OrrkHrVcUf20UrAqwMM7fsURMu+Exw7SJq/oIjEWQNhJ62Mi90y/u5Z8VmWqZrL
lMXt/KruC7TnhPHacrjdmUlOcSZlc01CgJyp9FtVD3MiavTaD5DLyUZGKHmo6Cumh2u4gzgIOE+w
QH2mVip4FYqPjCvcQgLwjQgpo2vRUwlbdSO+kosbAHPO98AtGtox6ZLgGfXNCtSDxpCmhJfnakbQ
zYS5F+fTAuohsh7NBHm5Xo8awfI1kbW8xdPyajSrtwRdOlxrOnD9MZ748wSjNP4s5CbjOBh6gjNs
zvDfnAzErI4KIx36QiFsysR+dFVYuYEFxu1wjarggYWPX9CCST2bKeZ9OEdy3gjyAsmfUL80XPoA
rHxqpC/tOvO0vF2Qb2r6dq/0TKBKTvsKRsQnsczEUeHuTuc5lU24/uid0i63YivfJP8MKyS/guoz
Jv+Dd89cVQ1lJDq1DSkz5uVNgiztIO2tBBfS/uihfzRNsGJRr9MVsGkX+x7/ocGdTZ3bNAPsEGl1
TZm5oVNp9mpafZYlB6MDQQYJ8WXN+WQWTPGgy6uWHoheCG7dTQ14nQyNTczMtCn9rSKAsgv4W2IZ
VfXHLztbJxaH+c8WDQ8KKwLGQ8ZkfwpInT3JS/H+m3Il1/QM1PCWVOSMKnPR/u1uNHZPet3IItmw
4i01VdoUKW/bSsHlldAees21ex/QPOoak6aw9Lx+UEWWbCiaxYfv6AaqCr9ACyii6iT9zCZ5EOce
Jx5dXRte+2RPIzRvmiXp+hObksL54jIbr3ccNPpXJPOLw67QWdI4+L3faWitfDu3ST64fr3qmlBu
90LVVXiSPdjRQbbhP566+5CrxTyZUJfFgIsPVx18vJWtKwnBQAzch9U7ZgJ3yhGMumkcD3dNf1Gt
StSAgqAGdfuAQX6M0oULX6Lj/ePYILiabmTFf5yII5tQI5WCJiPcC9QS0P8ppa8m1/VxpB8nQhIZ
RHWNJwMh85E3Wrx2LJSRSPOTgqyCoD9n5jy+7hsZVzQd0aHbDDZygy1bY9N0Ce/Hs4pYe9sRmc20
cZpazQIgt8TDfcN1kYHevFJI9+cnSB6XKnTAGajqscQG9yzOYZEvsAx/R9BoO7TxymvKO/DRStjp
ki8xhDYoBmaIVtN9QnnIfJpOjqcVnKhmbiNIZvHbT1KLwGxCaNdVrOFjJfCGHfp6mOL9uwpFK3zS
lLJ5UxVoZopk3433pZzm6wbrVtsE1GlBjdApmsuSmTEFqzfGU/0Mdl1dNTN8VZ9McRCBPEuPDf9Q
YJu8/3GDr5ek402wKo2oPtID7rfW16JpIZSmyOtFoAHR0UoZRvBNLsg+uMlK+eCAEwWSnFxLLtbu
LLevICzDAD23it8/O8l3v0+FPx7gCjS8qERW9y1yl12LR2V7VXH/ICwgKzg2ILvazw3MRPhjwrqL
JCr2uSO8Ei07SAIgSnQ4YirjTLFFrfMtZedDgPiMYp0bU8jV1hBOmbT75d6pNYoRkG1qYgTALwha
/OGVKpLQheraOji4+BvUZszRZuJXwEnzxIHDOk+41FOBPioN0RcT/L1tklfVBQEUMIvj73kn51Nt
mpc4LaUhScvSfSlAVPdkixDS+CZEhIaRm5h+uWY+2e0zBfV36vVOnZCO8NnHvc7jYAoCM74yanSR
S7VQdq0w05//20echebkOCKoni+XHayVU6QSEfTIyXdQDVIygCyPl5inmux/t9gEcdbDytxVceBg
hcjXLSg6BWBTiV0I/+53WWVPIbryPotxlNGJVKxk8wG0vuYN9KfEuofIMAAt94gGr09JN4AAPOWS
S/VtZoriqK4czY10ceBAg9yvQQG5yrbM+JwYzLlvaJZPjgdm2zY/tCGYhbxBZjyv/BZzAqWP+1/a
A2tt8jeauLzZJJPWbgOolr+2ukt1vWkpshhp5ZNMZ2Yd3PNmDmTXfb1zaoOrkU1KlpOVRgNquPpu
q77rzkzCVUF1UGL1/+6PmUJKtPX3otbAA52uJqiv/VrK9fsV8mNTDSiEOxJWtFlZHzexR7Kpq2bM
df3LgMgopGMwF47U4pI+uNQRIqOv6pNXdxpuZ+Tl5ecFhKKYQCon6tFJx3a9kyTwxcf+z08Bs3Sh
lGH3n98MwvaI7I7e5jrWM89cfLy/GSgKKHoSya7q2+PYI1dz+Q9peMLxgxuYyrtkqCELx7o1R1iR
SCFk1X4SBYGpbrJaFHpJcgKM+9Jr+ulywo9pEeeugHBKquLPVGPeSk2gxgt4ZddPMlH5nsOP2Rhn
rjToqQ0sgo3OShH4ZbgMs41OmyWl15r0Y2l/w495H5bPPGT4opyClRv73nqzpyIDiaJj67V6CyTP
fwAkF50byK6YUv7aPXPByi/aB+tNjDrjG8UGnkdRy86cVFgE5/n3O0DoonvdjdQ4kBwTFgDXkQrH
C9ojO2qRkTUQo6ZrGnuhn19nEY1ltv093bf2JYX3DsFHyrERsHFlhOHPbALf6SjFHTev7iw0dTx7
yBZONBuf44ZC7A6o65bKLkyz8sqaOp/7q3QB0Dzoz78pAyn/rwD3VdxfYOsE9VEW7C6vhcUKvswR
QIS04rwjgUd87x4GJSix2Q1H60lAy1LYM8Dm3wa5OAOO1wY+EbyAFFWN2Rxsp9aM0LQnkR4KfPDZ
Puz+FzoyZlsyPQzl/hlziPxPpyAWQyD5VH/1eCdjgXuQatYkcKnhm+KQisjO40okdgzHJ50pHYkq
AfhPbABRFMI95YywTNDW/RRLO/GEkvu4VPWHvxaQjl6Rgc5/DV7caxq1bL9XOVvU3G5pHoRYsXoR
7/4s0uDnu6Ec0Fiqh/zS1x0OnM0RruRobgPtxYNWtIVBA9GRKBHSAgThpecL+hR82oMsGGCm82sX
b/NEmLNI4pfUNtG7WxL5UJoxkpSPoL/I6QAZTxfHDgwzNptIUgAApIYitP4PO2/d/TEmD/lekSmm
JvdlPfKd/xJm6D8qTgurSPRffCr1KwQTaRUFt5BJAmhDrUp3jGNIRkkPChPg+pGI+GZdqctCIVUg
LCdRaF4JcNzhXHYlTKvpgoQX98LTA9A8Y8czDpqDqDNGKetHd5k7lmN1goyk36+sr7ezXd83vP/7
nHPZ4KsLEVpqOZJRSwbOIk9/S8NcoMqEhkZgBD48zWw7x7TUjt4QA+IwGumI+EkMqqpuVjNR1ykJ
wHjYRXZ1JZWG2ujQNBLiFfltn1AB6vvUtIl3iZafITbyRvu8WjVelhhjE1cIBMZWt7f1oeK+QozC
3RKnE8qQMO3uedNX2agEZwFaukX/2dx8QTZE/iQmWbOrtjq3EBIodY+4WRtyV2gD3W218Pwk6tBv
GahemURjEOkJGEhfnAptn3qKV0/wRHLge/vfaauhlzEoaVCG19YGZ0Mctj/Z7ao6zH5XRtrV2QH3
oKvvuOQ1njrmnNj08n8apoWsNRs3nt6pgf+yqD+vfqumY+jYy1BPpbkEhcVIJMp0pcpPWA4CI08a
zq0o9KSbTw9ANsVLYc0j1088sxckm0D281S2N9YOg4A7mOapZwCWozlve8Lkpph02KIfifk2hR5y
1oEmLyqp4X2Gxl3qf+EjrgBMOSaCu8hb3JhRtqNe15oMYwrnDlfIIHnG0c5gnNrI9QgjTdHTC6GR
dEWBuXRs5/1KHh2s13FfuJH2bNQpOUrLLiijLA1rdDyTm3E12OYNXwAg4q21sNXqg6t2LYFHUfyn
my/a0Si5nDPJ4xyUsghSYmEYKre2bIfeLeJtzB0H3EXKTSD1Ce8X8FkvlTRxps1DvBa9EFidqxpl
PIabzuRbSJ1a9MbXtvDAbSYgeDSq40/yHrfpSsyAqtVxnqxdnUTpSXOW5iqjq1PY34ylooY0ha14
Qq6dOdB4/0MhEp9Yfxshsf3I+gceu1Aa4MdQbf1sHXPKp6Zv9CyqpInhnS/yRstMLjsLGKSd15kn
GKx37nKcV0RXB7GTlArQUDtVgrjlZz/N9+qSXEv5SvtttKFJZLyceAGxcvKYxVb38AwCorn6ji9q
EPpVo5tBuVQ0pVSJnRgfaOeoQVITL/3JtZIDSkmN9WixAZntRU0LZ1b3kfN/1D2W1FnqDvFLl4U+
n06y87kHp4BaRFkZvrfG5XxPRRqcGmvtWLOq8A2cPK+Agh/uoO3kk7JDNceizqFW9UgE3MH/X629
HdCmnpU6KnffexbMrJKTeTmg6GO8q5tQoNxQTBrcYFtLGwTwf/kRxhiudKYBwbQylxp1D6dUxK++
+qiGtN2OVOFH4oL0w7t+mNw9P4JOw70lL56SfLlE9Cx8FjkgNaMcwrAFtl/eeno2aUil25I85Xes
cEJNJ0W+72OPFfUSgnxZPUT7p2Vgbb3Q+8kT1v4vHzZ7vmZPKHitLjhKjDWBrg5D5vGNw76e8wgZ
AcIdTR0hjEwDH8JJbv2A0Fj2RDKNypW0dEZQR49yyLZC66KZIERlAgjs/hOi+j5lS/vX6v3zo/pS
N878JhGgw6RXjCBAHHGn0F3nlWgTfcz2QFJFbTRmMfPW2xb3T24gLn8SqHD9s7Y9xrHGUgClxNwt
83cox3ibneJxzdS9Vf068B8lt1O+/G27fVDp8dtoUDeOq1zsoj1byOGQP+bfDTmA/Pv6VDuShkY5
D3pmZ7+i9+Ur3Kekdjk+Feo7ufc8rTxaVxr2n1vUqIDhFXY9X0SqfKrz7BzHRMt3Mol6Ft0FVq5X
PyD3ZHCXobjywV2jK4lsp2BWKRxI5E5Onlw/z9B1GivMlUrjGwsLr5QJhONf3HNQjf0S5B73Iltd
vkrKK4cGjdJb15T/dgqkspevhSq7MGU2Nml9aRyw48vME6OuC5Yava/pVseUit7GnQy/WuEDTEDw
zHeYh90qMtHEPYwFOqy2dk2ChMPI0R4Nlh87rvbpT7cGdQTaravCC7/d+R+SUy0ivbNNYqBnQfup
9Qcl5zqevapPHWX0LapF3WhuuOCLlXiXALzZoiN3mOEqITMdCRHUZdcb/HgGdUoXldHwBUfqI02k
jTIbm6Fd/2pvJcVYnvIlzr5vgtwxq5SWj4VVnKv6BG0cl3UZsw7nK6Nq4WBODttxP0/AU5no1pm1
bDggPA9yhjFrBhwLhdvMvqgm1z7Xziw2yScFHHKws1fb+PpiFJUve92rkSQsLjXom5QIb4FNtiZk
VhYNOqkc4QFVm2vliszN7wAfft+NAPlqc0hrwX2Dyy5nFvnNqmWL6DTfl8EVWvWkmOXtoLCY2DSe
TabUfn8rsQIBjPYgVTWqTcwvb8izgJPdNzhQJPdM/B9wMytVDeiyLvf7jInbMoTpzpuIYYjBkb+O
4r6E0kqJhUAugzfOozDSdip2v7ZJanP/jvy8+RaUPUmW5FGsB9Mf1/7PfCalici6AjiJh20paR1F
sT/60SAqSx2CWST0cUR/O7UwrTpOem2qVF51FBYZnACGaXNan0MyVOf26w29c+A7AVGZe0jIs9nQ
D0qlxBSB78XIhNoBJKNDtgrhwr698eQ4cuhVKdOL0yiEAljbzvEHVGjb5f4Med4WVS7Gby5A9qUN
T5++hKrccrEQ1RBd9R/eF/k1qXMNMXWRtFEuMELsD6s81Mz2+ohJVWGYGrEi8UnvEJgRrBCzVWEI
irejP92YDq0Gx+ZMvdpAbv/FulBEBsBhndd5U/vW4XUKyuunrZqLLs/6vJfGeT6ckJ840g0MCq/N
5QqHT9eB1tve4U7yWwidSTyi1lRnzeGI/GR6LxK7y0sinAKP32jfc9MCaK3vITowct9u86Esmb0C
fV6Er0sga998U+sHk1R+penhKbesMVNMXI8I1/YRxqCBgFr5+AekGywCJilAXR1K3u0ZhR+VGNFl
qvjqySfGKOuAonuyAOreS+sorOfQlYu/ii2PDSsH5rvSb7lXPlG7t5Pog4FAQkkUGSi2xRkcpOIg
7bdREjjoCHeqe42iuF4obBITodXvlKkiP4td5kGTwam/GuzWJ5WoCKPv3YyWW6xHSEgqKjhU5DDS
lwxh2XTa727rdpbOzO0lylnTdRHWcRLZq9XWL5CNrT/OzxEcl5Ii06tFC4YvD3FsxPGyrcBQ5dDB
zhaeBHvEbxaLcVfLo5HW3wdTueqkQS/Myr9DkKQ7gVUsphDLMcKSQaqNUjpSplX4CbqPkx8OipYf
GTQjC9WuDRYeKIm9dXR0+pHwMUjGfrp3/tEl5hLFGFmoO9DqlpqnREtC0yaJtPPdOHsKHKhFL8jK
FJKUhVhWsVMWfg/QGXyUgU4+f+vyEyRM9c5CpuT6dNrJOM/YkGan2hs+lmnny0kG6VVL+xWw6WY9
CvwUEiwmr5Ywc2rPRsn2VoKpDr+mF5JFh5sOwXyG6A3t1iQYGBU25OnEbZAKS7FkBD0l4Z2g0uaT
Ysr8RXJnpFqHlwSa5j7WSJY2At18EwAxYceufb9kU0f/ni4SfH+flLJ1xE7D+k2YQfb8ousOeS8z
otFAgbVwG94Bgfa3nOdFxIdxDX8L1V9z9Ud3eJWPmbR3u1gtiQvp8QNBF+P2MBAGfMgwh447DUV5
84CPbDpW03+B6QTgehi/bVo1TG94KrPIyxzwFBMivdON68599qnT3PFFZEiAlG4AJK2XrqJNECKb
ueODBp8ghl/6ziu3nTt5nKkrXZdzLedkiBrekQm+yk6Hi9wHY2fshrVdZaqrsosvok8w50nBWDQX
BHTe0lGxL8GiUZnqd7vLJNN0HDRfdXRezdSARLVHZpZkLISO2GYgm4jNk4w2uF4Kf6e0JD0jtMmK
tLSNBMCjL7xqgZm2WDnv6qmi0GXvaJRqHvT10+6zt9dIk5yJNdlzqHUpfGfNK2hdE2y8DR3xZw/B
FfLgoqK9Ab64Vs08a1NpWBEPpZHMIQW76eOCKaG1RlVs1+xgrO6Ot6FXZ6rEgmmYyXKlPzV2qL/i
damp6SFyjpgVPP2bHcL1jb5Yv/ZtudI1sutqFgT1zOaYmt/TiZWk7YWKIjjdjuKuwXhge7ftEKXW
O66j3TJO6RrVWUhFYKlLF1/2pJkdWk3ydDojgrmeASXxwMeop84cxsI3ZScUWe+f+pi143OdOGJP
ejHgis/xbmi8fKUQKWZSHSQQ8KbAwS51rlJ6pmJvMWUCM9q6/8M2Imf4eEQ5ySBDPruLSPfZGQZi
R3ymUZ2GXhgp2Fl0SESOAACveT2AxVySUeE83nxREp2BV9G+OwamM3D4SMN84Qbh5TLRLCoV/Ho3
CeHMDuh75lbZVJda61yqvFOAWG30kOxumyV3u1iaZy6nF//7jU/4bmwthXNXqMbrghMD/whCUdHz
8/LLxn01vsxFh8jiX7E4O4/kiBPXAlMJpmVu7sFTi80VVLUuPEeh5tvw9AzvkWL7o1+vjyGvb4d7
/E4My+8fme3awAevTJm+dmsDE63KGp6q9sWFAPR8/wKIcOdZktOCRdrEzFtlXK+/FXWawNAnRnoA
D/do2uIfI7kR8xK6uNv148v6fcYoOE6hmh/HxrzkFlHu/x+tRuw22abyYnbeniTDmH1/XcQ25TA0
T9BlnV0pfV5HkdMYYUe4tEMndeoEenIkgAZb/Hu+qVejfhQg4VN6pCsGMDpYA8k+RAQUVKp45cUj
BQ3ixY6LZlUGydoFQPlUfoD7yNtbCKoA7BUy/HsS/BurFybG43RDr2AFHbyiyF7sptd8+K0D1a31
/gdXCEOQcFiYkrgYx6XGyo0eGK1xu0Ab6rvXgatQJiCzEgZsli+qcIEGVtYUvpsGesF0+YleVsSt
rojOit1M4KsL16xju4ouxJTLGFUm9ms78lwftK+jyXonbPNBeFSoHangO02FH7I7jj9Y/FTzZr65
uZHP03F0nLpiqAAndUhp/RLS5DLYq8FdpQnViZB8At6igSCIrePDaKS1xC3DML5wizrzpfartf/7
133GHVkTqlm3zqOiRX9KxielmFwOMXAHsZRjyhxwZhfBISbs21OMcz21giPo3Xynwqukr6DnGKXE
MUr2IxweXDdEgmfFTe3b8gBpdCHZAeKVMuAcPWPDrkiG25f6/pYXkt2dDN4Wih6uHb4aGAR8GlLj
z10+hnjY3g0krRZEUPtGgp6KQEHrTSZ6yn25s8GCrhwoGRZfhWnInXtiYHAvyFxx1636uQR+ONDE
4rW3414+EegOKyQcOMHOw5Unt7eSdOOOJe9wXFodhCvW62YlHAgu3fur7GKvee3kQqF8WGjFycNq
eHlHNnxl5tkKyxNg2W9HppDduNAgV/STsW2SIXfkImxMiAnneYpP1+ZYALhak7UVufl2Bv0Yevbr
EzYn/XH1b8uYQRV/yCNpjmypVOrD1f45lAiwzZPTON6bp0j9Dye+xxsRowWtyjKuIPo8QsYaLs6e
nebHcpL0u5as1+2vjhm6oJmrH1vtF0UYoVMQsIsBdZiJVprtO4PxbSg6wJrI+5+xl/XhM80RPBgE
hq8qiSyA+W2G+CMBZJ3kAoa+NnKRiMiDrzGA1Pf8xXp5lB3ye8LDihSLEg0YhVn1pqg6ZGBPcVXC
/eDozU/BKRIkxqiM9f4ydzL08yNfGK5SSxI0v8vdvK7oSGWdCVHQrwJtREWvYdGHEve8YnOUjAth
mynZ66NUGS1zczYZN1/9Rfd+vgJcRmGXb2iFk++cDQvgKUa3oQgrUgpEJe5/DBEPfzja9T7+tqfs
6IVua8pYUpQ1KHaZwUNs8deBX5NpnlNHfU9j+pM1R4Qg1AQD2TM3U+F0c1V2ewALUJyVoVIkWFuH
xnLn/7blBRtfL6+G6SjE3eiZHN4st9p+nv6+FuV/3NF1jso/l3wSD9WyllvIgaOIQ0faks7yx3U3
/RiEVGcLB6ygDR9hbqY1UlaSLU90brCBY+CWjp9YlMfeIYZSnIC23/SIB0otc26d9TDi0gtKxyyC
KGbDdOy6k233VNjlmo9Oiv+huvjRW2pLgVDmrYzVAFTgj0Rmvi+1bTuNKF3cFULSMa+yHUeJHPSC
U9jWktH+bZa6OGiqSc/a5vEgdbxY8UzSQWsbdrCfQcr+eGVJAZjc/+oJiB4c/uzMLIdpfymEdA2I
At/qeo+vX4z3TZVc1oFar3Os8aZH5Aj4Ijr7S2607F8xiyhu+6KKeVkQZOdZDmryBboDbkAMa+Oi
BS1BRMyF1GXW/krx7I8FmTGN8ofBmcIbrCj+WwTfJk0j3b9LA+a6MQV4lN9n8SARRrVyRgD2Da2k
2l+6z4xwqUfpztzeg7L1mjMKNPnU4rYDkDWHQ3QYC47KB4DSYnA+7U7C2eoaLRlurgqvIWcXNRZA
3864Jqpl7nwxdutddZ40uVo55nsRwtvgUlFcIuHKzeREMNp5J8rQyp+ccC41YWRfB8tAV36fgzTX
FY8Eut6ShQCpH/WDigSD3ciUdKxEqVaxmFhDGxxfTD7v1K60e0gGy69S5ttuRnp+wLfh9Ub6mP58
FBcda2gbxsUVN6FA9m9Vo12iJqfAhhBIl34MH3DtP3N169CmTTJlR+pD1HJMcsJ26C5riZ4AYxP/
ExLfvQI/JV/+tie1VpfYfbVGvMcLKA7Hfti5mGeFir9kIJ6x07Ndh4l1R2GGYIiCSWutY4SckW7G
1Cikp2zRpEP3imHRZeeRM5FCKH0uZ+7/a1D3PoqrzyEUuR1YAewkKizKR5MHeNHsLKSRHeOPSCrh
+vMZ0TNtCt/fBz++WGZsOXaiLE5/0WTfxZUDR9nk7oubvBP9SHG+YLsV/sl36rBB4pUAxRSH1KAa
YslXgEvH6byZWFINFrRYMi6m7jplUYLk8pDJyqooX1zDQl4MCCGc3DYHtfT5ojslzyM8xs8YRzxn
ZS+M3iRQf+smEYG0J0aszPd6F2kkOY7Doat3VZmGKJ8WZ2jHu/sbFFsz78JIBv9+sFTMtyVMzmga
9Jy9ta2WjLKurtDYW0MVUzMYZUU1gHRDYI+vlcJr0tJjtYovhP1nEz/Yc+5/KgN2B16YgLwnaEY+
G/VzVESnQXd8/9nn81Jmr+xzjWMQxWgGXSH2ezx3HmLKBGAzCrqjLtoMUeklhI+hiJr4m6oUcm/2
AdeUtwNTdkp1OkOSKJb0VuyF44Q1XZ+i0rHjOqdHKmBb/6vwao2qNXBiVZlzGjEuCwrqIhvlTRYI
ydsCp4N87LZBHC6PVZ/eyckG1QwaJdMPlPDyvnPDPEvYCeJtmzIXn6KBEpSw3dOwsZDVrH+hleB7
Bs7S5XBAv49AlAHG60T6bu1Aojbw9UWCizlxXgAYBQPsLiVVWuSNwNRvBgm3Jf5+4lSUubLZVIcs
wvbHK4/2BbNvDlFUisFxQxOdsWTJRN9mXGsy5WCotNsG8geoF2KhSFo84fmkCRCcpNPwLOtee0oZ
qFHG269DzMIOsA3K+sgrz0AFobyuNh5N/1L8d1nLYYc/Z1HvxXTgMD0HxBjT/9b53UB5vOBu/oA4
C70L+mq1vmI2NY+9Dwq1PAVyP+6P/FipPeEzRoIwvvECGqf35j6ohxJLx9gJ1kB0Tpor2hLt7KSU
yGznCvl4wsEGgJiSfQ+yx5GiN115b/OI6zE72L3av2eo/oAAK7tlmJmMOL1fNbhk/UuiD8Hgvv0N
b/oPcAA+n3xNfp7TmZnwKpykwgx3oZqanLr7n4gKFdhnAYEBe04od4nMF5ASl5utP8V54MF3kLDc
+pFx+YChr1lgxD2En1w1Tay8wcnjH+1cz/W+TohyzVW4Yfcp5oOhSnCv4af/64PjFxWzOp7Oq0TZ
A9c/AwIRdY21jsEqZyWJtD18HAa27ixhlOE+x4EmI78KRiNOD0GzYmbye9KI2KfGIRemvXDA0bpU
X6nIBj8apK1vOvUpkLDDMRkFYo5z20vrGJGa6POPq49QBP3UpJvikRGGt7zRyQKbW0e3R7Hn106J
4R/0M2GKybcMxuto95WB+AnCMet/6Nx49IkYXm2g7Y9I5ahN2WfF4IuV0nJn87uvEaDP/nqyzYCo
9NpCPD1C3Ny51C5QZoittpFgtaQW54YqpzxEjoGs+jGnY9NVuirP2mxWcZM9INsbXG2x6SjFQHD/
+AEOKlWpCMVwtDK02r0utxOURzABvOYN/7/+ERgfx6vMVFjpt25DtdatORNebWPKi8+c3AjjVwH7
G5gBfS6CmcOdC5/WcI5DWu/dRVkRtobk/48RazpkK2JZ2V9h3UGwv8yAsJ6S+l8E78TWxU1+MZdJ
xiun7df2HsZsgsi/E5SwSlQl3xbH/mMlDFBS0wqPUz+B+c0+dR6FzU1nCrqMIho8c8MfWlsm2y0c
+pq72A6dJrWeSyGGZMYFdhN/s3AoYGoZTLl1In87jEqPu6cuaMt5x3hqCJDsUgKcMYOLExqEu412
0TAJptXC/AWGRbq2EQ3jhPx9ayZ+a3qDg++cQSFl9uG7hGv+797sZ6d445BBYJQj8lBHgG++u0He
Qf4zsP9wPxIdrPjF1htC/v+tJO2jVOIIGwBm0Yklu7tNGVL/SWQpidacGtvVlXNH1vT9nPvjlslm
bPD2sGObailWPafs7O5BVlSaL9R7pVR19KS5twyrhDXmLRcMLL836ANILRwufgk/u24vdxqfS3MY
Qox4rVoTufLo1bDlFaDzSvRgTBdZ2RbIP0xuUkG8tMaZmtGzhsNLCzhElsjcL3XM6ciqRBmbxIx/
1EuKbamRHLz+lv2lerlZgFrQDa5ORyIf5Oyxw2lWLfd9Xc/5iuUod1gURrLc1j9KspzIjpFTEGTk
3I9APQth/Dg2WqJCVF4tPMqk3Wkfbv8fdabyw+KeKK3oYuioJRiY8ucCmauNW+N69aPNaqZ+AeLK
LIbfedinuQDahZE/CROrDW1LGOPLs8A5nzLBaq4ijJH5hRsj5A+VOTQcb4hD6IgBDdMtJKYgfnoe
JxuoGTTyLGtMpngnFlr6FYVtD52ms01Y1fIqGyKiHTq69wmsQkdA1cuGAqyAkexCYpRMp1nX/88m
FQM80YQOGpdxrX09aB6b4LsFiO724L4PwGbba2kXAU+Dg3hqCvzrgcExB4L2276Szh4dk7KIDQLO
2qiPS6pxZA5c71mrE8CyWL5HAFRD8RoDTqcDe7clvbmfinkPR1SsXymM+Bif3G5eWUS4SafQUN81
WjHlh1yBxXsnJC+PoWSzevcOEdqNe5IR+3tV9sJZBUao2rQcBCs+pI+warzcpsKacRBqcHlaHQPJ
wMu1Dqu3a6hX12EFMIY7acZlr79LK0MjEbzJtkvSJzC+3YHj11UuJjdKHJNfHlLoS53RNXzH581Z
DcsMg/QEtcoLXXvkknCeqgYEkRPHgZvoh5gy3WVYkVuQ/q9WJBQxDXGZ+29z9WHw5B7vvJYW7z9Z
/dY0VdJrsd3rZQCL4XI6RgriGI0cM/oZwyM5cjhBJ3SWgadB5hs5rfnaoPurv3C9zkMHiwOTydUm
VqNXX8zh1HxqG0w3q43QR79DMjvWqupa7lXNBX9d9AiFePmq9e5vchYb0oLy8gOtF6nje2iaYT68
bxcHwrpxrUwu9MSn0sJJVqvRalsZ8Xvhg79fCWK17sI38jsi8kgAdDaD2+tVmjljP/vgn5ivZAep
+cmuRBHXW5kanpkWEfX22Dge2W+kFldXbZdSknc3ETmLEjk7j6tN1OKyzA/bbRPdxry6yeoVlIJm
R0xJAVsMJAuxRUYu8oeSJV63mWcHUkaI43PiC2FikzYXLKn7VUjmvMRUQ1Ov6cwB4k5yCwzIfCvj
x5i2E0ZNSOdSZmNBuZ/X+1rCvwNLjTfWYK115Uaz9XxEFVb8ZRolmL+E5pKfMwPmI3Z+Pa11uhC4
wzmkZUiwvxHMmxfEVxg62SsYE0mZx+D8Sc9UlOlYVpv+7UL+O43cIjZLsNmG/p+fPjHylRbt3wmb
fW3tikycr34X2P8/TV1uXedD078KRDnvFsg5xQ/dQOFWT0VfMB47qEYErumKi3bXICUjTW3D5pCf
5ty5g2S82VVikC5GDXAqkVS6OsygvJis0uzqE3gTdyw2UiLB02F4Dw6I9ciTCn9OepGhRtx3qZmF
v7vDXriy7ZQEy1MFhHrawbgvYW2zf7ey4L0EZNu1q1dWwzjKaOqqgRUqN7xuBL6FGNtiu9lyM1mX
fUtN2NnGM8OuPUOddclwd7eRInAl7dm1uq3wIrp2fC8kqk1juZu1rT40imArk8Z/5d3CGxQuupto
T2e1O1ptaS0TLT3tgUoR9jzWGocc53pjRh0zj1eQaQgFATI3O+qSShMNqXJYwmdrLT7hnFXqI548
wXM6a9Ngs5tf5nIvV94D1Im1iFgECNxMQY58bTvHDy83FQieeRN6Lfy/06fDkMW6YE2qaAvFFuQV
+Zey/R6z0CMZOnTeo3FTvAg7xUJbgVmv+zmUTQnhp6kmgkr71IHSE/qgwAbJlJmRqCWbsq61hTEi
geKWdQ2HnJHU7z/eoPQhn5qhWkep3F7Hk5Ddz9uzyi78zDEfVGkqQY/Mh5In5Wi/bQaEGKDp1B/2
JEYIBU5VI7owUhdPhnk7Z5Qn39onEganeIRzEGn/9tK63QHLCQCFmiK4x+/ms0wK78wSpuuExHQK
wPtfFoRADvVmJGHBdgCeoVxivJ0vzXUGAnujZIkYqq7fK0ey+fQpC2CZxUVnpSd3h6/6fnHrZu5X
c+B1JLqyxQrrElqxTKV5gpJwu/TIuDzvC67s1Al0yg5kZpTxu1bJ/DMtZ8bpnIA1U1eDOFWMw8X+
+E6Szin5TZCRxP3pGHXkCvN3Em5OfN4ypp4rd45zTGyim/YsKIxaJ+S2ldZrxiwzO7bc2tldRiTq
2KSy10h1tSPo9zZ2yV9axCDQ+EgX3SZMpZrcnzuCpk4u+xcjtQxsHUuJleR76hJs4P9e3RjA2NqF
0zZzCBoXh8Ck9aWCAGaTgS2V1yO074UjulFdG2zXM4fN7D6PsRxfpibjlVlsj+bB1xsUoLLMQkYx
OUPy2W8hZ0IQE++kaL6ag+6jaeQpX39EEYlFTARlFlt79/o+2ghC1iwXYGocZplkQZO30HUZ+lmr
zW/hsZZyjCxob/8v+VJI6RFY5lh9A8hvJFkgVE99SypupqR4d3uklFXGotO7/UxN9WLdxciHcFvU
nRf9EXVhiQiu1mKp5qWzccNf0N5FjHixFklHwnbP+qd4ULCe7jD6xLjFvuCbKnXcBE2NFLUonWK0
Hx9P7lLFP6GVtPEPaYBYX95LCRn1bN1qeKMWi7WaZaS/ebudtIjjbQRLM95Oi9q9YsWbIDJn/PGB
LIVTYIzYQYM5MeloJukyJ0rz4MV55zp1nR2Qnrqas9y3dWZY9jJHCafLd6wtXiD2KU/X1+gDgfnj
TiS0oGuLmG0I7i+HtQzMIACvlLBgvnXQc8rc5zTBfRyZtCN3eU3QxF/7Mc7bqNKA9L+wP83KN7j+
D03EcOl/9q9lH+gLTmi6cMJyr/izpJ1ZoMNIRWvv77bY67aYrPA1Hxm4JuJtp99C6DPPAqPLbEza
Vav2FsytIGHqmwTFYj+tb9Kw/sFSACdoELby/FvtQDVZZ4apAuqyM4PcB6Edk6xP4wcG6Uc2FP2H
2qWmBjSwzvYtv9cuWOLOAOtUizIY6WmJYns5FkuFwqYrcH9BU5/jzxEFQB7Y1pvYSJY8exlDVTEt
9TqGpW2tSUflqdV7Neu70IGa5kXATOnxLPppz+PMr9k40V8ySAsXJrGQh7zvrtb0STRKky+omHBD
N+nzbaApsekRmDuSYCagrH2TymbiASoboZuqnlwriToLtDI+1Lzezjfs4cx+AWobN3hhi9Baq4sQ
wllPEuOCWBW/bule9N4HxDGah7I1PTmlzukff/2ndfKH8LAyj7dXOhOoLcUIZb3+JrixjUJEleFw
Oq32JKThDWA2egTF4FrhV8DTNCt4E0isQ/re//zyKub2zi9VUVMN3vckcoJvbIv8rJy4ao/cVURH
OJwL+LTPi6w4oKEKWIhnOWNvNKq+94IxERkCZbwU9xHz1MGRTjXouEWQxm5ne51Xm+EXJRcuTQRf
SrghgiDzEWP5aalNo6B7by6zarZgizIEoRbkf6BLxahw7oeJNEBaRcAy7td33ZxU/FJOZjadg0vK
l7kTKOsjaMSFMOWcQ1GGhPilYTfcYhS7ciNWmLvn6YkNx82TXZ/PnOq4p8IL6ZPDSFuk4zqSMfVW
r8YDqdrSfGKWQA5m/Kr85nLsg8QNAb+Pfu9fBYgT7DPxCAmRmNt1WSkC5xELjGRMTuPLPrmK+6Ll
FNQHAKsiSImyfORHfz3cEOz3c1f9kJmx7nCVvohr1OLE47AxVnT0rFhVpzZGLuiKp1VZrWKFtv12
ySw5I7bY1xTYyBpMBfuIjIZeIan7bSmGL+OHhYBwzAhtEZAWHNu62RmEDwkGv4hknHf0F+FM0yed
LQ0ouG3jOmvunSoMamm6otbuuQpmUqET8EZHjB8L4If4Hs/OT6VXTwhXtxwf/agmbG6MHfpveo53
xH6tESwzoNOXlPYkjfdApmBwZf4M/W4mW2HkMaglb+ANGu5x6L5Nw5FyiU6FOCdDIqkPLnlGMDlw
ULNXymaOmFKp+zBrIsacXk617VoqVX6zap+ejXmuw1HpXlofKOogs5R1MqZvGu4agWiKEaeDmoPJ
p/sLCblOBOMDJSlayXh4yiHHnw0Mgu1aWicc0s88Hb8igK0/5Wq2sZCaRf42zUfHm8U/mvOwngav
oVyS4r+aDyp+Ci8ymGH0lqxsZ+vcCJPpuu1Q1vX01+Th7j+CvhLdMJUaQ4Y0j8mDdI3HzF3OsFu0
J+hdceabx+6+8N7+KE3V5egvqorHsRI41SIU2UNZrK4Ro5L4ib9djHzJopzoljLFedUBnXzeF/fT
p0l45m0bnlJf1ZUpHl9uovkbt7PDunnvTaTFaanhNKw1INHfYEbWEVx/U6c5ruBqg4qDj4YjLalS
t0AJyJrktkg6o/CXF+Su4Qmt72b/kwES2cBrzMbyDGx9GSoOxYk8W3hAlex3zA3jebX9E9DTLwY0
zsry+Bc436GqhewehlMzDzlLXeZSknr4C1dm+xvYxDcWn6ekG7Hp4VfXnBE1XPcl3rVn6QGpxc8/
eq+62MdFJHWwtC16vrBGUVlbIg5etOZneaci/rG51QTmRuH2dyhKieiNuLtvt/IsOMxNTN0OcxWi
JnjhVp3uDNJbdpLkJ8w2uHLA3tczzCXMDlwgCBVg6f3dMVPh7jSEEzZBhmz1XDVeJyne91rQY4Vt
67EEQGAQoYPZvrmitBB2IwHh3z2S4RKwTa+eDLfLgyHLKV+I+6l3fAQNPmVVzZhOr4+KzcAwDaR6
mwVgcftK1LUAOr7b7pJUE/GxOWkG+xCXfyA5QuSnVBqKBfWjARLuV9fBpwSfY2jsoh3qq8njHg1e
eXloBFlOJuxFPKyLtrR9a04Klq+Cm1KFjgorvNP5m8f+4JchiorUNzaMf9XQaGq2mbXyR277ls+V
loH2BJdBvf/SxYU4QhY9bXO+2NvK/GkcqBUqOeRipHtPPZfe/l9qw09D/AGow9slLmH1KoauTDui
8o0OPqOdHiTzseyTMGF4Bt+XHRkIf51d4tHrZDaHlc1VRyQgB90sO0oeK+QQFm4oYHYMvJpKIJRg
TvN976+I5oWgWPF3NjuUeWxo+CNUnzJMkov8TWWwUJmkwK6y7j6nCZ9niarSb2I7fSBUgXlknmM/
QulH853IwhEu4WZlWIC+0TZ0JUYsCM/NB5FdEyZouIIHIW/g9ROP+i905Tm7033BIt7vf6voAf65
To/UljIYP+TWWkdToLIVrmnPpjIRCpU7BPoWP1OuWQ1yNdJzS/3hkmXkb3w5cgFDtAn8GFW60Umn
ynrno7fXPZIZSc1eJsKPbiYewNapPWqFdayvtbBS7KRyhINWUkdUWZ4chB0GS2B5wBDrY+20n0zE
FO+wwaT3vVN1WdzykH5QzzIUdbkrojgY8uJ9jg/6OCgVf13AxujFzaOg8qpxFNeo0DiOZJU/Ovud
39I01DMb/p54sCjTZVH7eyyTc+tYSfXWDc2fctMeMQlRQrAnAUsPS/jSi7j3ybZg9hKtpy0GQHY6
vuFkyxfwwmM/TIfQ+eH203GflZg3QsCxUHaksnA/Uy4Y5y+4RxhYSRD49X+/S2UNWNxe9pY1ivdD
Yd17XOqG4qUQoCvr+yLlXlmnO1IV6tlWfAqmcWSNf7xPx85rzA2rS5bxAXVQrZaEJwaV4pqmzIn+
H2AmxCNic4ae3CVSWK1wq5b8+W9RAq6WaAxBNyRx00Bj27Lsj9js0a/7PusA7sVKdJnjRetTKko8
M+RXfqtFJyQRowzjcwCVMudn3Bki73p/VfFPPi/h9g43L66r8qgV9XpQ+ksDlGiWwmrJThBCRZQ1
XjhrCJIEl5azihwhQM8z4Pz5CnwqvPgbeIOI/TEQYmFHZ6LACns6wzQzX8Zm9WbCX04DIjMVunJ0
zwYksVKUaCx2eu39CNc3Xd91lGw97H4cBRDg5/2xgGYDh2SkFBDcCitxts5nPs4oTv6APA90r04c
ZJxwvpbqVnJQmPDSnVYwI1/fXqTeYW6y/JVY+o+8hex0eMrO32wXZmVlbINXa1u3ZxLtXQjIlp1D
SGXCCOQlzkfnavREOGSMH6EH3urdoD7GFcpHvWJ2guXM6/Vhad8nds1n4+4+7Zbj+MqtBac9fwpl
ZucGrrbh1lozIkYTa9umHh0Nux/3YKU4EXQItHz0qs3sW4a1Xn0AGre3ZHSvKWEKTKF0/qQP1pT8
XdMDBY26lhwZr9YAOcYwCln+2+DUoW0P0Ez8ntteoBuhYp+zTh/axfi4JUOifxo5jaTz7e32FwEH
x+KUlGVfY3xZV1Jhr+fT6woxWqsJCGUbg4n1/qotFXzgU80yjmNs7zaFIoObaotj638Or/gh3M7D
ZBrDrUHmpw0QJlpm7mFQa/A8liEm435oWkwl7/p71mWAcHqFEIlzH/3bYTBwYpp2+Icx6E8DL2L/
34teoPTWNNCXe87MPmSHaTAuIlXqC4JOOvtyFGq1UIt5+cZdNzl9OWSenuD/dh0HPfUa9LkqT8YM
m1wqudU1/isxO/rOG3KeoeHMXemF4cayzouNVmiRohzpJUeLV88e6TDclILlIAcWfnuy4I533czC
z2ZMlgtSSMLHJVKK1Tgai7MN+6BLlmFiSEBNJoz7FkQT8wUAI70S7rKVIIHRqeg8UwgNWzKUw2/q
JqgtmnmiXZwpL034r9JudOUvuo6OQdYuIDk4RDHL4BRlenNT71jGTMEkU2feHYbb88SiitkwgwRp
WdPrJZPIkpehOcq6PFntXHoJRFqPa/nLqYWeXRc6DuiCZ8BWBITEhlsBQJc7H8HoqX2eTqH0OHpp
6lAqau0cJ2nvVNVb2QYYg+Yha/P7+t8oOzu2tDvf+/gURDQHpIg+AcTHoiulc1w0GPqUk+V2ysCZ
5MSNVVmp1IOGFCetXslHRwfXps2+q7EZ26YHg4c79X5eCWlX+hsM95PCRBgWYxnocxe+3MK13bLH
tF6vNYcHaWdN3yjpRjPNOLCtFx+nNW84TDwaLCIHooNtQTIb/P15TvAsWU83MQ7HJHCdumkhLnTZ
upxiNjTO4yGYr/QeASdCFCtZo1QJuR3aNn+7t/ksqe05pkCKAohn/otVscMnRjjvIg4xp3BVCI5A
W2liGgxdV0CMvZY0Jfwwb7FZ4mTrdxkk9605/LnwB3h6mLWtwejeDZ3xoDotY4tOIVLJKh62jKSn
w9pWVhESMQaXzxUo+T2QOFOjAz+D1GkZ2+K+lFKImnV/7Har8B660Ggk4eekx0cFbjrXOrPc6BXP
cjMi5x2oaZDnU4vQa9ZNr5dKHX0HW8HTFvdd90hagcXX8eqZADQpPnP5GKkgEkIgdwwNNyWSnTnO
mpNgB6hiNSDLNTmnOT23MG8ncih7/VnouKnqvihF+gn6jdp5R20Rwbv7U4xP2uOdKCSWQjso9aS9
oLUYDragS1hDJAVqkC7lfSnUBWPy+J+uMGAzXuO7nUvOEqUFyDFVHLeZSXdcPy+mt4Rc6cn74a0s
V5b8a4OQddkjXyROygFri7cz3NcQLZYVzuWkj9OdUgccpTABOS28yshSh8r3H6FKVwVME8beeVLK
o553bkVoKvbt53ZwPlg0qpq3gqd9i+9QQRxhYxm2ZoDDNLTumQVYmI7Vb28qvb0lfbsmTpCo6u0N
uQPDb3DRdmYgblvbajr6pyHaxPDgqpNN+EoaiK3m9v6LAZ0pYWdFyFewImLOtFZHTeaok4tL26LH
72yqHI57o7IvGsMYvSWcNhB6Dlza33ed2XsFsklu7poO9/p337sCqiQTYE7aYhcqUCIURDZgQ50l
N06dvaDpKzcVztHSquop0AG0k3dIptrD82aL8oAgnJ+o8cLmcS2HEaqr+k4X5RvYyUEZqmRslPsv
DiVlmkrdJC/TuJlTXknTdak/tk2wYz3FmmFM2UIsnO8/gbK+s6+HMyPiijQXv1kpKwm93qf/l6ze
YaAHyLoy5IueRmv7JwJcDuUjByXxBymQCybwIRSX7v4jwUNmAx0G2D5f7zfzkPeOwdZ2tKNjPx3r
xRG///NP9PiaPqpmIWRUAWay5CmGm521ZiylNaQ0tDr7DOm/mgwUNsqeZHNjUhEhqRiBz/4VzeSX
g38L0os7x7qLND4/qPFvmyVnYzaCVCH1JBWAyUCV6YRkR9JjcqWtPtrzXN/ktV1z+9nXo6Kfcl86
xQiMDCsk0DVAyxvOxM7jhk0k6qj1xuyAjt/4i/MC8haRqan0y98q8vyG7e0jGv8cDrt0eXujqNZ1
0hIZLI1XNz54FNhDdGVVFxa9hEuorMs0tMVBTJvzQhryN38I8ALpgeJWGTDNNcvvEIJOLT0IAYuf
c077/2tuxkBgTX3fAqQcPtzCsZqxpTfIwcrsZ970KoAuU0fQPDJvl9TlRpPKm2Tab5oPaC95Ehvv
ziUUDet982kwWP4cB4xfl/xsoB44U8MrPuWb5jfTrrNxCW7jya7wXhZGOl61+oYIihok+YaY/V38
qCB/rXjFicl6mSSNx/jDYk5xxDDRHSgtvYPtIT/tl0dBM1USqshSgEdenJWeO0s+vbD64b5h+RCy
zoyMHINtSukQ3cOc1cRVseAm+ierh3G+PLE5FmstnUHMdCQpldkb9hdqTf/cxPE14Kr5KEhAjmjX
pvHrCaIZw9E83LZkC2b7o8RV7PHIWygtuuZLYEkHb2FOHvRNENuYOcszXqB8M0GmK7Ui429lrb4o
1fdUBGA6kPCi5AkrtYPPEym/oKJtqegmS938t02Qbe0SWHDakT7O+Swt6f1kBEIntwmyDDsD5K90
BzX/lnLKsIKQIkhqW1qR6dJp56/N0BJZbUZlrIJYNBzi6OzqSryXNaK7PeqxK1W3d8hsWALetVYl
ofc4U6yBkJY7weaRdvmJtXAJKqttTZ3ZLKHwQzpHy9+0iBn+xlM1MDbpJOfP4gTtjiT0A9TR5OxE
PnVllAh+dg1xcU9iImpj9jU6ekNC1Vsji3dHc0VGTklPipEw/1dQMKlcRYrXpoqJGtdcl4VlTILp
ENho/R8RLbUX1/cKpD8Njq9P8ngGG6cbTdAJuymu9QFoTtUAA7NPtAn8zvrUbABm1nSDRBiqEh/t
zJUQLl8j1CcytB4e79rH9/gZ7KO75X7tQD0rFT/VHrnapd39w8d2ZpeeUi1O7LwSl5+ssLJgzpem
FhzFQsyge6dDVQ10nkEiyRodKHEvRYpEc2roacyseMxKze8IBQtyD0Ix/FoJYVljrQmusXcsUhTM
hkPzfWS3KI9fnzxBDtAljwLWrSAOgQ/37JGadw9FgfVHXNgHzH/e84SA9V5DSDwWLRAT3BIhhbai
t5DOCSWDdmjZg3IgC0ekvuAKOdZFBxQyWDjJEPeK9madnguCeTfCL9pcR03BMSfuopHjWBm1+vCV
4NST3PMC1BKSR/tB5q93Zch/p7q3mJpMejAPs1GKIAZDPhJYJyEVnP1/zbAJogkobyN+I7vxXpks
4BLN9HRLdECQUc/q1h2RF+jkw9DSYykffogxjgswJMzGBtdaT20PN6OlmYA+utIdEAwa0yYGGLPW
bhfjOO71iug3UNeiAegO1KNiR155cueoPt6LvxA1oBS3fK6A2IqISMrYfMkPBNUE8+CV+kiH5mtC
EPFbU/Lf/GH1aIoE16Gv+dEhh2YRD6ciUdf/dgTvGwQX1PwhzplDWfzowJf6AJ3EgdPLAMk7mHil
1LpADKgTnJCqZ4zeKQ8WqnGOv9OXlgB25J+mA5itna5UEp8xqjB4Xeh8RcRzDXz9ATw1PE6OpYSC
mFRib/VZdMrWnwgZI8ZEXiACvp+/ZkpgVTqSYzt2xImMp6n4Hqt/BkF3MVaGY1GlqVGaFwA89pXW
nmW36hz92sIfclbpiziNex7HnKmKNVwkNXQ8XqipGjUmVWJCMDhHXqsaLfOtPF4NcenmTvEf+ME/
7JlyswP2g/D3hqUd0PyyyyP38ccthr0D7sOfS6+1S9phYxLMQFoM1u728i0JyL2CtS/IXDP3+Hyj
t/VWXVvlCYl77yaen0vLpyS+4rMi4lEJ31GTpTfPaw6hXBHsSP1aZpJSmY+EGTLXz2ryY9XxeOCP
UZE7JHJi7v7aO6ptttipcaMYg+VrXzJSyOsADp11DzeqD/tKKhll+Br1ohGZEY5pex0dwT98JEzv
HQSLyzBZAWwNtG89KLkBFyn3n6m0/ldCyxOBxHLi1DRSCIQMIJbNwInBlvq33wi/gipvjFlQb0MD
a/l4JETPdh1JpKDLqY/hK4JlPSe4hP+a+Tk7uFLj1tGMd0UUwZOcrJHGW8scOaqvMhqZKH93uUr4
VH09Lm45Ic7VDyRNr+XzIhGbTR2bgKt1NFv/+Lru5qqjXMLx/sDyFgbxYcNrF4T56MSyxUjLA3OL
9m6wbCPfNx0yjkeBBJBM6N35I/H64p+7lsZdmVd/2NnRE/XJXaPrIvsDZuRY6nFrCjPbqnmgEzfn
asYRmMJxHnVQlVK7lqMRGO/9UDYMe7CQqTtZQ0/mvuyQWFudPlLKWtPL5HAojQm3+Nm+WaCjSqFx
Ka2XTTprs+CgdN4cPKxRFJoscHtmI2vlgGr45sbgyfl0Cq/7//IfWDlMXxbwA//2ZuOTAQWrgS+X
GEgQIUhuskq8Z8mVrqItktbdBHyDb0t79QybJLmTJCQbBfBHewjL6v4rGMbU7cc2ZPnrdn9HxfNk
C8jaIFPuBAr4AceywpBcFBhmQSXRr95nP1RHK83EOmLtGPl5bi67O4XP8E4eLhi9KQLj1zdaqBy+
7jVw+XfklMmEgkFcNNW2qd767OTb9Q9Vk+BAtv8nzNxs8rvYDMALacgFyp4VGCxveASLu5XjiWm/
W3lbRyvJheEYzGqtlSHeYj5uAOFY2QPMqn5R1wlGy7q4LddwnHzjhABj7/SE4K7RJNIipKuH2oC+
qhdZ3LBv08z6zRm4PdHrGG8ahaTD/acRSqlS07I5SosJALymE7QFzML7HyenHS4bLpt0gS2eCzsi
UNXqb4dYviTvkAAHxyK4u0lj20BRb8nFk7IKypvEYQYD4QFSKceNqcHYn9g0uh4w7nRLpaDXDJa1
N+WsS3zgpIUJgCdGLpnaso/h6S3E4ovmCB/UZvU2jbeXF5jFzvoSRSSZ37lxmtEEsm2xXADjXzuy
Yqn8yWtKDXL6VgY4GK3GAsva6CW+sTyAqMgh5igewsZui8vtfYiK7mt5b0HuG1XyXm7q3h+CZotT
YP9eWUKcaQuRJQKZHtysddeJ6f7atsx6a4spu0jUv6pLK4EsqgaHnpCYAplCe59byyIM/H+c25y5
6ZTLLTKRQelrGzk4zpE0qCk/jDC9fMu3OZfnYLx0JDG61tVArXBkyd8IcD/bpyf2VQ0ezPIUUvx7
NfqdBzYDy6Wh5N8uNZCNSV60qJivVhM0ONJ+G13Hzt7AhXpsVCQqw/1DnnWjGlaLHd4lYDz4A+bV
zJf+QR87sw55w/IH6MtLwLbAFWUWUbifFk2D8K7gNGAplew6vzLaTZAyKCT+iE/nfYJrm2Jb0/3w
cq+vmTAj5RR8EzdFoiBLL6Y2IVWp1gwWZLDm7g3j2YCHrntwgbqnFNcE3dpTdTK5Ye3T9DtM5BuD
V1rcRLY8MRfc1I6RVUyaTzj7AsITQKvesMwXImwSAnAoCWJau5CPv2tdHtyDnI9KCAQjIVA0X3G8
jWB1KZ1VQUDxD0vfWpp3oJ7rmJUSs0yyolG69BJS1ikgLM7ICm8f5Zt7G41lfmuKWgIkRd70EUIq
K9H7XPEKfXKsn24v0w0Fbr6BZQ8qLLkijcJSjzJodKpVl+A3P1pMRtDdrd2ROkkdgweHVUJYmNWc
cz9bAT5wKZnsS44aGrQOVE11bM+kgtXBtVGbxaW5JKYq1QAZP77ORIA2h94dEyhDgMBPIPozcJTa
ZEnbOYV68SKMtj7s5a6ovbeiJ8J7G1eebfy8HOLApHOy3LqlGEck3gnxybyXzAe7INvXgRldcTx8
JkDf+T8qIn0lxmo4rRQTbw5XS+YiMo/RMqF8Cs9Au5Cgn37EgXwkxRnCgADS6yJy3OGo95zHtXHl
PvUq3CyQBW/NzTr25vZIMdsbUMQxRv7+HCLVsuUtQVUPpAO8J8lzL8PeJVzJEoZEX+ttGYQ/a1rE
HKYUPvBe2jho++fUn/WclPRaN0R/urryseKSYBO1w9Qcmzi4182Znz+2YSb9BVOKMoqU1z4LXP+2
C/0SeJ5TUhbu3jRzkeFtYY1jRfInKU6yVKDF2msrYwTNTKiXkyyvqkbcYAo5i+eEOc6g2EeyWZOO
SPlCa4HTNZcWmFcPxHCZyX0agdmpQ2HIS4dwVlh3JWZ0+pFSDdUIYuiQ2h+CUNY0loS1B8gYJymS
1YEG82SR2QkTH0vUltaMY7c0KXPkJDhvR7p+IzJ4iWDj1RUrKX1/fmHFt+D7KykZuRK+5MCbt+7b
AlsrtolZClkg5LlWg58lUhacyp2RozsodjV7+vQyYSYqnKRg7n+qh6bJSbBfpxW7p9pKCLFqhYI/
6WiCrbQ0YesKB7N6lnjaYM03sv49ZfbfVOWcOehs7ck1oOs16Pb5fjwU16OzjhAQCzvum4m7hZvV
8zlpncZSvazIriH54Mc4Lt9hNlgjxfI7P3BVcxSESNEpt5eP9AUIh7+Up2galLcZUJnWM1+oMtTF
PQyizxu3fyLRov6bf6kAxl6jPEcqB78z3NOzapu9JlCf6EIesu1vr4CS/gojAg5IICTx10gdow5C
nmVimW4bOLunp0k3X/q99zsL/4/qrZwytkkwqaU/DI8W6HMRyzJw4+ikv46Qmk1gaHHDpVwKSViz
PwzNancConVcM2YI2hjtIW1FIXVKGFd55fXreDaJ0tl4IK4XvpriSCYHmmkuBS+F8c06vO4+nI10
rr9lwX3wSzIy/7IrDA2PYnfzLWNfnv8sjHVQRK8D0bbYkya1U2YSZOtG3eCGafw/KUtpO7QEh+SG
/t1iPcS+7o4ZrytFX/NQK5fFqwx5xkvarm50bKY2XUTrI1dmoq+AIzD5D9edVxsxIUe21oQ6d/3h
7OjsFWM+Yk7v1ZpmuKjap0JkanEceubU0kE6+ukrZRll4j+9PKRYTbFcNFIjqUJyu75DBfFptL9C
dqJVMkbRH2JZQ9r7bx6iWn27WgMl56D9XDZDI3IiStW5lBDsvChieJoN34p3KwbyWC4ea5NFD6HG
6dGPqFh7gbuAis+Gge/5DGcounCXXy7mnulurxEfLsMFudp91wmNdA1AYYPslNKqQbur8EJKGlQM
L7sp+hIqgdJfGRXTRfiCUbMM3LvkZlzUVfV3jtYKEOyoUGU9+90hovsWdrrbwoF7CFOk3s/99iN+
bQ9BS7FElReJ2cTu3vnYbqZJa0e57L+SChRNKXQvBUVsgz6zkg5OKvzdUaVAvlXHLD1nSw2+Xyqm
d/h9x/jDVypbPHScSiqwe0YmYy5sjkwGXaHG4KYXqpkzAUijTmWqAPdgrl0S+A59yJOYbz9dNt1Q
1rHZXyhp307SILLLjQ3q9ZmzDwGXEdWtC2cIMO9jbKO1mJbyp9ZVaAXW+UoZrCBjnkSz8e7UzyAa
9mMsA0W2QlRvBS34k0e0h+ILk8Dq/1p18K1eEDbymDrB3312ObkvNF058MBs7N+dsa7QnIDAAxO3
fzqL5nqvytMFWh+ApMwNrE9x2RcKMorScoQ+L6+3aBw4WerVcMSRKghy4B43+sJD8agjhWjIvsFL
IOcfjatvVEJCe/egmiL2liVAa3ZA+G3gfK4SdbpzmSzOkE5UTo62rRk5NK1gvyJjxjRzVXFAjaVU
TNeGc3bgnb6u/3cLYfmn1K1vhj0qIBL55OxHF07Ftxd3WVn1GUHsXHLMxCCv55j4zCfoYkNe3naF
2AEuHpSGJLwJRTlrE7MgbzOkQhjV4pRx6SpuhOoAs/kjhRMEss0lyYjsfYg798EYAwh0hscPRdln
qL0BY/Kjp7EEDC93GcKJUwjqJRvdowrFJdCwHX9/W7aA2JsZnAscZaV1o2c5cA/RVKxVNOybp6UU
7iVcQ7MoBvdesXBgSU8eS1GBbSQQ/VZjJjpGHXcOCDFjuXat//nMubJv3ZyfieEdya6lpX3P8l3G
ntQIyeEPOYOpjhKw8X0qVK9jOEUSCt8r6jieGd99Ezfck6jPc+3I7kUDP9CuUVVukBG1MJGJyR8e
2Sw8xzCqLUbnEnDf6C3O1S/GRqY+G6nPuOBhJKHPLznDnueZeunVlJlNCWpBtzKfd5xkIl3vmiPz
SS5D/Af5CKAcBJ1mEiMKPsAvnng3lkB7oUXguEoR9Q7VT6APiQYUuM1/a4zQRGD/OaJuBUcuWKBU
0cvvxXecdv9rLh/9v4/jjg5hST8u3miEUb+3vjfhtI4yInxjocEbWVQ9HxyV1kB9BFNyMSEvUav0
Pbrdu8qvVJkQcRAZDnVr7T0V6hwK6YSNX2KkQYQDWup1kgMd3KoyFD5WkIAsJIOttruT67KTggya
0Zv26fyI6pGXe7PkeDiPrc+pklte0PCRhjjxFgUZXq2z8ZqJTfaJvoj2PSXI4lg8VA6Fq7qqYKLY
03ILMt6bFhLm5MY3kwtF4pHlcFKTjBIRHhWzg5txAuTBFkN1nwo0y/CrFahpnyHp1oCnrXem88ts
lCl8PaAQruM5nikfpnYrUNR1NftF0B2C7Jk3sJNxjjwI8ySF9k0+hrc7ojsumJxi8B5Cetm6BznR
9p3SZ60QhTV4+8OavuChfaLFR4X1cl26ACDjHc52g9EtV6/rsCyiL3+UZVmF/r3C3/fnUwiHgjoe
wZ5Pn/dX+tnWww9fgQkiwb3GfnLx0JocOxiVSoylCMYqKsJ6KuqzYBXUpgh2bpdtKApqwmQxUu+S
T6rGVaF63xdmsO9vljbhitH2fY+mFaBLf8+pnKQgyM6084j58STm67aNSofQKaQf2CbLS4FjWcLS
D15/qMI2XediVIUZ9p2nLOjbcPmhw6e/ApUFS6lpjZeVqAz40cXnDBm4yFu0zeClgYIfX3rD59nA
NjJIUfJ0M+YScf2vEH1cQJNiYthpeM6p2wQPfjSEfr/mc8CtWqzK9xFJq26IkEl15tq1sTjKW80G
qLumCSiEOtc3O3x+qtqaWRLuG4lGm3gTt9imNnsmioZWRNwDzNlstx3aNgUvFGyC1RiN7dZUJ+SK
2/B7COp5/5Rx7gVKtsrkbLM9k3G9tDBIhfUSZOaOqMKVTZLj3vswm3oA/ZK1jp5s7s4jwBhGc+fR
8XmUcfgFB6MxCiGRoF894O+uJT4MBsMn2O2sQuW664/qBt5eOaUyr/HrKRyLtAxccPSW7KzxD8en
Wx8INno9hyJMFz2lc+yzlz5k3k9XSKDk+hhORdIMKxIJPtj7bQXanq3kSuY5kARkBUDfE/SHhrV4
pDjXnN0tadGdgTm35xQm0bz4VDJXPB5eclpV/e3BqD5FqDupc5iS4Yc70q5Mlsbpd0Vv9zx6BGU4
kZsrFm4G6g+4/svrq4bLmJZqCklKvhYNpLLQsBlGNEc+0kex9atKuvgR53UM0/udIOisg1M6NsmA
MO/wdNb8ELEN7q1XbkZE2kM1r1fgudkr8DHI4p6mQz/hy85+ybh/z4pyXtpH3kksR5Rfb5jmViTV
yeJebAJmoct83ENLJV433XvmcIeiVhhzkU/A4dXyKbmhv8E4v5b2V7S6B/Ep3bhKrYiZBBf1ndl/
V8X5pW+nqXwIVl7ch8vaNqtVhFQLWzPCG2pvNLn2Okgt89zQeDpf0V8REq53bN/LtZUgO/QedL4j
vYO2QyEjPyQdm6CDTNqi6bA0o8jEQsGjn25ZuSiP5PzBULmomvIFLh5i354WJ+UZ9mIe4P5XUcUQ
GWrjFEY6z7NM7kHYZDeNv57RUJZpKuVkRqQ0YDswq47ixc4OHzdl10eIzu+AZ+qeYiHhNN0mAGl6
yqNHnmOwIzKTMIcMNIAMgVLQtuMEsqY+38Io3na4p3/uMG9LUZ+kMyIZtDF7S+ZlnJlSc9zJJGsV
YN5zLBXHPU7IWp+wZA5ypY3cj6JA88gYcmsV84ajmb4yRpDh70hcuMeLF4Ks5FRXUookVM5fzFWt
o1UGv1uU66ob/eiRynoLO76iqS9VA5JNFF47LCCxx0zAx/dsdJmJfTWrqpAuyaEhurI2nb49TnX6
d8kNuNmUaV+zmeswFDQ3qyW4QjnmitEw5JvWUGMBS1V0v1vBuRb9LcGZD+y/AwZncA7vW3pMrAL8
BHcDBKq6mri7Szmte8seO+oh8yYA7hCgvtLJgDoKLwd6Qqwbq/2MZiIjIrmaChYnGFsxI7Az3hJT
sJs8AVKphtRUo84tbEPBw3PkrvlUybLIwbvlhXhwf8zhi1z/VJ8zfn413PnPxGXSm4ZJlIl6uFy2
dPPk/8AdzKRaIAX/AkRZcAjfpigpQQUKX8HHkt7MFjm/ybuQrkQ63pZYBCWm+DihnFXbiOO9uSBi
eVGXJTr1pRTnRZ/4LJcqkjrruALasTBycTxxt78EWbxZWO4o71s5vvO907Z6ZaABghLi5X55OaBv
59zZrN4a6tivj8Ar5NKlEtb6n8OZfzgnWa4jHpuzdf3iltP0Pv8yYDRGmVoI4awqrUn5VUHJVH0l
0O/cVr2xwRC1T6z+Vn5ybE2Zrqd9uem68vE+elm6QvMbq6zTf7ZpOKqVBv+SznmV5wP8TroERis4
1gNLtGf5Xp0mXtH435tkYfyc00Rxy7Vx2vMPOX7mmZbsubhxOKVXKh7xrLITSwb+1BJzgR+J9dvg
2/67Rspo0yNB27MS0ujqaoauiOTPRtyjBvpdWRFw0WxAYMD/Zi3dPg7fgPAtiYyJSNvTHKKqz0En
Jk0NTnFenz44iQ2WZom9cxrf3+fM6PshnoKFecuvtoijU6xKAJSU1XzuQowmkJTUiblWF/AhJzdA
xNCvs1euNh+It6xWL7kPghuEkfgnvhbAAhPRVqLPS8VoOb7LAVf0+H5ZhZURuIKXNmptQasRAT75
1Ss005jqxxdH7LPvbd4pZ6JtofgaIIPNPCN2d5NgGFmoxTD7cMWwcxDIttNUMeWogg1utm0+7F2Z
u8nj4D5S2FwzPxxOUv9tFJKKDl7LsbRZTrWBPcy1snoPH3qaBqAyuwJvB4PgRMEaTvPVpnhs307z
t8NzWFJSXAW3VjhDgR7xaYXRT3/KvX/4F/9uddiBPsINkIWL7l0VvQXtt4Z4hyUvowVfrDWPl7Ru
yUmqxFNqBJ5RaQHSsCcCRgWaq8kleiiZDLAfx9m695wDXSiDFwWXq8n+8HG9A6AopN34SOFuQTIZ
0csE3p+keJvplqar3nIncVlxgsKC2uFAdfgr2On1OMsLBnF7S2pHBBSXtvIDJDcIrB391ARDKxWb
nI0Zuy7vb3FMjwHAubgsWKOfJlMNSdFpfW01ra8/fzGTqHW9PHMOesCpcI53/6CxauXnTPJ7uCGD
rjs3Icf/pE/LwWDWz3a047DXrTMV+0tnJkC/NCF2jirUbutKtA996DYfF4JF+lioWxnRz7S10QSq
RJroHNU7jDpXca83nWMVhcYpXLtdOSPv5uvZ4T/MyIS0MYJG7W4TN+kHpkk59/xdAJU5N8M7ehmS
at/Gl2znlyJ4EmabgX2pa/17UUWWJ3JXbi+Aov0CFErUwro8SFQMYNamTTGMI4zAQkvwLirYlq1L
BZuy2jKFTl8AwQkbdaxEOFQw9Am3Jtup/aOZqjCPJyLrQzoRbVg96bgtd/H53w5/lIRM211ArzLr
0xpYtux1PzxHRHMHMLS5WILKV1MsRZK5/x5b0rurHgBlwCvTFLzd+RKwHytBVn3WXVvp7BgSmdb3
krreCHgkFUAucEF+NhKghHryjkEboKVgpTBohevh658Vk9NtdNM6YAHlUBz65zFKS7wtVODEmUhB
H+CoENC2Dm9Raco26zSGle05KnZgQZHNQ6hlS7YIvy4XJ6DqZIp9UIJygfZKZg6qZQ4d0piCkFgq
TUfrJLUcBzLt8U8H6NTgHtlmerNY4/oiVCV6mtXdP/x+5HWnqpXArdo7FvtJFX6o06ik35nrQZvD
HfASM04AAlKW2Dfg6bGEqzYTRnW6UB7r4niWudk3MUO1hX65iHBBIeMZa7XuJR4nCIGB8x+FK0Jr
iGLLUoq71R+kly8496lTE8wWHRSnuNNFaykPCv8nrZ+fYLNem2fpAlXPvS/odnfTRYPynBLyd3Y/
kbEJnoD43lbgUpJJq02El5pzhF0mRQPK+rVAEt+7P6mlugOJniEU0B6yqUvsaGZfqE9zVjM05rLt
Rik/
`protect end_protected
|
entity tb_rec05 is
end tb_rec05;
library ieee;
use ieee.std_logic_1164.all;
use work.rec05_pkg.all;
architecture behav of tb_rec05 is
signal inp : myrec;
signal r : std_logic;
begin
dut: entity work.rec05
port map (inp => inp, o => r);
process
begin
inp.a <= "0000";
inp.b <= '1';
wait for 1 ns;
assert r = '0' severity failure;
inp.a <= "0010";
inp.b <= '1';
wait for 1 ns;
assert r = '1' severity failure;
inp.a <= "1101";
inp.b <= '0';
wait for 1 ns;
assert r = '1' severity failure;
inp.a <= "1101";
inp.b <= '1';
wait for 1 ns;
assert r = '0' severity failure;
wait;
end process;
end behav;
|
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY tb_instructionMemory IS
END tb_instructionMemory;
ARCHITECTURE behavior OF tb_instructionMemory IS
--Inputs
SIGNAL tb_readAddress : std_logic_vector(31 DOWNTO 0) := x"003fffff";
--Outputs
SIGNAL tb_instruction : std_logic_vector(31 DOWNTO 0);
BEGIN
-- Instantiate the Unit Under Test (UUT)
U1_Test : ENTITY work.instructionMemory(Behavioral)
PORT MAP(
readAddress => tb_readAddress,
instruction => tb_instruction
);
-- Stimulus process
stim_proc : PROCESS
BEGIN
-- read 12 commands
FOR I IN 0 TO 11 LOOP
tb_readAddress <= x"00400000" OR std_logic_vector(to_unsigned(I * 4, 32));
WAIT FOR 25 ns;
END LOOP;
ASSERT false
REPORT "END"
SEVERITY failure;
END PROCESS;
END; |
architecture RTL of FIFO is
begin
IF_LABEL : if a = '1' generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
elsif b = '0' generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
else generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
end generate;
-- Violations below
IF_LABEL : if a = '1' generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
elsif b = '0' generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
else generate
signal sig1 : std_logic;
constant con1 : std_logic;
shared variable var1 : std_logic;
alias a is name;
alias a : subtype_indication is name;
begin
end generate;
end;
|
library IEEE;
use IEEE.std_logic_1164.all;
package WBDevInterconPkg is
component WBDevIntercon is
port(
-- wishbone master port(s)
-- cpu
cpu_dat_o : out std_logic_vector(7 downto 0);
cpu_ack_o : out std_logic;
cpu_dat_i : in std_logic_vector(7 downto 0);
cpu_we_i : in std_logic;
cpu_adr_i : in std_logic_vector(7 downto 0);
cpu_cyc_i : in std_logic;
cpu_stb_i : in std_logic;
-- wishbone slave port(s)
-- rs2
rs2_dat_i : in std_logic_vector(7 downto 0);
rs2_ack_i : in std_logic;
rs2_dat_o : out std_logic_vector(7 downto 0);
rs2_we_o : out std_logic;
rs2_adr_o : out std_logic_vector(0 downto 0);
rs2_stb_o : out std_logic;
-- ad
ad_dat_i : in std_logic_vector(7 downto 0);
ad_ack_i : in std_logic;
ad_dat_o : out std_logic_vector(7 downto 0);
ad_we_o : out std_logic;
ad_adr_o : out std_logic_vector(0 downto 0);
ad_stb_o : out std_logic;
-- tmr
tmr_dat_i : in std_logic_vector(7 downto 0);
tmr_ack_i : in std_logic;
tmr_dat_o : out std_logic_vector(7 downto 0);
tmr_we_o : out std_logic;
tmr_adr_o : out std_logic_vector(2 downto 0);
tmr_stb_o : out std_logic;
-- t16
t16_dat_i : in std_logic_vector(7 downto 0);
t16_ack_i : in std_logic;
t16_dat_o : out std_logic_vector(7 downto 0);
t16_we_o : out std_logic;
t16_adr_o : out std_logic_vector(0 downto 0);
t16_stb_o : out std_logic;
-- clock and reset
wb_clk_i : in std_logic;
wb_rst_i : in std_logic);
end component WBDevIntercon;
end package WBDevInterconPkg;
-- Instantiation example:
-- library IEEE;
-- use IEEE.std_logic_1164.all;
-- use work.WBDevInterconPkg.all;
--
-- -- signals:
-- -- cpu
-- signal cpu_dati : std_logic_vector(7 downto 0);
-- signal cpu_acki : std_logic;
-- signal cpu_dato : std_logic_vector(7 downto 0);
-- signal cpu_weo : std_logic;
-- signal cpu_adro : std_logic_vector(7 downto 0);
-- signal cpu_cyco : std_logic;
-- signal cpu_stbo : std_logic;
-- -- rs2
-- signal rs2_dato : std_logic_vector(7 downto 0);
-- signal rs2_acko : std_logic;
-- signal rs2_dati : std_logic_vector(7 downto 0);
-- signal rs2_wei : std_logic;
-- signal rs2_adri : std_logic_vector(0 downto 0);
-- signal rs2_stbi : std_logic;
-- -- ad
-- signal ad_dato : std_logic_vector(7 downto 0);
-- signal ad_acko : std_logic;
-- signal ad_dati : std_logic_vector(7 downto 0);
-- signal ad_wei : std_logic;
-- signal ad_adri : std_logic_vector(0 downto 0);
-- signal ad_stbi : std_logic;
-- -- tmr
-- signal tmr_dato : std_logic_vector(7 downto 0);
-- signal tmr_acko : std_logic;
-- signal tmr_dati : std_logic_vector(7 downto 0);
-- signal tmr_wei : std_logic;
-- signal tmr_adri : std_logic_vector(2 downto 0);
-- signal tmr_stbi : std_logic;
-- -- t16
-- signal t16_dato : std_logic_vector(7 downto 0);
-- signal t16_acko : std_logic;
-- signal t16_dati : std_logic_vector(7 downto 0);
-- signal t16_wei : std_logic;
-- signal t16_adri : std_logic_vector(0 downto 0);
-- signal t16_stbi : std_logic;
--
-- intercon: WBDevIntercon
-- port map(
-- -- wishbone master port(s)
-- -- cpu
-- cpu_dat_o => cpu_dati,
-- cpu_ack_o => cpu_acki,
-- cpu_dat_i => cpu_dato,
-- cpu_we_i => cpu_weo,
-- cpu_adr_i => cpu_adro,
-- cpu_cyc_i => cpu_cyco,
-- cpu_stb_i => cpu_stbo,
-- -- wishbone slave port(s)
-- -- rs2
-- rs2_dat_i => rs2_dato,
-- rs2_ack_i => rs2_acko,
-- rs2_dat_o => rs2_dati,
-- rs2_we_o => rs2_wei,
-- rs2_adr_o => rs2_adri,
-- rs2_stb_o => rs2_stbi,
-- -- ad
-- ad_dat_i => ad_dato,
-- ad_ack_i => ad_acko,
-- ad_dat_o => ad_dati,
-- ad_we_o => ad_wei,
-- ad_adr_o => ad_adri,
-- ad_stb_o => ad_stbi,
-- -- tmr
-- tmr_dat_i => tmr_dato,
-- tmr_ack_i => tmr_acko,
-- tmr_dat_o => tmr_dati,
-- tmr_we_o => tmr_wei,
-- tmr_adr_o => tmr_adri,
-- tmr_stb_o => tmr_stbi,
-- -- t16
-- t16_dat_i => t16_dato,
-- t16_ack_i => t16_acko,
-- t16_dat_o => t16_dati,
-- t16_we_o => t16_wei,
-- t16_adr_o => t16_adri,
-- t16_stb_o => t16_stbi,
-- -- clock and reset
-- wb_clk_i => wb_clk_o,
-- wb_rst_i => wb_rst_o);
|
entity ent is
end entity;
architecture a of ent is
begin
end;
|
-- $Id: tb_nexys2_fusp.vhd 476 2013-01-26 22:23:53Z mueller $
--
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: tb_nexys2_fusp - sim
-- Description: Test bench for nexys2 (base+fusp)
--
-- Dependencies: simlib/simclk
-- simlib/simclkcnt
-- xlib/dcm_sfs
-- rlink/tb/tbcore_rlink
-- tb_nexys2_core
-- serport/serport_uart_rxtx
-- nexys2_fusp_aif [UUT]
--
-- To test: generic, any nexys2_fusp_aif target
--
-- Target Devices: generic
-- Tool versions: xst 11.4, 12.1, 13.1; ghdl 0.26-0.29
--
-- Revision History:
-- Date Rev Version Comment
-- 2011-12-23 444 3.2 new system clock scheme, new tbcore_rlink iface
-- 2011-11-26 433 3.1.1 remove O_FLA_CE_N from tb_nexys2_core
-- 2011-11-21 432 3.1 update O_FLA_CE_N usage
-- 2011-11-19 427 3.0.1 now numeric_std clean
-- 2010-12-29 351 3.0 use rlink/tb now
-- 2010-11-13 338 1.0.2 now dcm aware: add O_CLKSYS, use rritb_core_dcm
-- 2010-11-06 336 1.0.1 rename input pin CLK -> I_CLK50
-- 2010-05-28 295 1.0 Initial version (derived from tb_s3board_fusp)
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;
use std.textio.all;
use work.slvtypes.all;
use work.rlinklib.all;
use work.rlinktblib.all;
use work.serportlib.all;
use work.xlib.all;
use work.nexys2lib.all;
use work.simlib.all;
use work.simbus.all;
use work.sys_conf.all;
entity tb_nexys2_fusp is
end tb_nexys2_fusp;
architecture sim of tb_nexys2_fusp is
signal CLKOSC : slbit := '0';
signal CLKCOM : slbit := '0';
signal CLK_STOP : slbit := '0';
signal CLKCOM_CYCLE : integer := 0;
signal RESET : slbit := '0';
signal CLKDIV : slv2 := "00"; -- run with 1 clocks / bit !!
signal RXDATA : slv8 := (others=>'0');
signal RXVAL : slbit := '0';
signal RXERR : slbit := '0';
signal RXACT : slbit := '0';
signal TXDATA : slv8 := (others=>'0');
signal TXENA : slbit := '0';
signal TXBUSY : slbit := '0';
signal RX_HOLD : slbit := '0';
signal I_RXD : slbit := '1';
signal O_TXD : slbit := '1';
signal I_SWI : slv8 := (others=>'0');
signal I_BTN : slv4 := (others=>'0');
signal O_LED : slv8 := (others=>'0');
signal O_ANO_N : slv4 := (others=>'0');
signal O_SEG_N : slv8 := (others=>'0');
signal O_MEM_CE_N : slbit := '1';
signal O_MEM_BE_N : slv2 := (others=>'1');
signal O_MEM_WE_N : slbit := '1';
signal O_MEM_OE_N : slbit := '1';
signal O_MEM_ADV_N : slbit := '1';
signal O_MEM_CLK : slbit := '0';
signal O_MEM_CRE : slbit := '0';
signal I_MEM_WAIT : slbit := '0';
signal O_MEM_ADDR : slv23 := (others=>'Z');
signal IO_MEM_DATA : slv16 := (others=>'0');
signal O_FLA_CE_N : slbit := '0';
signal O_FUSP_RTS_N : slbit := '0';
signal I_FUSP_CTS_N : slbit := '0';
signal I_FUSP_RXD : slbit := '1';
signal O_FUSP_TXD : slbit := '1';
signal UART_RESET : slbit := '0';
signal UART_RXD : slbit := '1';
signal UART_TXD : slbit := '1';
signal CTS_N : slbit := '0';
signal RTS_N : slbit := '0';
signal R_PORTSEL : slbit := '0';
constant sbaddr_portsel: slv8 := slv(to_unsigned( 8,8));
constant clock_period : time := 20 ns;
constant clock_offset : time := 200 ns;
begin
CLKGEN : simclk
generic map (
PERIOD => clock_period,
OFFSET => clock_offset)
port map (
CLK => CLKOSC,
CLK_STOP => CLK_STOP
);
DCM_COM : dcm_sfs
generic map (
CLKFX_DIVIDE => sys_conf_clkfx_divide,
CLKFX_MULTIPLY => sys_conf_clkfx_multiply,
CLKIN_PERIOD => 20.0)
port map (
CLKIN => CLKOSC,
CLKFX => CLKCOM,
LOCKED => open
);
CLKCNT : simclkcnt port map (CLK => CLKCOM, CLK_CYCLE => CLKCOM_CYCLE);
TBCORE : tbcore_rlink
port map (
CLK => CLKCOM,
CLK_STOP => CLK_STOP,
RX_DATA => TXDATA,
RX_VAL => TXENA,
RX_HOLD => RX_HOLD,
TX_DATA => RXDATA,
TX_ENA => RXVAL
);
RX_HOLD <= TXBUSY or RTS_N; -- back preasure for data flow to tb
N2CORE : entity work.tb_nexys2_core
port map (
I_SWI => I_SWI,
I_BTN => I_BTN,
O_MEM_CE_N => O_MEM_CE_N,
O_MEM_BE_N => O_MEM_BE_N,
O_MEM_WE_N => O_MEM_WE_N,
O_MEM_OE_N => O_MEM_OE_N,
O_MEM_ADV_N => O_MEM_ADV_N,
O_MEM_CLK => O_MEM_CLK,
O_MEM_CRE => O_MEM_CRE,
I_MEM_WAIT => I_MEM_WAIT,
O_MEM_ADDR => O_MEM_ADDR,
IO_MEM_DATA => IO_MEM_DATA
);
UUT : nexys2_fusp_aif
port map (
I_CLK50 => CLKOSC,
I_RXD => I_RXD,
O_TXD => O_TXD,
I_SWI => I_SWI,
I_BTN => I_BTN,
O_LED => O_LED,
O_ANO_N => O_ANO_N,
O_SEG_N => O_SEG_N,
O_MEM_CE_N => O_MEM_CE_N,
O_MEM_BE_N => O_MEM_BE_N,
O_MEM_WE_N => O_MEM_WE_N,
O_MEM_OE_N => O_MEM_OE_N,
O_MEM_ADV_N => O_MEM_ADV_N,
O_MEM_CLK => O_MEM_CLK,
O_MEM_CRE => O_MEM_CRE,
I_MEM_WAIT => I_MEM_WAIT,
O_MEM_ADDR => O_MEM_ADDR,
IO_MEM_DATA => IO_MEM_DATA,
O_FLA_CE_N => O_FLA_CE_N,
O_FUSP_RTS_N => O_FUSP_RTS_N,
I_FUSP_CTS_N => I_FUSP_CTS_N,
I_FUSP_RXD => I_FUSP_RXD,
O_FUSP_TXD => O_FUSP_TXD
);
UART : serport_uart_rxtx
generic map (
CDWIDTH => CLKDIV'length)
port map (
CLK => CLKCOM,
RESET => UART_RESET,
CLKDIV => CLKDIV,
RXSD => UART_RXD,
RXDATA => RXDATA,
RXVAL => RXVAL,
RXERR => RXERR,
RXACT => RXACT,
TXSD => UART_TXD,
TXDATA => TXDATA,
TXENA => TXENA,
TXBUSY => TXBUSY
);
proc_port_mux: process (R_PORTSEL, UART_TXD, CTS_N,
O_TXD, O_FUSP_TXD, O_FUSP_RTS_N)
begin
if R_PORTSEL = '0' then -- use main board rs232, no flow cntl
I_RXD <= UART_TXD; -- write port 0 inputs
UART_RXD <= O_TXD; -- get port 0 outputs
RTS_N <= '0';
I_FUSP_RXD <= '1'; -- port 1 inputs to idle state
I_FUSP_CTS_N <= '0';
else -- otherwise use pmod1 rs232
I_FUSP_RXD <= UART_TXD; -- write port 1 inputs
I_FUSP_CTS_N <= CTS_N;
UART_RXD <= O_FUSP_TXD; -- get port 1 outputs
RTS_N <= O_FUSP_RTS_N;
I_RXD <= '1'; -- port 0 inputs to idle state
end if;
end process proc_port_mux;
proc_moni: process
variable oline : line;
begin
loop
wait until rising_edge(CLKCOM);
if RXERR = '1' then
writetimestamp(oline, CLKCOM_CYCLE, " : seen RXERR=1");
writeline(output, oline);
end if;
end loop;
end process proc_moni;
proc_simbus: process (SB_VAL)
begin
if SB_VAL'event and to_x01(SB_VAL)='1' then
if SB_ADDR = sbaddr_portsel then
R_PORTSEL <= to_x01(SB_DATA(0));
end if;
end if;
end process proc_simbus;
end sim;
|
----------------------------------------------------------------------------
-- This file is a part of the LEON VHDL model
-- Copyright (C) 1999 European Space Agency (ESA)
--
-- This library is free software; you can redistribute it and/or
-- modify it under the terms of the GNU Lesser General Public
-- License as published by the Free Software Foundation; either
-- version 2 of the License, or (at your option) any later version.
--
-- See the file COPYING.LGPL for the full details of the license.
-----------------------------------------------------------------------------
-- Package: tech_map
-- File: tech_map.vhd
-- Author: Jiri Gaisler - ESA/ESTEC
-- Description: Technology mapping of cache-rams, regfiles, pads and multiplier
------------------------------------------------------------------------------
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.iface.all;
package tech_map is
-- IU three-port regfile
component regfile_iu
generic (
rftype : integer := 1;
abits : integer := 8; dbits : integer := 32; words : integer := 128
);
port (
rst : in std_logic;
clk : in clk_type;
clkn : in clk_type;
rfi : in rf_in_type;
rfo : out rf_out_type);
end component;
-- CP three-port
component regfile_cp
generic (
abits : integer := 4; dbits : integer := 32; words : integer := 16
);
port (
rst : in std_logic;
clk : in clk_type;
rfi : in rf_cp_in_type;
rfo : out rf_cp_out_type);
end component;
-- single-port sync ram
component syncram
generic ( abits : integer := 10; dbits : integer := 8);
port (
address : in std_logic_vector((abits -1) downto 0);
clk : in clk_type;
datain : in std_logic_vector((dbits -1) downto 0);
dataout : out std_logic_vector((dbits -1) downto 0);
enable : in std_logic;
write : in std_logic
);
end component;
-- sync prom (used for boot-prom option)
component bprom
port (
clk : in std_logic;
cs : in std_logic;
addr : in std_logic_vector(31 downto 0);
data : out std_logic_vector(31 downto 0)
);
end component;
-- signed multipler
component hw_smult
generic ( abits : integer := 10; bbits : integer := 8 );
port (
a : in std_logic_vector(abits-1 downto 0);
b : in std_logic_vector(bbits-1 downto 0);
c : out std_logic_vector(abits+bbits-1 downto 0)
);
end component;
-- pads
component inpad port (pad : in std_logic; q : out std_logic); end component;
component smpad port (pad : in std_logic; q : out std_logic); end component;
component outpad
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component toutpadu
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component odpad
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component iodpad
generic (drive : integer := 1);
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component iopad
generic (drive : integer := 1);
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component smiopad
generic (drive : integer := 1);
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component pcioutpad port (d : in std_logic; pad : out std_logic); end component;
component pcitoutpad port (d, en : in std_logic; pad : out std_logic); end component;
component pciiopad
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component pciiodpad
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
end tech_map;
-- syncronous ram
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity syncram is
generic ( abits : integer := 8; dbits : integer := 32);
port (
address : in std_logic_vector (abits -1 downto 0);
clk : in clk_type;
datain : in std_logic_vector (dbits -1 downto 0);
dataout : out std_logic_vector (dbits -1 downto 0);
enable : in std_logic;
write : in std_logic
);
end;
architecture behav of syncram is
begin
inf : if INFER_RAM generate
u0 : generic_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
hb : if (not INFER_RAM) generate
at2 : if TARGET_TECH = atc25 generate
u0 : atc25_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
at3 : if TARGET_TECH = atc35 generate
u0 : atc35_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
fs9 : if TARGET_TECH = fs90 generate
u0 : fs90_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
umc1 : if TARGET_TECH = umc18 generate
u0 : umc18_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
end generate;
end;
-- IU regfile
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity regfile_iu is
generic (
rftype : integer := 1;
abits : integer := 8; dbits : integer := 32; words : integer := 128
);
port (
rst : in std_logic;
clk : in clk_type;
clkn : in clk_type;
rfi : in rf_in_type;
rfo : out rf_out_type);
end;
architecture rtl of regfile_iu is
signal vcc : std_logic;
begin
vcc <= '1';
inf : if INFER_REGF generate
u0 : generic_regfile_iu generic map (rftype, abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
ninf : if not INFER_REGF generate
atm0 : if TARGET_TECH = atc25 generate
u0 : atc25_regfile_iu generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
atm1 : if TARGET_TECH = atc35 generate
u0 : atc35_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
umc0 : if TARGET_TECH = fs90 generate
u0 : fs90_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
umc1 : if TARGET_TECH = umc18 generate
u0 : umc18_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_regfile_iu generic map (rftype, abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
end generate;
end;
-- Parallel FPU/CP regfile
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity regfile_cp is
generic (
abits : integer := 4; dbits : integer := 32; words : integer := 16
);
port (
rst : in std_logic;
clk : in clk_type;
rfi : in rf_cp_in_type;
rfo : out rf_cp_out_type);
end;
architecture rtl of regfile_cp is
signal vcc : std_logic;
begin
vcc <= '1';
inf : if INFER_REGF generate
u0 : generic_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
ninf : if not INFER_REGF generate
atm0 : if TARGET_TECH = atc25 generate
u0 : atc25_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
atm1 : if TARGET_TECH = atc35 generate
u0 : atc35_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
-- umc0 : if TARGET_TECH = fs90 generate
-- u0 : fs90_regfile_cp generic map (abits, dbits, words)
-- port map (rst, clk, rfi, rfo);
-- end generate;
-- umc1 : if TARGET_TECH = umc18 generate
-- u0 : umc18_regfile_cp generic map (abits, dbits, words)
-- port map (rst, clk, rfi, rfo);
-- end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
end generate;
end;
-- boot-prom
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc35.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity bprom is
port (
clk : in std_logic;
cs : in std_logic;
addr : in std_logic_vector(31 downto 0);
data : out std_logic_vector(31 downto 0)
);
end;
architecture rtl of bprom is
component gen_bprom
port (
clk : in std_logic;
csn : in std_logic;
addr : in std_logic_vector (29 downto 0);
data : out std_logic_vector (31 downto 0));
end component;
begin
b0: if INFER_ROM generate
u0 : gen_bprom port map (clk, cs, addr(31 downto 2), data);
end generate;
b1: if (not INFER_ROM) and (TARGET_TECH = virtex) generate
u0 : virtex_bprom port map (clk, addr(31 downto 2), data);
end generate;
end;
-- multiplier
library ieee;
use ieee.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.multlib.all;
use work.tech_generic.all;
entity hw_smult is
generic ( abits : integer := 10; bbits : integer := 8 );
port (
a : in std_logic_vector(abits-1 downto 0);
b : in std_logic_vector(bbits-1 downto 0);
c : out std_logic_vector(abits+bbits-1 downto 0)
);
end;
architecture rtl of hw_smult is
begin
inf : if INFER_MULT generate
u0 : generic_smult
generic map (abits => abits, bbits => bbits)
port map (a, b, c);
end generate;
mg : if not INFER_MULT generate
m1717 : if (abits = 17) and (bbits = 17) generate
u0 : mul_17_17 port map (a, b, c);
end generate;
m339 : if (abits = 33) and (bbits = 9) generate
u0 : mul_33_9 port map (a, b, c);
end generate;
m3317 : if (abits = 33) and (bbits = 17) generate
u0 : mul_33_17 port map (a, b, c);
end generate;
m3333 : if (abits = 33) and (bbits = 33) generate
u0 : mul_33_33 port map (a, b, c);
end generate;
end generate;
end;
-- input pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity inpad is port (pad : in std_logic; q : out std_logic); end;
architecture rtl of inpad is
begin
inf : if INFER_PADS generate
ginpad0 : geninpad port map (q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
ip1 : if TARGET_TECH = atc25 generate
ipx : atc25_inpad port map (q => q, pad => pad);
end generate;
ip2 : if TARGET_TECH = atc35 generate
ipx : atc35_inpad port map (q => q, pad => pad);
end generate;
ip3 : if TARGET_TECH = fs90 generate
ipx : fs90_inpad port map (q => q, pad => pad);
end generate;
ip4 : if TARGET_TECH = umc18 generate
ipx : umc18_inpad port map (q => q, pad => pad);
end generate;
end generate;
end;
-- input schmitt pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity smpad is port (pad : in std_logic; q : out std_logic); end;
architecture rtl of smpad is
begin
inf : if INFER_PADS generate
gsmpad0 : gensmpad port map (pad => pad, q => q);
end generate;
ninf : if not INFER_PADS generate
sm1 : if TARGET_TECH = atc25 generate
smx : atc25_smpad port map (q => q, pad => pad);
end generate;
sm2 : if TARGET_TECH = atc35 generate
smx : atc35_smpad port map (q => q, pad => pad);
end generate;
sm3 : if TARGET_TECH = fs90 generate
smx : fs90_smpad port map (q => q, pad => pad);
end generate;
sm4 : if TARGET_TECH = umc18 generate
smx : umc18_smpad port map (q => q, pad => pad);
end generate;
end generate;
end;
-- output pads
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity outpad is
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end;
architecture rtl of outpad is
begin
inf : if INFER_PADS generate
goutpad0 : genoutpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
op1 : if TARGET_TECH = atc25 generate
opx : atc25_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op2 : if TARGET_TECH = atc35 generate
opx : atc35_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op3 : if TARGET_TECH = fs90 generate
opx : fs90_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op4 : if TARGET_TECH = umc18 generate
opx : umc18_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
end generate;
end;
-- tri-state output pads with pull-up
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity toutpadu is
generic (drive : integer := 1);
port (d, en : in std_logic; pad : out std_logic);
end;
architecture rtl of toutpadu is
begin
inf : if INFER_PADS generate
giop0 : gentoutpadu port map (d => d, en => en, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
atc35t : if TARGET_TECH = atc35 generate
p0 : atc35_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
fs90t : if TARGET_TECH = fs90 generate
p0 : fs90_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
umc18t : if TARGET_TECH = umc18 generate
p0 : umc18_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity iopad is
generic (drive : integer := 1);
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of iopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
atc35t : if TARGET_TECH = atc35 generate
po : atc35_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
fs90t : if TARGET_TECH = fs90 generate
po : fs90_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
umc18t : if TARGET_TECH = umc18 generate
po : umc18_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad with schmitt trigger for I/O ports
-- (if available)
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity smiopad is
generic (drive : integer := 1);
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of smiopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
smiop1 : if TARGET_TECH = atc25 generate
p0 : atc25_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop2 : if TARGET_TECH = atc35 generate
p0 : atc35_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop3 : if TARGET_TECH = fs90 generate
p0 : fs90_smiopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop4 : if TARGET_TECH = umc18 generate
p0 : umc18_smiopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- open-drain pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity odpad is
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end;
architecture rtl of odpad is
begin
inf : if INFER_PADS generate
godpad0 : genodpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
odp1 : if TARGET_TECH = atc25 generate
p0 : atc25_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp2 : if TARGET_TECH = atc35 generate
p0 : atc35_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp3 : if TARGET_TECH = fs90 generate
p0 : fs90_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp4 : if TARGET_TECH = umc18 generate
p0 : umc18_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
end generate;
end;
-- bi-directional open-drain
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity iodpad is
generic (drive : integer := 1);
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of iodpad is
begin
inf : if INFER_PADS generate
giodp0 : geniodpad port map (d => d, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iodp1 : if TARGET_TECH = atc25 generate
p0 : atc25_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp2 : if TARGET_TECH = atc35 generate
p0 : atc35_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp3 : if TARGET_TECH = fs90 generate
p0 : fs90_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp4 : if TARGET_TECH = umc18 generate
p0 : umc18_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
end generate;
end;
-- PCI output pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pcioutpad is port (d : in std_logic; pad : out std_logic); end;
architecture rtl of pcioutpad is
begin
inf : if INFER_PADS generate
goutpad0 : genoutpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
op1 : if TARGET_TECH = atc25 generate
opx : atc25_pcioutpad port map (d => d, pad => pad);
end generate;
end generate;
end;
-- PCI tristate output pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pcitoutpad is port (d, en : in std_logic; pad : out std_logic); end;
architecture rtl of pcitoutpad is
begin
inf : if INFER_PADS generate
giop0 : gentoutpadu port map (d => d, en => en, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_pcitoutpad port map (d => d, en => en, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad
-- PCI bidir pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pciiopad is
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of pciiopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iop1 : if TARGET_TECH = atc25 generate
p0 : atc25_pciiopad port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- PCI bi-directional open-drain
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pciiodpad is
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of pciiodpad is
begin
inf : if INFER_PADS generate
giodp0 : geniodpad port map (d => d, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iodp1 : if TARGET_TECH = atc25 generate
p0 : atc25_pciiodpad port map (d => d, q => q, pad => pad);
end generate;
end generate;
end;
|
----------------------------------------------------------------------------
-- This file is a part of the LEON VHDL model
-- Copyright (C) 1999 European Space Agency (ESA)
--
-- This library is free software; you can redistribute it and/or
-- modify it under the terms of the GNU Lesser General Public
-- License as published by the Free Software Foundation; either
-- version 2 of the License, or (at your option) any later version.
--
-- See the file COPYING.LGPL for the full details of the license.
-----------------------------------------------------------------------------
-- Package: tech_map
-- File: tech_map.vhd
-- Author: Jiri Gaisler - ESA/ESTEC
-- Description: Technology mapping of cache-rams, regfiles, pads and multiplier
------------------------------------------------------------------------------
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.iface.all;
package tech_map is
-- IU three-port regfile
component regfile_iu
generic (
rftype : integer := 1;
abits : integer := 8; dbits : integer := 32; words : integer := 128
);
port (
rst : in std_logic;
clk : in clk_type;
clkn : in clk_type;
rfi : in rf_in_type;
rfo : out rf_out_type);
end component;
-- CP three-port
component regfile_cp
generic (
abits : integer := 4; dbits : integer := 32; words : integer := 16
);
port (
rst : in std_logic;
clk : in clk_type;
rfi : in rf_cp_in_type;
rfo : out rf_cp_out_type);
end component;
-- single-port sync ram
component syncram
generic ( abits : integer := 10; dbits : integer := 8);
port (
address : in std_logic_vector((abits -1) downto 0);
clk : in clk_type;
datain : in std_logic_vector((dbits -1) downto 0);
dataout : out std_logic_vector((dbits -1) downto 0);
enable : in std_logic;
write : in std_logic
);
end component;
-- sync prom (used for boot-prom option)
component bprom
port (
clk : in std_logic;
cs : in std_logic;
addr : in std_logic_vector(31 downto 0);
data : out std_logic_vector(31 downto 0)
);
end component;
-- signed multipler
component hw_smult
generic ( abits : integer := 10; bbits : integer := 8 );
port (
a : in std_logic_vector(abits-1 downto 0);
b : in std_logic_vector(bbits-1 downto 0);
c : out std_logic_vector(abits+bbits-1 downto 0)
);
end component;
-- pads
component inpad port (pad : in std_logic; q : out std_logic); end component;
component smpad port (pad : in std_logic; q : out std_logic); end component;
component outpad
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component toutpadu
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component odpad
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end component;
component iodpad
generic (drive : integer := 1);
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component iopad
generic (drive : integer := 1);
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component smiopad
generic (drive : integer := 1);
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component pcioutpad port (d : in std_logic; pad : out std_logic); end component;
component pcitoutpad port (d, en : in std_logic; pad : out std_logic); end component;
component pciiopad
port ( d, en : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
component pciiodpad
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end component;
end tech_map;
-- syncronous ram
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity syncram is
generic ( abits : integer := 8; dbits : integer := 32);
port (
address : in std_logic_vector (abits -1 downto 0);
clk : in clk_type;
datain : in std_logic_vector (dbits -1 downto 0);
dataout : out std_logic_vector (dbits -1 downto 0);
enable : in std_logic;
write : in std_logic
);
end;
architecture behav of syncram is
begin
inf : if INFER_RAM generate
u0 : generic_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
hb : if (not INFER_RAM) generate
at2 : if TARGET_TECH = atc25 generate
u0 : atc25_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
at3 : if TARGET_TECH = atc35 generate
u0 : atc35_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
fs9 : if TARGET_TECH = fs90 generate
u0 : fs90_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
umc1 : if TARGET_TECH = umc18 generate
u0 : umc18_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_syncram generic map (abits => abits, dbits => dbits)
port map (address, clk, datain, dataout, enable, write);
end generate;
end generate;
end;
-- IU regfile
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity regfile_iu is
generic (
rftype : integer := 1;
abits : integer := 8; dbits : integer := 32; words : integer := 128
);
port (
rst : in std_logic;
clk : in clk_type;
clkn : in clk_type;
rfi : in rf_in_type;
rfo : out rf_out_type);
end;
architecture rtl of regfile_iu is
signal vcc : std_logic;
begin
vcc <= '1';
inf : if INFER_REGF generate
u0 : generic_regfile_iu generic map (rftype, abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
ninf : if not INFER_REGF generate
atm0 : if TARGET_TECH = atc25 generate
u0 : atc25_regfile_iu generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
atm1 : if TARGET_TECH = atc35 generate
u0 : atc35_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
umc0 : if TARGET_TECH = fs90 generate
u0 : fs90_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
umc1 : if TARGET_TECH = umc18 generate
u0 : umc18_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_regfile generic map (abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_regfile_iu generic map (rftype, abits, dbits, words)
port map (rst, clk, clkn, rfi, rfo);
end generate;
end generate;
end;
-- Parallel FPU/CP regfile
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.iface.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity regfile_cp is
generic (
abits : integer := 4; dbits : integer := 32; words : integer := 16
);
port (
rst : in std_logic;
clk : in clk_type;
rfi : in rf_cp_in_type;
rfo : out rf_cp_out_type);
end;
architecture rtl of regfile_cp is
signal vcc : std_logic;
begin
vcc <= '1';
inf : if INFER_REGF generate
u0 : generic_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
ninf : if not INFER_REGF generate
atm0 : if TARGET_TECH = atc25 generate
u0 : atc25_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
atm1 : if TARGET_TECH = atc35 generate
u0 : atc35_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
-- umc0 : if TARGET_TECH = fs90 generate
-- u0 : fs90_regfile_cp generic map (abits, dbits, words)
-- port map (rst, clk, rfi, rfo);
-- end generate;
-- umc1 : if TARGET_TECH = umc18 generate
-- u0 : umc18_regfile_cp generic map (abits, dbits, words)
-- port map (rst, clk, rfi, rfo);
-- end generate;
xcv : if TARGET_TECH = virtex generate
u0 : virtex_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
sim : if TARGET_TECH = gen generate
u0 : generic_regfile_cp generic map (abits, dbits, words)
port map (rst, clk, rfi, rfo);
end generate;
end generate;
end;
-- boot-prom
LIBRARY ieee;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc35.all;
use work.tech_generic.all;
use work.tech_virtex.all;
entity bprom is
port (
clk : in std_logic;
cs : in std_logic;
addr : in std_logic_vector(31 downto 0);
data : out std_logic_vector(31 downto 0)
);
end;
architecture rtl of bprom is
component gen_bprom
port (
clk : in std_logic;
csn : in std_logic;
addr : in std_logic_vector (29 downto 0);
data : out std_logic_vector (31 downto 0));
end component;
begin
b0: if INFER_ROM generate
u0 : gen_bprom port map (clk, cs, addr(31 downto 2), data);
end generate;
b1: if (not INFER_ROM) and (TARGET_TECH = virtex) generate
u0 : virtex_bprom port map (clk, addr(31 downto 2), data);
end generate;
end;
-- multiplier
library ieee;
use ieee.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.multlib.all;
use work.tech_generic.all;
entity hw_smult is
generic ( abits : integer := 10; bbits : integer := 8 );
port (
a : in std_logic_vector(abits-1 downto 0);
b : in std_logic_vector(bbits-1 downto 0);
c : out std_logic_vector(abits+bbits-1 downto 0)
);
end;
architecture rtl of hw_smult is
begin
inf : if INFER_MULT generate
u0 : generic_smult
generic map (abits => abits, bbits => bbits)
port map (a, b, c);
end generate;
mg : if not INFER_MULT generate
m1717 : if (abits = 17) and (bbits = 17) generate
u0 : mul_17_17 port map (a, b, c);
end generate;
m339 : if (abits = 33) and (bbits = 9) generate
u0 : mul_33_9 port map (a, b, c);
end generate;
m3317 : if (abits = 33) and (bbits = 17) generate
u0 : mul_33_17 port map (a, b, c);
end generate;
m3333 : if (abits = 33) and (bbits = 33) generate
u0 : mul_33_33 port map (a, b, c);
end generate;
end generate;
end;
-- input pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity inpad is port (pad : in std_logic; q : out std_logic); end;
architecture rtl of inpad is
begin
inf : if INFER_PADS generate
ginpad0 : geninpad port map (q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
ip1 : if TARGET_TECH = atc25 generate
ipx : atc25_inpad port map (q => q, pad => pad);
end generate;
ip2 : if TARGET_TECH = atc35 generate
ipx : atc35_inpad port map (q => q, pad => pad);
end generate;
ip3 : if TARGET_TECH = fs90 generate
ipx : fs90_inpad port map (q => q, pad => pad);
end generate;
ip4 : if TARGET_TECH = umc18 generate
ipx : umc18_inpad port map (q => q, pad => pad);
end generate;
end generate;
end;
-- input schmitt pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity smpad is port (pad : in std_logic; q : out std_logic); end;
architecture rtl of smpad is
begin
inf : if INFER_PADS generate
gsmpad0 : gensmpad port map (pad => pad, q => q);
end generate;
ninf : if not INFER_PADS generate
sm1 : if TARGET_TECH = atc25 generate
smx : atc25_smpad port map (q => q, pad => pad);
end generate;
sm2 : if TARGET_TECH = atc35 generate
smx : atc35_smpad port map (q => q, pad => pad);
end generate;
sm3 : if TARGET_TECH = fs90 generate
smx : fs90_smpad port map (q => q, pad => pad);
end generate;
sm4 : if TARGET_TECH = umc18 generate
smx : umc18_smpad port map (q => q, pad => pad);
end generate;
end generate;
end;
-- output pads
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity outpad is
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end;
architecture rtl of outpad is
begin
inf : if INFER_PADS generate
goutpad0 : genoutpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
op1 : if TARGET_TECH = atc25 generate
opx : atc25_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op2 : if TARGET_TECH = atc35 generate
opx : atc35_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op3 : if TARGET_TECH = fs90 generate
opx : fs90_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
op4 : if TARGET_TECH = umc18 generate
opx : umc18_outpad generic map (drive) port map (d => d, pad => pad);
end generate;
end generate;
end;
-- tri-state output pads with pull-up
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity toutpadu is
generic (drive : integer := 1);
port (d, en : in std_logic; pad : out std_logic);
end;
architecture rtl of toutpadu is
begin
inf : if INFER_PADS generate
giop0 : gentoutpadu port map (d => d, en => en, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
atc35t : if TARGET_TECH = atc35 generate
p0 : atc35_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
fs90t : if TARGET_TECH = fs90 generate
p0 : fs90_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
umc18t : if TARGET_TECH = umc18 generate
p0 : umc18_toutpadu generic map (drive) port map (d => d, en => en, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity iopad is
generic (drive : integer := 1);
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of iopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
atc35t : if TARGET_TECH = atc35 generate
po : atc35_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
fs90t : if TARGET_TECH = fs90 generate
po : fs90_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
umc18t : if TARGET_TECH = umc18 generate
po : umc18_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad with schmitt trigger for I/O ports
-- (if available)
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity smiopad is
generic (drive : integer := 1);
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of smiopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
smiop1 : if TARGET_TECH = atc25 generate
p0 : atc25_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop2 : if TARGET_TECH = atc35 generate
p0 : atc35_iopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop3 : if TARGET_TECH = fs90 generate
p0 : fs90_smiopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
smiop4 : if TARGET_TECH = umc18 generate
p0 : umc18_smiopad generic map (drive) port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- open-drain pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity odpad is
generic (drive : integer := 1);
port (d : in std_logic; pad : out std_logic);
end;
architecture rtl of odpad is
begin
inf : if INFER_PADS generate
godpad0 : genodpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
odp1 : if TARGET_TECH = atc25 generate
p0 : atc25_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp2 : if TARGET_TECH = atc35 generate
p0 : atc35_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp3 : if TARGET_TECH = fs90 generate
p0 : fs90_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
odp4 : if TARGET_TECH = umc18 generate
p0 : umc18_odpad generic map (drive) port map (d => d, pad => pad);
end generate;
end generate;
end;
-- bi-directional open-drain
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_fs90.all;
use work.tech_umc18.all;
use work.tech_generic.all;
entity iodpad is
generic (drive : integer := 1);
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of iodpad is
begin
inf : if INFER_PADS generate
giodp0 : geniodpad port map (d => d, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iodp1 : if TARGET_TECH = atc25 generate
p0 : atc25_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp2 : if TARGET_TECH = atc35 generate
p0 : atc35_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp3 : if TARGET_TECH = fs90 generate
p0 : fs90_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
iodp4 : if TARGET_TECH = umc18 generate
p0 : umc18_iodpad generic map (drive) port map (d => d, q => q, pad => pad);
end generate;
end generate;
end;
-- PCI output pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pcioutpad is port (d : in std_logic; pad : out std_logic); end;
architecture rtl of pcioutpad is
begin
inf : if INFER_PADS generate
goutpad0 : genoutpad port map (d => d, pad => pad);
end generate;
ninf : if not INFER_PADS generate
op1 : if TARGET_TECH = atc25 generate
opx : atc25_pcioutpad port map (d => d, pad => pad);
end generate;
end generate;
end;
-- PCI tristate output pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pcitoutpad is port (d, en : in std_logic; pad : out std_logic); end;
architecture rtl of pcitoutpad is
begin
inf : if INFER_PADS generate
giop0 : gentoutpadu port map (d => d, en => en, pad => pad);
end generate;
ninf : if not INFER_PADS generate
atc25t : if TARGET_TECH = atc25 generate
p0 : atc25_pcitoutpad port map (d => d, en => en, pad => pad);
end generate;
end generate;
end;
-- bidirectional pad
-- PCI bidir pad
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pciiopad is
port (
d : in std_logic;
en : in std_logic;
q : out std_logic;
pad : inout std_logic
);
end;
architecture rtl of pciiopad is
begin
inf : if INFER_PADS generate
giop0 : geniopad port map (d => d, en => en, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iop1 : if TARGET_TECH = atc25 generate
p0 : atc25_pciiopad port map (d => d, en => en, q => q, pad => pad);
end generate;
end generate;
end;
-- PCI bi-directional open-drain
library IEEE;
use IEEE.std_logic_1164.all;
use work.target.all;
use work.config.all;
use work.tech_atc25.all;
use work.tech_atc35.all;
use work.tech_generic.all;
entity pciiodpad is
port ( d : in std_logic; q : out std_logic; pad : inout std_logic);
end;
architecture rtl of pciiodpad is
begin
inf : if INFER_PADS generate
giodp0 : geniodpad port map (d => d, q => q, pad => pad);
end generate;
ninf : if not INFER_PADS generate
iodp1 : if TARGET_TECH = atc25 generate
p0 : atc25_pciiodpad port map (d => d, q => q, pad => pad);
end generate;
end generate;
end;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1674.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c09s01b00x00p06n02i01674ent IS
generic ( width: Positive);
port ( inword: in Bit_Vector (width-1 downto 0);
load: in Bit;
outword:out Bit_Vector (width-1 downto 0));
END c09s01b00x00p06n02i01674ent;
ARCHITECTURE c09s01b00x00p06n02i01674arch OF c09s01b00x00p06n02i01674ent IS
BEGIN
B: block (1 + 2 + 3) -- Failure_here
begin
outword <= guarded inword after 10 ns;
end block;
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c09s01b00x00p06n02i01674 - Guard expression can not be the type of integer."
severity ERROR;
wait;
END PROCESS TESTING;
END c09s01b00x00p06n02i01674arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1674.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c09s01b00x00p06n02i01674ent IS
generic ( width: Positive);
port ( inword: in Bit_Vector (width-1 downto 0);
load: in Bit;
outword:out Bit_Vector (width-1 downto 0));
END c09s01b00x00p06n02i01674ent;
ARCHITECTURE c09s01b00x00p06n02i01674arch OF c09s01b00x00p06n02i01674ent IS
BEGIN
B: block (1 + 2 + 3) -- Failure_here
begin
outword <= guarded inword after 10 ns;
end block;
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c09s01b00x00p06n02i01674 - Guard expression can not be the type of integer."
severity ERROR;
wait;
END PROCESS TESTING;
END c09s01b00x00p06n02i01674arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1674.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c09s01b00x00p06n02i01674ent IS
generic ( width: Positive);
port ( inword: in Bit_Vector (width-1 downto 0);
load: in Bit;
outword:out Bit_Vector (width-1 downto 0));
END c09s01b00x00p06n02i01674ent;
ARCHITECTURE c09s01b00x00p06n02i01674arch OF c09s01b00x00p06n02i01674ent IS
BEGIN
B: block (1 + 2 + 3) -- Failure_here
begin
outword <= guarded inword after 10 ns;
end block;
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c09s01b00x00p06n02i01674 - Guard expression can not be the type of integer."
severity ERROR;
wait;
END PROCESS TESTING;
END c09s01b00x00p06n02i01674arch;
|
-- A testbench has no ports.
entity adder_tb is
end adder_tb;
architecture behav of adder_tb is
-- Declaration of the component that will be instantiated.
component adder
port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
end component;
-- Specifies which entity is bound with the component.
for adder_0: adder use entity work.adder;
signal i0, i1, ci, s, co : bit;
begin
-- Component instantiation.
adder_0: adder port map (i0 => i0, i1 => i1, ci => ci,
s => s, co => co);
-- This process does the real job.
process
type pattern_type is record
-- The inputs of the adder.
i0, i1, ci : bit;
-- The expected outputs of the adder.
s, co : bit;
end record;
-- The patterns to apply.
type pattern_array is array (natural range <>) of pattern_type;
constant patterns : pattern_array :=
(('0', '0', '0', '0', '0'),
('0', '0', '1', '1', '0'),
('0', '1', '0', '1', '0'),
('0', '1', '1', '0', '1'),
('1', '0', '0', '1', '0'),
('1', '0', '1', '0', '1'),
('1', '1', '0', '0', '1'),
('1', '1', '1', '1', '1'));
begin
-- Check each pattern.
for i in patterns'range loop
-- Set the inputs.
i0 <= patterns(i).i0;
i1 <= patterns(i).i1;
ci <= patterns(i).ci;
-- Wait for the results.
wait for 1 ns;
-- Check the outputs.
assert s = patterns(i).s
report "bad sum value" severity error;
assert co = patterns(i).co
report "bad carry out value" severity error;
end loop;
assert false report "end of test" severity note;
-- Wait forever; this will finish the simulation.
wait;
end process;
end behav;
|
-----------------------------------------------------------------------------
-- LEON3 Xilinx SP605 Demonstration design
-- Copyright (C) 2011 Jiri Gaisler, Aeroflex Gaisler
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003 - 2008, Gaisler Research
-- Copyright (C) 2008 - 2013, Aeroflex Gaisler
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library grlib, techmap;
use grlib.amba.all;
use grlib.amba.all;
use grlib.stdlib.all;
use techmap.gencomp.all;
use techmap.allclkgen.all;
library gaisler;
use gaisler.memctrl.all;
use gaisler.leon3.all;
use gaisler.uart.all;
use gaisler.misc.all;
use gaisler.spi.all;
use gaisler.i2c.all;
use gaisler.can.all;
use gaisler.net.all;
use gaisler.jtag.all;
use gaisler.spacewire.all;
-- pragma translate_off
use gaisler.sim.all;
library unisim;
use unisim.ODDR2;
-- pragma translate_on
library esa;
use esa.memoryctrl.all;
use work.config.all;
use work.pcie.all;
entity leon3mp is
generic (
fabtech : integer := CFG_FABTECH;
memtech : integer := CFG_MEMTECH;
padtech : integer := CFG_PADTECH;
clktech : integer := CFG_CLKTECH;
disas : integer := CFG_DISAS; -- Enable disassembly to console
dbguart : integer := CFG_DUART; -- Print UART on console
pclow : integer := CFG_PCLOW
);
port (
reset : in std_ulogic;
clk27 : in std_ulogic; -- 27 MHz clock
clk200p : in std_ulogic; -- 200 MHz clock
clk200n : in std_ulogic; -- 200 MHz clock
clk33 : in std_ulogic; -- 32 MHz clock from sysace
address : out std_logic_vector(23 downto 0);
data : inout std_logic_vector(15 downto 0);
oen : out std_ulogic;
writen : out std_ulogic;
romsn : out std_logic;
ddr_clk : out std_logic;
ddr_clkb : out std_logic;
ddr_cke : out std_logic;
ddr_odt : out std_logic;
ddr_reset_n : out std_logic;
ddr_we : out std_ulogic; -- ddr write enable
ddr_ras : out std_ulogic; -- ddr ras
ddr_cas : out std_ulogic; -- ddr cas
ddr_dm : out std_logic_vector (1 downto 0); -- ddr dm
ddr_dqs : inout std_logic_vector (1 downto 0); -- ddr dqs
ddr_dqs_n : inout std_logic_vector (1 downto 0); -- ddr dqs_n
ddr_ad : out std_logic_vector (12 downto 0); -- ddr address
ddr_ba : out std_logic_vector (2 downto 0); -- ddr bank address
ddr_dq : inout std_logic_vector (15 downto 0); -- ddr data
ddr_rzq : inout std_ulogic;
ddr_zio : inout std_ulogic;
txd1 : out std_ulogic; -- UART1 tx data
rxd1 : in std_ulogic; -- UART1 rx data
ctsn1 : in std_ulogic; -- UART1 ctsn
rtsn1 : out std_ulogic; -- UART1 trsn
button : inout std_logic_vector(3 downto 0); -- I/O port
switch : inout std_logic_vector(3 downto 0); -- I/O port
led : out std_logic_vector(3 downto 0); -- I/O port
phy_gtx_clk : out std_logic;
phy_mii_data : inout std_logic; -- ethernet PHY interface
phy_tx_clk : in std_ulogic;
phy_rx_clk : in std_ulogic;
phy_rx_data : in std_logic_vector(7 downto 0);
phy_dv : in std_ulogic;
phy_rx_er : in std_ulogic;
phy_col : in std_ulogic;
phy_crs : in std_ulogic;
phy_tx_data : out std_logic_vector(7 downto 0);
phy_tx_en : out std_ulogic;
phy_tx_er : out std_ulogic;
phy_mii_clk : out std_ulogic;
phy_rst_n : out std_ulogic;
phy_mii_int_n : in std_ulogic;
iic_scl : inout std_ulogic;
iic_sda : inout std_ulogic;
ddc_scl : inout std_ulogic;
ddc_sda : inout std_ulogic;
dvi_iic_scl : inout std_logic;
dvi_iic_sda : inout std_logic;
tft_lcd_data : out std_logic_vector(11 downto 0);
tft_lcd_clk_p : out std_ulogic;
tft_lcd_clk_n : out std_ulogic;
tft_lcd_hsync : out std_ulogic;
tft_lcd_vsync : out std_ulogic;
tft_lcd_de : out std_ulogic;
tft_lcd_reset_b : out std_ulogic;
-- SPI flash
spi_sel_n : inout std_ulogic;
spi_clk : out std_ulogic;
spi_mosi : out std_ulogic;
--pcie
pci_exp_txp : out std_logic;
pci_exp_txn : out std_logic;
pci_exp_rxp : in std_logic;
pci_exp_rxn : in std_logic;
sys_clk_p : in std_logic;
sys_clk_n : in std_logic;
sys_reset_n : in std_logic;
sysace_mpa : out std_logic_vector(6 downto 0);
sysace_mpce : out std_ulogic;
sysace_mpirq : in std_ulogic;
sysace_mpoe : out std_ulogic;
sysace_mpwe : out std_ulogic;
sysace_d : inout std_logic_vector(7 downto 0)
);
end;
architecture rtl of leon3mp is
--attribute syn_netlist_hierarchy : boolean;
--attribute syn_netlist_hierarchy of rtl : architecture is false;
component ODDR2
generic (
DDR_ALIGNMENT : string := "NONE";
INIT : bit := '0';
SRTYPE : string := "SYNC"
);
port (
Q : out std_ulogic;
C0 : in std_ulogic;
C1 : in std_ulogic;
CE : in std_ulogic := 'H';
D0 : in std_ulogic;
D1 : in std_ulogic;
R : in std_ulogic := 'L';
S : in std_ulogic := 'L'
);
end component;
constant blength : integer := 12;
constant fifodepth : integer := 8;
constant maxahbm : integer := CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG+CFG_PCIEXP;
signal vcc, gnd : std_logic;
signal memi : memory_in_type;
signal memo : memory_out_type;
signal wpo : wprot_out_type;
signal sdi : sdctrl_in_type;
signal sdo : sdram_out_type;
signal apbi : apb_slv_in_type;
signal apbo : apb_slv_out_vector := (others => apb_none);
signal ahbsi : ahb_slv_in_type;
signal ahbso : ahb_slv_out_vector := (others => ahbs_none);
signal ahbmi : ahb_mst_in_type;
signal vahbmi : ahb_mst_in_type;
signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);
signal vahbmo : ahb_mst_out_type;
signal clkm, rstn, rstraw, sdclkl : std_ulogic;
signal clk_200 : std_ulogic;
signal clk25, clk40, clk65 : std_ulogic;
signal cgi, cgi2 : clkgen_in_type;
signal cgo, cgo2 : clkgen_out_type;
signal u1i, u2i, dui : uart_in_type;
signal u1o, u2o, duo : uart_out_type;
signal irqi : irq_in_vector(0 to CFG_NCPU-1);
signal irqo : irq_out_vector(0 to CFG_NCPU-1);
signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1);
signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1);
signal dsui : dsu_in_type;
signal dsuo : dsu_out_type;
signal ethi : eth_in_type;
signal etho : eth_out_type;
signal egtx_clk :std_ulogic;
signal negtx_clk :std_ulogic;
signal gpti : gptimer_in_type;
signal gpto : gptimer_out_type;
signal gpioi : gpio_in_type;
signal gpioo : gpio_out_type;
signal clklock, elock, ulock : std_ulogic;
signal lock, calib_done, clkml, lclk, rst, ndsuact : std_ulogic;
signal tck, tckn, tms, tdi, tdo : std_ulogic;
signal ethclk : std_ulogic;
signal vgao : apbvga_out_type;
signal lcd_datal : std_logic_vector(11 downto 0);
signal lcd_hsyncl, lcd_vsyncl, lcd_del, lcd_reset_bl : std_ulogic;
signal i2ci, dvi_i2ci : i2c_in_type;
signal i2co, dvi_i2co : i2c_out_type;
signal spmi : spimctrl_in_type;
signal spmo : spimctrl_out_type;
signal spmi2 : spimctrl_in_type;
signal spmo2 : spimctrl_out_type;
constant BOARD_FREQ : integer := 33000; -- input frequency in KHz
constant CPU_FREQ : integer := BOARD_FREQ * CFG_CLKMUL / CFG_CLKDIV; -- cpu frequency in KHz
constant IOAEN : integer := CFG_GRACECTRL;
constant DDR2_FREQ : integer := 200000; -- DDR2 input frequency in KHz
signal stati : ahbstat_in_type;
signal fpi : grfpu_in_vector_type;
signal fpo : grfpu_out_vector_type;
-- Used for connecting input/output signals to the DDR2 controller
signal core_ddr_clk : std_logic_vector(2 downto 0);
signal core_ddr_clkb : std_logic_vector(2 downto 0);
signal core_ddr_cke : std_logic_vector(1 downto 0);
signal core_ddr_csb : std_logic_vector(1 downto 0);
signal core_ddr_ad : std_logic_vector(13 downto 0);
signal core_ddr_odt : std_logic_vector(1 downto 0);
signal video_clk : std_ulogic; -- signals to vga_clkgen.
signal clk_sel : std_logic_vector(1 downto 0);
signal clkvga, clkvga_p, clkvga_n : std_ulogic;
signal acei : gracectrl_in_type;
signal aceo : gracectrl_out_type;
attribute keep : boolean;
attribute syn_keep : boolean;
attribute syn_preserve : boolean;
attribute syn_keep of video_clk : signal is true;
attribute syn_preserve of video_clk : signal is true;
attribute keep of video_clk : signal is true;
attribute syn_preserve of clkm : signal is true;
attribute keep of clkm : signal is true;
begin
----------------------------------------------------------------------
--- Reset and Clock generation -------------------------------------
----------------------------------------------------------------------
vcc <= '1'; gnd <= '0';
cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
ethclk <= lclk;
clk_pad : clkpad generic map (tech => padtech) port map (clk33, lclk);
clkgen0 : clkgen -- clock generator
generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN,
CFG_CLK_NOFB, 0, 0, 0, BOARD_FREQ)
port map (lclk, lclk, clkm, open, open, sdclkl, open, cgi, cgo, open, open, open);
reset_pad : inpad generic map (tech => padtech) port map (reset, rst);
rst0 : rstgen -- reset generator
generic map (acthigh => 1)
port map (rst, clkm, lock, rstn, rstraw);
lock <= cgo.clklock and calib_done when CFG_MIG_DDR2 = 1 else cgo.clklock;
----------------------------------------------------------------------
--- AHB CONTROLLER --------------------------------------------------
----------------------------------------------------------------------
ahb0 : ahbctrl -- AHB arbiter/multiplexer
generic map (defmast => CFG_DEFMST, split => CFG_SPLIT,
rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, fpnpen => CFG_FPNPEN,
ioen => IOAEN, nahbm => maxahbm, nahbs => 16)
port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
----------------------------------------------------------------------
--- LEON3 processor and DSU -----------------------------------------
----------------------------------------------------------------------
nosh : if CFG_GRFPUSH = 0 generate
cpu : for i in 0 to CFG_NCPU-1 generate
l3ft : if CFG_LEON3FT_EN /= 0 generate
leon3ft0 : leon3ft -- LEON3 processor
generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU*(1-CFG_GRFPUSH), CFG_V8,
0, CFG_MAC, pclow, CFG_NOTAG, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1,
CFG_IUFT_EN, CFG_FPUFT_EN, CFG_CACHE_FT_EN, CFG_RF_ERRINJ,
CFG_CACHE_ERRINJ, CFG_DFIXED, CFG_LEON3_NETLIST, CFG_SCAN, CFG_MMU_PAGE)
port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
irqi(i), irqo(i), dbgi(i), dbgo(i), clkm);
end generate;
l3s : if CFG_LEON3FT_EN = 0 generate
u0 : leon3s -- LEON3 processor
generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU*(1-CFG_GRFPUSH), CFG_V8,
0, CFG_MAC, pclow, CFG_NOTAG, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1,
CFG_DFIXED, CFG_SCAN, CFG_MMU_PAGE, CFG_BP)
port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
irqi(i), irqo(i), dbgi(i), dbgo(i));
end generate;
end generate;
end generate;
sh : if CFG_GRFPUSH = 1 generate
cpu : for i in 0 to CFG_NCPU-1 generate
l3ft : if CFG_LEON3FT_EN /= 0 generate
leon3ft0 : leon3ftsh -- LEON3 processor
generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,
0, CFG_MAC, pclow, CFG_NOTAG, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1,
CFG_IUFT_EN, CFG_FPUFT_EN, CFG_CACHE_FT_EN, CFG_RF_ERRINJ,
CFG_CACHE_ERRINJ, CFG_DFIXED, CFG_LEON3_NETLIST, CFG_SCAN, CFG_MMU_PAGE)
port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
irqi(i), irqo(i), dbgi(i), dbgo(i), clkm, fpi(i), fpo(i));
end generate;
l3s : if CFG_LEON3FT_EN = 0 generate
u0 : leon3sh -- LEON3 processor
generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,
0, CFG_MAC, pclow, CFG_NOTAG, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1,
CFG_DFIXED, CFG_SCAN, CFG_MMU_PAGE)
port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
irqi(i), irqo(i), dbgi(i), dbgo(i), fpi(i), fpo(i));
end generate;
end generate;
grfpush0 : grfpushwx generic map ((CFG_FPU-1), CFG_NCPU, fabtech)
port map (clkm, rstn, fpi, fpo);
end generate;
led1_pad : odpad generic map (tech => padtech) port map (led(1), dbgo(0).error);
dsugen : if CFG_DSU = 1 generate
dsu0 : dsu3 -- LEON3 Debug Support Unit
generic map (hindex => 2, haddr => 16#900#, hmask => 16#F00#,
ncpu => CFG_NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)
port map (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);
dsui.enable <= '1';
dsui.break <= button(3);
dsuact_pad : outpad generic map (tech => padtech) port map (led(0), ndsuact);
ndsuact <= not dsuo.active;
end generate;
nodsu : if CFG_DSU = 0 generate
dsuo.tstop <= '0'; dsuo.active <= '0'; ahbso(2) <= ahbs_none;
end generate;
ahbjtaggen0 :if CFG_AHB_JTAG = 1 generate
ahbjtag0 : ahbjtag generic map(tech => fabtech, hindex => CFG_NCPU)
port map(rstn, clkm, tck, tms, tdi, tdo, ahbmi, ahbmo(CFG_NCPU),
open, open, open, open, open, open, open, gnd);
end generate;
----------------------------------------------------------------------
--- Memory controllers ----------------------------------------------
----------------------------------------------------------------------
memi.writen <= '1'; memi.wrn <= "1111"; memi.bwidth <= "01";
memi.brdyn <= '0'; memi.bexcn <= '1';
mctrl_gen : if CFG_MCTRL_LEON2 /= 0 generate
mctrl0 : mctrl generic map (hindex => 0, pindex => 0,
paddr => 0, srbanks => 2, ram8 => CFG_MCTRL_RAM8BIT,
ram16 => CFG_MCTRL_RAM16BIT, sden => CFG_MCTRL_SDEN,
invclk => CFG_CLK_NOFB, sepbus => CFG_MCTRL_SEPBUS,
pageburst => CFG_MCTRL_PAGE, rammask => 0, iomask => 0)
port map (rstn, clkm, memi, memo, ahbsi, ahbso(0), apbi, apbo(0), wpo, sdo);
addr_pad : outpadv generic map (width => 24, tech => padtech)
port map (address, memo.address(24 downto 1));
roms_pad : outpad generic map (tech => padtech)
port map (romsn, memo.romsn(0));
oen_pad : outpad generic map (tech => padtech)
port map (oen, memo.oen);
wri_pad : outpad generic map (tech => padtech)
port map (writen, memo.writen);
data_pad : iopadvv generic map (tech => padtech, width => 16)
port map (data(15 downto 0), memo.data(31 downto 16),
memo.vbdrive(31 downto 16), memi.data(31 downto 16));
end generate;
nomctrl : if CFG_MCTRL_LEON2 = 0 generate
roms_pad : outpad generic map (tech => padtech)
port map (romsn, vcc); --ahbso(0) <= ahbso_none;
end generate;
-----------------------------------------------------------------------
--- Test report module ----------------------------------------------
-----------------------------------------------------------------------
-- pragma translate_off
test0 : ahbrep generic map (hindex => 6, haddr => 16#200#)
port map (rstn, clkm, ahbsi, ahbso(6));
-- pragma translate_on
----------------------------------------------------------------------
--- DDR2 memory controller ------------------------------------------
----------------------------------------------------------------------
mig_gen : if (CFG_MIG_DDR2 = 1) generate
ddrc : entity work.ahb2mig_sp605 generic map(
hindex => 4, haddr => 16#400#, hmask => 16#F80#,
pindex => 4, paddr => 4,
vgamst => CFG_SVGA_ENABLE, vgaburst => 64)
port map(
mcb3_dram_dq => ddr_dq,
mcb3_dram_a => ddr_ad,
mcb3_dram_ba => ddr_ba,
mcb3_dram_ras_n => ddr_ras,
mcb3_dram_cas_n => ddr_cas,
mcb3_dram_we_n => ddr_we,
mcb3_dram_odt => ddr_odt,
mcb3_dram_reset_n=> ddr_reset_n,
mcb3_dram_cke => ddr_cke,
mcb3_dram_dm => ddr_dm(0),
mcb3_dram_udqs => ddr_dqs(1),
mcb3_dram_udqs_n=> ddr_dqs_n(1),
mcb3_rzq => ddr_rzq,
mcb3_zio => ddr_zio,
mcb3_dram_udm => ddr_dm(1),
mcb3_dram_dqs => ddr_dqs(0),
mcb3_dram_dqs_n => ddr_dqs_n(0),
mcb3_dram_ck => ddr_clk,
mcb3_dram_ck_n => ddr_clkb,
ahbsi => ahbsi,
ahbso => ahbso(4),
ahbmi => vahbmi,
ahbmo => vahbmo,
apbi => apbi,
apbo => apbo(4),
calib_done => calib_done,
rst_n_syn => rstn,
rst_n_async => rstraw,
clk_amba => clkm,
clk_mem_p => clk200p,
clk_mem_n => clk200n,
clk_125 => egtx_clk,
clk_50 => video_clk
);
end generate;
led(2) <= calib_done;
led(3) <= lock;
noddr : if CFG_MIG_DDR2 = 0 generate lock <= '1'; end generate;
-----------------PCI-EXPRESS-Master-Target------------------------------------------
pcie_mt : if CFG_PCIE_TYPE = 1 generate -- master/target without fifo
EP:pcie_master_target_sp605
generic map (
master => CFG_PCIE_SIM_MAS,
hmstndx => CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG,
hslvndx => 7,
abits => 21,
device_id => CFG_PCIEXPDID, -- PCIE device ID
vendor_id => CFG_PCIEXPVID, -- PCIE vendor ID
nsync => 2, -- 1 or 2 sync regs between clocks
pcie_bar_mask => 16#FFE#,
haddr => 16#a00#,
hmask => 16#fff#,
pindex => 5,
paddr => 5,
pmask => 16#fff#
)
port map(
rst => rstn,
clk => clkm,
-- System Interface
sys_clk_p => sys_clk_p,
sys_clk_n => sys_clk_n,
sys_reset_n => sys_reset_n,
-- PCI Express Fabric Interface
pci_exp_txp => pci_exp_txp,
pci_exp_txn => pci_exp_txn,
pci_exp_rxp => pci_exp_rxp,
pci_exp_rxn => pci_exp_rxn,
ahbso => ahbso(7),
ahbsi => ahbsi,
apbi => apbi,
apbo => apbo(5),
ahbmi => ahbmi,
ahbmo => ahbmo(CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG)
);
end generate;
----------------------------------------------------------------------
-----------------PCI-EXPRESS-Master-FIFO------------------------------------------
pcie_mf_dma : if CFG_PCIE_TYPE = 3 generate -- master with fifo and DMA
dma:pciedma
generic map (memtech => memtech, dmstndx => CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG,
dapbndx => 7, dapbaddr => 7,dapbmask => 16#FFF#, dapbirq => 4, blength => 12,
device_id => CFG_PCIEXPDID, vendor_id => CFG_PCIEXPVID,
slvndx => 7, apbndx => 5, apbaddr => 5, apbmask =>16#FFF#, haddr => 16#A00#, hmask => 16#FFF#,
nsync => 2, pcie_bar_mask => 16#FFE#
)
port map(
rst => rstn,
clk => clkm,
-- System Interface
sys_clk_p => sys_clk_p,
sys_clk_n => sys_clk_n,
sys_reset_n => sys_reset_n,
-- PCI Express Fabric Interface
pci_exp_txp => pci_exp_txp,
pci_exp_txn => pci_exp_txn,
pci_exp_rxp => pci_exp_rxp,
pci_exp_rxn => pci_exp_rxn,
dapbo => apbo(7),
dahbmo =>ahbmo(CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG),
apbi =>apbi,
apbo =>apbo(5),
ahbmi =>ahbmi,
ahbsi =>ahbsi,
ahbso =>ahbso(7)
);
end generate;
pcie_mf: if CFG_PCIE_TYPE = 2 generate -- master with fifo
EP:pcie_master_fifo_sp605
generic map (
memtech => memtech,
hslvndx => 7,
device_id => CFG_PCIEXPDID, -- PCIE device ID
vendor_id => CFG_PCIEXPVID, -- PCIE vendor ID
nsync => 2, -- 1 or 2 sync regs between clocks
pcie_bar_mask => 16#FFE#,
haddr => 16#A00#,
hmask => 16#fff#,
pindex => 5,
paddr => 5,
pmask => 16#fff#)
port map(
rst => rstn,
clk => clkm,
-- System In
sys_clk_p => sys_clk_p,
sys_clk_n => sys_clk_n,
sys_reset_n => sys_reset_n,
-- PCI Expre
pci_exp_txp => pci_exp_txp,
pci_exp_txn => pci_exp_txn,
pci_exp_rxp => pci_exp_rxp,
pci_exp_rxn => pci_exp_rxn,
ahbso => ahbso(7),
ahbsi => ahbsi,
apbi => apbi,
apbo => apbo(5)
);
end generate;
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
--- SPI Memory Controller--------------------------------------------
----------------------------------------------------------------------
spimc: if CFG_SPICTRL_ENABLE = 0 and CFG_SPIMCTRL = 1 generate
spimctrl0 : spimctrl -- SPI Memory Controller
generic map (hindex => 3, hirq => 5, faddr => 16#e00#, fmask => 16#ff8#,
ioaddr => 16#002#, iomask => 16#fff#,
spliten => CFG_SPLIT, oepol => 0,
sdcard => CFG_SPIMCTRL_SDCARD,
readcmd => CFG_SPIMCTRL_READCMD,
dummybyte => CFG_SPIMCTRL_DUMMYBYTE,
dualoutput => CFG_SPIMCTRL_DUALOUTPUT,
scaler => CFG_SPIMCTRL_SCALER,
altscaler => CFG_SPIMCTRL_ASCALER,
pwrupcnt => CFG_SPIMCTRL_PWRUPCNT)
port map (rstn, clkm, ahbsi, ahbso(3), spmi, spmo);
-- MISO is shared with Flash data 0
spmi.miso <= memi.data(16);
mosi_pad : outpad generic map (tech => padtech)
port map (spi_mosi, spmo.mosi);
sck_pad : outpad generic map (tech => padtech)
port map (spi_clk, spmo.sck);
slvsel0_pad : odpad generic map (tech => padtech)
port map (spi_sel_n, spmo.csn);
end generate;
nospimc: if ((CFG_SPICTRL_ENABLE = 0 and CFG_SPIMCTRL = 0) or
(CFG_SPICTRL_ENABLE = 1 and CFG_SPIMCTRL = 1) or
(CFG_SPICTRL_ENABLE = 1 and CFG_SPIMCTRL = 0))generate
mosi_pad : outpad generic map (tech => padtech)
port map (spi_mosi, '0');
sck_pad : outpad generic map (tech => padtech)
port map (spi_clk, '0');
end generate;
----------------------------------------------------------------------
--- System ACE I/F Controller ---------------------------------------
----------------------------------------------------------------------
grace: if CFG_GRACECTRL = 1 generate
grace0 : gracectrl generic map (hindex => 8, hirq => 10,
haddr => 16#002#, hmask => 16#fff#, split => CFG_SPLIT, mode => 2)
port map (rstn, clkm, lclk, ahbsi, ahbso(8), acei, aceo);
end generate;
nograce: if CFG_GRACECTRL /= 1 generate
aceo <= gracectrl_none;
end generate;
sysace_mpa_pads : outpadv generic map (width => 7, tech => padtech)
port map (sysace_mpa, aceo.addr);
sysace_mpce_pad : outpad generic map (tech => padtech)
port map (sysace_mpce, aceo.cen);
sysace_d_pads : iopadv generic map (tech => padtech, width => 8)
port map (sysace_d, aceo.do(7 downto 0), aceo.doen, acei.di(7 downto 0));
acei.di(15 downto 8) <= (others => '0');
sysace_mpoe_pad : outpad generic map (tech => padtech)
port map (sysace_mpoe, aceo.oen);
sysace_mpwe_pad : outpad generic map (tech => padtech)
port map (sysace_mpwe, aceo.wen);
sysace_mpirq_pad : inpad generic map (tech => padtech)
port map (sysace_mpirq, acei.irq);
----------------------------------------------------------------------
--- APB Bridge and various periherals -------------------------------
----------------------------------------------------------------------
apb0 : apbctrl -- AHB/APB bridge
generic map (hindex => 1, haddr => CFG_APBADDR, nslaves => 16)
port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo );
ua1 : if CFG_UART1_ENABLE /= 0 generate
uart1 : apbuart -- UART 1
generic map (pindex => 1, paddr => 1, pirq => 2, console => dbguart,
fifosize => CFG_UART1_FIFO)
port map (rstn, clkm, apbi, apbo(1), u1i, u1o);
u1i.extclk <= '0';
rxd1_pad : inpad generic map (tech => padtech) port map (rxd1, u1i.rxd);
txd1_pad : outpad generic map (tech => padtech) port map (txd1, u1o.txd);
cts1_pad : inpad generic map (tech => padtech) port map (ctsn1, u1i.ctsn);
rts1_pad : outpad generic map (tech => padtech) port map (rtsn1, u1o.rtsn);
end generate;
noua0 : if CFG_UART1_ENABLE = 0 generate apbo(1) <= apb_none; end generate;
irqctrl : if CFG_IRQ3_ENABLE /= 0 generate
irqctrl0 : irqmp -- interrupt controller
generic map (pindex => 2, paddr => 2, ncpu => CFG_NCPU)
port map (rstn, clkm, apbi, apbo(2), irqo, irqi);
end generate;
irq3 : if CFG_IRQ3_ENABLE = 0 generate
x : for i in 0 to CFG_NCPU-1 generate
irqi(i).irl <= "0000";
end generate;
apbo(2) <= apb_none;
end generate;
gpt : if CFG_GPT_ENABLE /= 0 generate
timer0 : gptimer -- timer unit
generic map (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ,
sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM,
nbits => CFG_GPT_TW, wdog => 0)
port map (rstn, clkm, apbi, apbo(3), gpti, gpto);
gpti.dhalt <= dsuo.tstop; gpti.extclk <= '0';
end generate;
nogpt : if CFG_GPT_ENABLE = 0 generate apbo(3) <= apb_none; end generate;
vga : if CFG_VGA_ENABLE /= 0 generate
vga0 : apbvga generic map(memtech => memtech, pindex => 6, paddr => 6)
port map(rstn, clkm, ethclk, apbi, apbo(6), vgao);
-- video_clk <= not ethclk;
end generate;
svga : if CFG_SVGA_ENABLE /= 0 generate
svga0 : svgactrl generic map(memtech => memtech, pindex => 6, paddr => 6,
hindex => CFG_NCPU+CFG_AHB_JTAG,
clk0 => 20000, clk1 => 0, --1000000000/((BOARD_FREQ * CFG_CLKMUL)/CFG_CLKDIV),
clk2 => 0, clk3 => 0, burstlen => 6)
port map(rstn, clkm, video_clk, apbi, apbo(6), vgao, vahbmi,
vahbmo, clk_sel);
end generate;
vgadvi : if (CFG_VGA_ENABLE + CFG_SVGA_ENABLE) /= 0 generate
-- b0 : techbuf generic map (2, fabtech) port map (clk50, video_clk);
dvi0 : entity work.svga2ch7301c generic map (tech => fabtech, dynamic => 1)
port map (clkm, vgao, video_clk, clkvga_p, clkvga_n,
lcd_datal, lcd_hsyncl, lcd_vsyncl, lcd_del);
i2cdvi : i2cmst
generic map (pindex => 9, paddr => 9, pmask => 16#FFF#, pirq => 11)
port map (rstn, clkm, apbi, apbo(9), dvi_i2ci, dvi_i2co);
end generate;
novga : if (CFG_VGA_ENABLE = 0 and CFG_SVGA_ENABLE = 0) generate
apbo(6) <= apb_none; vgao <= vgao_none;
end generate;
tft_lcd_data_pad : outpadv generic map (width => 12, tech => padtech)
port map (tft_lcd_data, lcd_datal);
tft_lcd_clkp_pad : outpad generic map (tech => padtech)
port map (tft_lcd_clk_p, clkvga_p);
tft_lcd_clkn_pad : outpad generic map (tech => padtech)
port map (tft_lcd_clk_n, clkvga_n);
tft_lcd_hsync_pad : outpad generic map (tech => padtech)
port map (tft_lcd_hsync, lcd_hsyncl);
tft_lcd_vsync_pad : outpad generic map (tech => padtech)
port map (tft_lcd_vsync, lcd_vsyncl);
tft_lcd_de_pad : outpad generic map (tech => padtech)
port map (tft_lcd_de, lcd_del);
tft_lcd_reset_pad : outpad generic map (tech => padtech)
port map (tft_lcd_reset_b, rstn);
dvi_i2c_scl_pad : iopad generic map (tech => padtech)
port map (dvi_iic_scl, dvi_i2co.scl, dvi_i2co.scloen, dvi_i2ci.scl);
dvi_i2c_sda_pad : iopad generic map (tech => padtech)
port map (dvi_iic_sda, dvi_i2co.sda, dvi_i2co.sdaoen, dvi_i2ci.sda);
gpio0 : if CFG_GRGPIO_ENABLE /= 0 generate -- GPIO unit
grgpio0: grgpio
generic map(pindex => 10, paddr => 10, imask => CFG_GRGPIO_IMASK, nbits => 7)
port map(rst => rstn, clk => clkm, apbi => apbi, apbo => apbo(10),
gpioi => gpioi, gpioo => gpioo);
pio_pads : for i in 0 to 3 generate
pio_pad : iopad generic map (tech => padtech)
port map (switch(i), gpioo.dout(i), gpioo.oen(i), gpioi.din(i));
end generate;
pio_pads2 : for i in 4 to 6 generate
pio_pad : iopad generic map (tech => padtech)
port map (button(i-4), gpioo.dout(i), gpioo.oen(i), gpioi.din(i));
end generate;
end generate;
ahbs : if CFG_AHBSTAT = 1 generate -- AHB status register
ahbstat0 : ahbstat generic map (pindex => 15, paddr => 15, pirq => 7,
nftslv => CFG_AHBSTATN)
port map (rstn, clkm, ahbmi, ahbsi, stati, apbi, apbo(15));
end generate;
-----------------------------------------------------------------------
--- ETHERNET ---------------------------------------------------------
-----------------------------------------------------------------------
eth0 : if CFG_GRETH = 1 generate -- Gaisler ethernet MAC
negtx_clk <= not egtx_clk;
x0 : ODDR2 port map ( Q => phy_gtx_clk, C0 => egtx_clk,
C1 => negtx_clk, CE => vcc,
D0 => vcc, D1 => gnd, R => gnd, S => gnd);
e1 : grethm generic map( hindex => CFG_NCPU+CFG_AHB_JTAG,
pindex => 14, paddr => 14, pirq => 12, memtech => memtech,
mdcscaler => CPU_FREQ/1000, rmii => 0, enable_mdio => 1, fifosize => CFG_ETH_FIFO,
nsync => 1, edcl => CFG_DSU_ETH, edclbufsz => CFG_ETH_BUF, phyrstadr => 7,
macaddrh => CFG_ETH_ENM, macaddrl => CFG_ETH_ENL, enable_mdint => 1,
ipaddrh => CFG_ETH_IPM, ipaddrl => CFG_ETH_IPL,
giga => CFG_GRETH1G)
port map( rst => rstn, clk => clkm, ahbmi => ahbmi,
ahbmo => ahbmo(CFG_NCPU+CFG_AHB_JTAG), apbi => apbi, apbo => apbo(14),
ethi => ethi, etho => etho);
emdio_pad : iopad generic map (tech => padtech)
port map (phy_mii_data, etho.mdio_o, etho.mdio_oe, ethi.mdio_i);
etxc_pad : clkpad generic map (tech => padtech, arch => 2)
port map (phy_tx_clk, ethi.tx_clk);
erxc_pad : clkpad generic map (tech => padtech, arch => 2)
port map (phy_rx_clk, ethi.rx_clk);
erxd_pad : inpadv generic map (tech => padtech, width => 8)
port map (phy_rx_data, ethi.rxd(7 downto 0));
erxdv_pad : inpad generic map (tech => padtech)
port map (phy_dv, ethi.rx_dv);
erxer_pad : inpad generic map (tech => padtech)
port map (phy_rx_er, ethi.rx_er);
erxco_pad : inpad generic map (tech => padtech)
port map (phy_col, ethi.rx_col);
erxcr_pad : inpad generic map (tech => padtech)
port map (phy_crs, ethi.rx_crs);
etxd_pad : outpadv generic map (tech => padtech, width => 8)
port map (phy_tx_data, etho.txd(7 downto 0));
etxen_pad : outpad generic map (tech => padtech)
port map ( phy_tx_en, etho.tx_en);
etxer_pad : outpad generic map (tech => padtech)
port map (phy_tx_er, etho.tx_er);
emdc_pad : outpad generic map (tech => padtech)
port map (phy_mii_clk, etho.mdc);
erst_pad : outpad generic map (tech => padtech)
port map (phy_rst_n, rstn);
emdintn_pad : inpad generic map (tech => padtech)
port map (phy_mii_int_n, ethi.mdint);
ethi.gtx_clk <= egtx_clk;
end generate;
-----------------------------------------------------------------------
--- AHB ROM ----------------------------------------------------------
-----------------------------------------------------------------------
bpromgen : if CFG_AHBROMEN /= 0 generate
brom : entity work.ahbrom
generic map (hindex => 5, haddr => CFG_AHBRODDR, pipe => CFG_AHBROPIP)
port map ( rstn, clkm, ahbsi, ahbso(5));
end generate;
-----------------------------------------------------------------------
--- AHB RAM ----------------------------------------------------------
-----------------------------------------------------------------------
ocram : if CFG_AHBRAMEN = 1 generate
ahbram0 : ahbram generic map (hindex => 7, haddr => CFG_AHBRADDR,
tech => CFG_MEMTECH, kbytes => CFG_AHBRSZ, pipe => CFG_AHBRPIPE)
port map ( rstn, clkm, ahbsi, ahbso(7));
end generate;
-----------------------------------------------------------------------
--- Drive unused bus elements ---------------------------------------
-----------------------------------------------------------------------
-- nam1 : for i in (CFG_NCPU+CFG_GRETH+CFG_AHB_JTAG+CFG_PCIEXP) to NAHBMST-1 generate
-- ahbmo(i) <= ahbm_none;
-- end generate;
-- nap0 : for i in 11 to NAPBSLV-1 generate apbo(i) <= apb_none; end generate;
-- nah0 : for i in 8 to NAHBSLV-1 generate ahbso(i) <= ahbs_none; end generate;
-----------------------------------------------------------------------
--- Boot message ----------------------------------------------------
-----------------------------------------------------------------------
-- pragma translate_off
x : report_design
generic map (
msg1 => "LEON3 Xilinx SP605 Demonstration design",
fabtech => tech_table(fabtech), memtech => tech_table(memtech),
mdel => 1
);
-- pragma translate_on
end;
|
----------------------------------------------------------------------------------
-- Author: Osowski Marcin
-- Create Date: 20:16:43 05/22/2011
----------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.types.all;
entity trace_pixgen is
port (
nrst : in std_logic;
clk108 : in std_logic;
segment : in integer range 0 to 15;
segment_change : in std_logic;
subsegment : in integer range 0 to 3;
subsegment_change : in std_logic;
line : in integer range 0 to 15;
line_change : in std_logic;
column : in integer range 0 to 1279;
column_change : in std_logic;
page_change : in std_logic;
active_pixgen_source : in PIXGEN_SOURCE_T;
currently_read_screen_segment : in natural range 0 to 13;
currently_read_screen_column : in natural range 0 to 1279;
time_resolution : in integer range 0 to 15;
is_reading_active : in std_logic;
doutb : in std_logic_vector (8 downto 0);
addrb : out std_logic_vector (12 downto 0);
vout : out std_logic_vector (7 downto 0)
);
end trace_pixgen;
architecture behavioral of trace_pixgen is
signal position_div_3 : integer range 0 to 5973;
signal position_mod_3 : integer range 0 to 2;
signal delayed_active_pixgen_source : PIXGEN_SOURCE_T;
signal delayed_subsegment : integer range 0 to 3;
signal delayed_position_mod_3 : integer range 0 to 2;
signal delayed_line : integer range 0 to 15;
signal position_div_3_on_beginning_segment : integer range 0 to 5973;
signal position_mod_3_on_beginning_segment : integer range 0 to 2;
signal currently_inside_reading_zone : std_logic;
begin
-- Computing current position
process (nrst, clk108, position_mod_3, position_div_3) is
variable incremented_position_div_3 : integer range 0 to 5973;
variable incremented_position_mod_3 : integer range 0 to 2;
begin
if position_mod_3 = 2 then
incremented_position_div_3 := position_div_3 + 1;
incremented_position_mod_3 := 0;
else
incremented_position_div_3 := position_div_3;
incremented_position_mod_3 := position_mod_3 + 1;
end if;
if nrst = '0' then
position_div_3 <= 0;
position_mod_3 <= 0;
currently_inside_reading_zone <= '0';
elsif rising_edge (clk108) then
if currently_read_screen_segment = 0 and currently_read_screen_column = 0 then
currently_inside_reading_zone <= '0';
else
if time_resolution >= 10 or is_reading_active = '0' then
if segment = currently_read_screen_segment and
column - currently_read_screen_column < 6 and
column - currently_read_screen_column >= 0 then
currently_inside_reading_zone <= '1';
else
currently_inside_reading_zone <= '0';
end if;
elsif time_resolution >= 7 then
if segment = currently_read_screen_segment then
currently_inside_reading_zone <= '1';
else
currently_inside_reading_zone <= '0';
end if;
else
currently_inside_reading_zone <= '0';
end if;
end if;
if active_pixgen_source = TRACE_PIXGEN_T then
if page_change = '1' then
position_div_3 <= 0;
position_mod_3 <= 0;
position_div_3_on_beginning_segment <= 0;
position_mod_3_on_beginning_segment <= 0;
elsif segment_change = '1' then
position_div_3 <= incremented_position_div_3;
position_mod_3 <= incremented_position_mod_3;
position_div_3_on_beginning_segment <= incremented_position_div_3;
position_mod_3_on_beginning_segment <= incremented_position_mod_3;
elsif line_change = '1' then
position_div_3 <= position_div_3_on_beginning_segment;
position_mod_3 <= position_mod_3_on_beginning_segment;
else
position_div_3 <= incremented_position_div_3;
position_mod_3 <= incremented_position_mod_3;
end if;
end if;
end if;
end process;
addrb <= std_logic_vector (to_unsigned (position_div_3, 13));
delayed_active_pixgen_source <= active_pixgen_source when rising_edge (clk108);
delayed_subsegment <= subsegment when rising_edge (clk108);
delayed_position_mod_3 <= position_mod_3 when rising_edge (clk108);
delayed_line <= line when rising_edge (clk108);
process (nrst, delayed_active_pixgen_source, delayed_subsegment, delayed_position_mod_3, delayed_line, currently_inside_reading_zone) is
begin
if nrst = '0' or delayed_active_pixgen_source /= TRACE_PIXGEN_T then
vout <= "00000000";
else
if currently_inside_reading_zone = '1' then
vout <= "10010010";
elsif delayed_subsegment = 0 then
-- red
if delayed_line = 15 then
vout <= "11100000";
elsif doutb (3 * delayed_position_mod_3) = '1' then
vout <= "11100000";
else
vout <= "00000000";
end if;
elsif delayed_subsegment = 1 then
-- green
if delayed_line = 15 then
vout <= "00011100";
elsif doutb (3 * delayed_position_mod_3 + 1) = '1' then
vout <= "00011100";
else
vout <= "00000000";
end if;
elsif delayed_subsegment = 2 then
-- blue
if delayed_line = 15 then
vout <= "00000011";
elsif doutb (3 * delayed_position_mod_3 + 2) = '1' then
vout <= "00000011";
else
vout <= "00000000";
end if;
else
vout <= "00000000";
end if;
end if;
end process;
end behavioral;
|
-- $Id: pdp11_irq.vhd 427 2011-11-19 21:04:11Z mueller $
--
-- Copyright 2007-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: pdp11_irq - syn
-- Description: pdp11: interrupt requester
--
-- Dependencies: ib_sel
-- Test bench: tb/tb_pdp11_core (implicit)
-- Target Devices: generic
-- Tool versions: xst 8.2, 9.1, 9.2, 12.1, 13.1; ghdl 0.18-0.29
--
-- Revision History:
-- Date Rev Version Comment
-- 2011-11-18 427 1.2.2 now numeric_std clean
-- 2010-10-23 335 1.2.1 use ib_sel
-- 2010-10-17 333 1.2 use ibus V2 interface
-- 2008-08-22 161 1.1.4 use iblib
-- 2008-04-25 138 1.1.3 use BRESET to clear pirq
-- 2008-01-06 111 1.1.2 rename signal EI_ACK->EI_ACKM (master ack)
-- 2008-01-05 110 1.1.1 rename IB_MREQ(ena->req) SRES(sel->ack, hold->busy)
-- 2007-12-30 107 1.1 use IB_MREQ/IB_SRES interface now
-- 2007-10-12 88 1.0.2 avoid ieee.std_logic_unsigned, use cast to unsigned
-- 2007-06-14 56 1.0.1 Use slvtypes.all
-- 2007-05-12 26 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.slvtypes.all;
use work.iblib.all;
use work.pdp11.all;
-- ----------------------------------------------------------------------------
entity pdp11_irq is -- interrupt requester
port (
CLK : in slbit; -- clock
BRESET : in slbit; -- ibus reset
INT_ACK : in slbit; -- interrupt acknowledge from CPU
EI_PRI : in slv3; -- external interrupt priority
EI_VECT : in slv9_2; -- external interrupt vector
EI_ACKM : out slbit; -- external interrupt acknowledge
PRI : out slv3; -- interrupt priority
VECT : out slv9_2; -- interrupt vector
IB_MREQ : in ib_mreq_type; -- ibus request
IB_SRES : out ib_sres_type -- ibus response
);
end pdp11_irq;
architecture syn of pdp11_irq is
constant ibaddr_pirq : slv16 := slv(to_unsigned(8#177772#,16));
subtype pirq_ubf_pir is integer range 15 downto 9;
subtype pirq_ubf_pia_h is integer range 7 downto 5;
subtype pirq_ubf_pia_l is integer range 3 downto 1;
signal IBSEL_PIRQ : slbit := '0';
signal R_PIRQ : slv8_1 := (others => '0'); -- pirq register
signal PI_PRI : slv3 := (others => '0'); -- prog.int. priority
-- attribute PRIORITY_EXTRACT : string;
-- attribute PRIORITY_EXTRACT of PI_PRI : signal is "force";
begin
SEL : ib_sel
generic map (
IB_ADDR => ibaddr_pirq)
port map (
CLK => CLK,
IB_MREQ => IB_MREQ,
SEL => IBSEL_PIRQ
);
proc_ibres : process (IBSEL_PIRQ, IB_MREQ, R_PIRQ, PI_PRI)
variable idout : slv16 := (others=>'0');
begin
idout := (others=>'0');
if IBSEL_PIRQ = '1' then
idout(pirq_ubf_pir) := R_PIRQ;
idout(pirq_ubf_pia_h) := PI_PRI;
idout(pirq_ubf_pia_l) := PI_PRI;
end if;
IB_SRES.dout <= idout;
IB_SRES.ack <= IBSEL_PIRQ and (IB_MREQ.re or IB_MREQ.we); -- ack all
IB_SRES.busy <= '0';
end process proc_ibres;
proc_pirq : process (CLK)
begin
if rising_edge(CLK) then
if BRESET = '1' then
R_PIRQ <= (others => '0');
elsif IBSEL_PIRQ='1' and IB_MREQ.we='1'and IB_MREQ.be1='1' then
R_PIRQ <= IB_MREQ.din(pirq_ubf_pir);
end if;
end if;
end process proc_pirq;
PI_PRI <= "111" when R_PIRQ(7)='1' else
"110" when R_PIRQ(6)='1' else
"101" when R_PIRQ(5)='1' else
"100" when R_PIRQ(4)='1' else
"011" when R_PIRQ(3)='1' else
"010" when R_PIRQ(2)='1' else
"001" when R_PIRQ(1)='1' else
"000";
proc_irq : process (PI_PRI, EI_PRI, EI_VECT, INT_ACK)
constant vect_default : slv9 := slv(to_unsigned(8#240#,9));
begin
EI_ACKM <= '0';
if unsigned(EI_PRI) > unsigned(PI_PRI) then
PRI <= EI_PRI;
VECT <= EI_VECT;
EI_ACKM <= INT_ACK;
else
PRI <= PI_PRI;
VECT <= vect_default(8 downto 2);
end if;
end process proc_irq;
end syn;
|
-- $Id: pdp11_irq.vhd 427 2011-11-19 21:04:11Z mueller $
--
-- Copyright 2007-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for complete details.
--
------------------------------------------------------------------------------
-- Module Name: pdp11_irq - syn
-- Description: pdp11: interrupt requester
--
-- Dependencies: ib_sel
-- Test bench: tb/tb_pdp11_core (implicit)
-- Target Devices: generic
-- Tool versions: xst 8.2, 9.1, 9.2, 12.1, 13.1; ghdl 0.18-0.29
--
-- Revision History:
-- Date Rev Version Comment
-- 2011-11-18 427 1.2.2 now numeric_std clean
-- 2010-10-23 335 1.2.1 use ib_sel
-- 2010-10-17 333 1.2 use ibus V2 interface
-- 2008-08-22 161 1.1.4 use iblib
-- 2008-04-25 138 1.1.3 use BRESET to clear pirq
-- 2008-01-06 111 1.1.2 rename signal EI_ACK->EI_ACKM (master ack)
-- 2008-01-05 110 1.1.1 rename IB_MREQ(ena->req) SRES(sel->ack, hold->busy)
-- 2007-12-30 107 1.1 use IB_MREQ/IB_SRES interface now
-- 2007-10-12 88 1.0.2 avoid ieee.std_logic_unsigned, use cast to unsigned
-- 2007-06-14 56 1.0.1 Use slvtypes.all
-- 2007-05-12 26 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.slvtypes.all;
use work.iblib.all;
use work.pdp11.all;
-- ----------------------------------------------------------------------------
entity pdp11_irq is -- interrupt requester
port (
CLK : in slbit; -- clock
BRESET : in slbit; -- ibus reset
INT_ACK : in slbit; -- interrupt acknowledge from CPU
EI_PRI : in slv3; -- external interrupt priority
EI_VECT : in slv9_2; -- external interrupt vector
EI_ACKM : out slbit; -- external interrupt acknowledge
PRI : out slv3; -- interrupt priority
VECT : out slv9_2; -- interrupt vector
IB_MREQ : in ib_mreq_type; -- ibus request
IB_SRES : out ib_sres_type -- ibus response
);
end pdp11_irq;
architecture syn of pdp11_irq is
constant ibaddr_pirq : slv16 := slv(to_unsigned(8#177772#,16));
subtype pirq_ubf_pir is integer range 15 downto 9;
subtype pirq_ubf_pia_h is integer range 7 downto 5;
subtype pirq_ubf_pia_l is integer range 3 downto 1;
signal IBSEL_PIRQ : slbit := '0';
signal R_PIRQ : slv8_1 := (others => '0'); -- pirq register
signal PI_PRI : slv3 := (others => '0'); -- prog.int. priority
-- attribute PRIORITY_EXTRACT : string;
-- attribute PRIORITY_EXTRACT of PI_PRI : signal is "force";
begin
SEL : ib_sel
generic map (
IB_ADDR => ibaddr_pirq)
port map (
CLK => CLK,
IB_MREQ => IB_MREQ,
SEL => IBSEL_PIRQ
);
proc_ibres : process (IBSEL_PIRQ, IB_MREQ, R_PIRQ, PI_PRI)
variable idout : slv16 := (others=>'0');
begin
idout := (others=>'0');
if IBSEL_PIRQ = '1' then
idout(pirq_ubf_pir) := R_PIRQ;
idout(pirq_ubf_pia_h) := PI_PRI;
idout(pirq_ubf_pia_l) := PI_PRI;
end if;
IB_SRES.dout <= idout;
IB_SRES.ack <= IBSEL_PIRQ and (IB_MREQ.re or IB_MREQ.we); -- ack all
IB_SRES.busy <= '0';
end process proc_ibres;
proc_pirq : process (CLK)
begin
if rising_edge(CLK) then
if BRESET = '1' then
R_PIRQ <= (others => '0');
elsif IBSEL_PIRQ='1' and IB_MREQ.we='1'and IB_MREQ.be1='1' then
R_PIRQ <= IB_MREQ.din(pirq_ubf_pir);
end if;
end if;
end process proc_pirq;
PI_PRI <= "111" when R_PIRQ(7)='1' else
"110" when R_PIRQ(6)='1' else
"101" when R_PIRQ(5)='1' else
"100" when R_PIRQ(4)='1' else
"011" when R_PIRQ(3)='1' else
"010" when R_PIRQ(2)='1' else
"001" when R_PIRQ(1)='1' else
"000";
proc_irq : process (PI_PRI, EI_PRI, EI_VECT, INT_ACK)
constant vect_default : slv9 := slv(to_unsigned(8#240#,9));
begin
EI_ACKM <= '0';
if unsigned(EI_PRI) > unsigned(PI_PRI) then
PRI <= EI_PRI;
VECT <= EI_VECT;
EI_ACKM <= INT_ACK;
else
PRI <= PI_PRI;
VECT <= vect_default(8 downto 2);
end if;
end process proc_irq;
end syn;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
-- I2C master
constant CFG_I2C_ENABLE : integer := CONFIG_I2C_ENABLE;
|
entity issue540 is
end entity;
architecture beh of issue540 is
procedure test(
round_time : time) is
variable v_overshoot : time := now rem round_time;
begin
wait for (round_time - v_overshoot);
end;
begin
process is
begin
wait for 7 ns;
test(10 ns);
assert now = 10 ns;
assert 5 ns mod 2 ns = 1 ns;
wait;
end process;
end architecture beh;
|
-------------------------------------------------------------------------------
-- Title : Logic Analyzer Storage Entity
-- Project : fpga_logic_analyzer
-------------------------------------------------------------------------------
-- File : storage.vhd
-- Created : 2016-02-29
-- Last update: 2016-02-29
-- Standard : VHDL'08
-------------------------------------------------------------------------------
-- Summary: This is a RAM storage for recorded data and the input and
-- output interface. It is responsible for generating RAM blocks to store
-- the large amount of data needed for a logic analyzer.
--
-- Functional: The main component of this entity is an array of std logic vectors
-- 32 bits wide. All data will be stored in this addressed array. There are
-- three pointer controlling its functionality: in_point, out_point, and last_point.
-- In_point will store incoming data into the inferred RAM. It will stop storing
-- data when in_point equal the max size or if it receives a word with tlast high.
-- Then it will sit until the RAM is empty.
--
-- The out_point controls where data is being read out of the RAM. It will read
-- out a word at a time. It will pass a byte at a time to the UART interface.
-- When out_point equals in_point, the RAM is empty. When this occurs, all pointers
-- will be re-initialized to 0. When the last word of the RAM is fed out, the
-- last_out bit will be pulled high on the last byte.
-------------------------------------------------------------------------------
-- Copyright (c) 2016 Ashton Johnson, Paul Henny, Ian Swepston, David Hurt
-------------------------------------------------------------------------------
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
-- You should have received a copy of the GNU General Public License along
-- with this program; if not, write to the Free Software Foundation, Inc.,
-- 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 2016-02-29 0.1 Henny Created Entity
-- 2016-03-06 0.2 Henny Wrote initial architecture
-- 2016-03-09 1.0 Henny Tested with initial testbench
-------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
entity storage is
generic ( FIFO_SIZE : integer := 1024
);
port(
clk --! global clock, ?? MHz
: in std_logic;
reset --! Global reset
: in std_logic;
-- If we are not always 32 channels of storage, need an input telling me how many channels
--Input FIFO interface from capture
in_fifo_tdata --! Captured Data
: in std_logic_vector(31 downto 0);
in_fifo_tvalid --! indicating tdata has valid data
: in std_logic;
in_fifo_tlast -- no planned usage
: in std_logic;
in_fifo_tready --! outputted by FIFO saying it is ready for more data
: out std_logic;
in_fifo_tfull --! tell capture to stop capturing data
: out std_logic;
in_fifo_tempty --! indicating all data has been transmitted to GUI, can do another capture
: out std_logic;
in_fifo_tflush --! clear all stored data in the FIFO
: in std_logic;
--Output FIFO interface to UART
out_fifo_tdata --! Captured Data, fed LSByte to UART
: out std_logic_vector(7 downto 0);
out_fifo_tvalid --! indicating data has valid data to transmit out
: out std_logic;
out_fifo_tlast --! indicating that the end of this capture data
: out std_logic;
out_fifo_tready --! received from UART, indicating to feed next byte out
: in std_logic
);
end storage;
architecture behave of storage is
-- FIFO storage
type fifo_bank is array (0 to FIFO_SIZE-1) of std_logic_vector(31 downto 0);
signal fifo_data : fifo_bank;
signal in_point : natural range 0 to FIFO_SIZE;
signal out_point : natural range 0 to FIFO_SIZE;
signal last_point : natural range 0 to FIFO_SIZE-1; -- assuming there will only be one last in the fifo at a time
signal fifo_empty : std_logic;
signal in_fifo_tready_int : std_logic;
-- Control signal to re-initialize all the pointers
signal reset_points : std_logic;
begin
in_fifo_tready <= in_fifo_tready_int;
in_store_blk : block
type state_in is (STORE, WAIT_FOR_EMPTY);
signal in_state : state_in;
begin
in_store_pr : process(clk)
begin
if rising_edge(clk) then
if reset='1' or in_fifo_tflush='1' then
in_point <= 0;
in_state <= STORE;
last_point <= 0;
in_fifo_tfull <= '0';
else
-----------------------------
-- TLast Control
if reset_points='1' then
last_point <= 0;
elsif in_fifo_tlast='1' and in_fifo_tvalid='1' and in_state=STORE then
last_point <= in_point;
end if;
-----------------------------
-- TFull Control
if in_point=FIFO_SIZE or (in_point-1=last_point and last_point/=0) then
in_fifo_tfull <= '1';
else
in_fifo_tfull <= '0';
end if;
-----------------------------
-- Input Storage Control
case in_state is
when STORE =>
-- Assert ready whenever I am ready to accept data
in_fifo_tready_int <= '1';
-- Accept data only in ready has been high one clock, and not at end of array
if in_fifo_tvalid='1' and last_point=0 and in_point<FIFO_SIZE and in_fifo_tready_int='1' then
fifo_data(in_point) <= in_fifo_tdata;
in_point <= in_point + 1;
elsif (in_point-1=last_point and last_point/=0) or in_point=FIFO_SIZE then -- last word or last word in the FIFO
in_state <= WAIT_FOR_EMPTY;
in_fifo_tready_int <= '0';
end if;
when WAIT_FOR_EMPTY =>
if reset_points='1' then
in_state <= STORE;
in_point <= 0;
end if;
end case;
end if;
end if;
end process in_store_pr;
end block in_store_blk;
output_blk : block
type state_out is (INIT, GRAB_WORD, OUT_BYTE, NEXT_BYTE, UPDATE_POINT, WAIT_UPDATE);
signal out_state : state_out;
signal data_to_out : std_logic_vector(31 downto 0);
signal idx : natural range 0 to 3;
begin
output_pr : process(clk)
begin
if rising_edge(clk) then
if reset='1' or in_fifo_tflush='1' then
out_point <= 0;
out_state <= INIT;
out_fifo_tvalid <= '0';
out_fifo_tlast <= '0';
out_fifo_tdata <= x"00";
idx <= 0;
fifo_empty <= '1';
reset_points <= '0';
else
-- TEmpty Control
-- De-asserts FIFO empty if input starts increasing again.
if in_point > out_point then
fifo_empty <= '0';
else
fifo_empty <= '1';
end if;
case out_state is
when INIT =>
idx <= 0;
if out_fifo_tready='1' and fifo_empty='0' then
out_state <= GRAB_WORD;
end if;
when GRAB_WORD =>
if out_point < in_point then
data_to_out <= fifo_data(out_point);
out_state <= NEXT_BYTE;
else -- in case they pull before empty updates
out_state <= INIT;
end if;
when NEXT_BYTE =>
out_fifo_tdata <= data_to_out(idx*8 + 7 downto idx*8);
if out_fifo_tready='1' then
out_fifo_tvalid <= '1';
out_state <= OUT_BYTE;
if idx=3 and (last_point=out_point and last_point/=0) then
out_fifo_tlast <= '1';
else
out_fifo_tlast <= '0';
end if;
end if;
when OUT_BYTE =>
-- valid is only high one clock cycle
out_fifo_tvalid <= '0';
if idx=3 then -- get next word
out_state <= UPDATE_POINT;
else
idx <= idx + 1;
out_state <= NEXT_BYTE;
end if;
when UPDATE_POINT =>
-- reset pointers if at tlast or if read out last entry in FIFO
if (out_point = last_point and last_point/=0) or out_point=FIFO_SIZE-1 then
reset_points <= '1';
out_state <= WAIT_UPDATE;
else
out_point <= out_point + 1;
out_state <= INIT;
end if;
when WAIT_UPDATE =>
out_point <= 0;
-- waiting until the input stream is pointing at the beginning again
if in_point=0 then
reset_points <= '0';
out_state <= INIT;
end if;
end case;
end if;
end if;
end process output_pr;
end block output_blk;
in_fifo_tempty <= fifo_empty;
-- Process to take Deep FIFO output, break it down to 8-bit stream to UART
end architecture behave;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
WYdbItThTMtW8vyCmhmKATakVEPgaJg0xZ9cR1z5HJeRplH61GsRfk49+ihHMFj6VKy9KZs1T77D
TDZuVaD4Tg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WL+IMl1UU9LjlMd3Qh+kHu09GyM6nei6h6b1xIcn3pn7lW5Oo+G3+J3uSjbbBehnkM5Tk4lhzEp2
iV7bW0sWyktiygPgql/TBc5VuxyOBUHedHf/UKHKFIjfFQWYgBLYCGM79sYCbhmFxmR8xC5f+ZND
NDoNbxXPMYM6Ak0vvx8=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
lLQAp6hiaf9DT1024V4RT2kI9qkS+8dKa6go1RTX87FxRt5shcfLpcfM61RdVvLt2sgFjrY15lbo
x2QBP/u/zmqXjvZN8HlbyHdnBoJ39riLek1JWzwpfst0UhrShjaYFINcKWOUqRCLbOWljH/g0x12
Sjlf/62EdwAzgASdLyVtiCaHDYhICQsEm755HCJLlLaUE28yqFMnzJA9cIXO3wQfOSvbgvfTbGF6
bww3ZUxklLTCPcUsQOg5k0hn3qWakRseitKszzQsUm+gglcPxZSR8loKbJQ67xuAH622lq0VbfVd
jDFY7VtNFupHDm1GJ6LVknIkwGr+I4PcxE8zww==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
tvoJfRYSxcRme+Pa30HhPjCQgRhQVeRZLZTghUAhjyV5gE/aZ0eFfizjiqqLvKy3Dixy9+A5B33G
VSk85/v6uXEx9O0Jw0axFUUb2noYJ6twDssdDAL0QySTwX0uUlQQC9+1EShkZmCt0oQFH+7Zt5Z0
EK3vkxIg0VB2+s4KH6c=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
e7FGgFOnm1Xcc6KiCqWDCUt8egV68bsk+I8HBS1UF0VPQDCiPVZgcS22TBugpWcFHo4LSCmpRcsX
xmn6zkPZQzpbNrBQ6f9EW6Bthu1o7MFJeclp3Pf+ZohE2mcidW8Z07doeFtXeu+ssi3L+7UIjNsU
unUO2HjlM/DK9XWYZEItrXyEdo/iQRyLZuDl3fb3pPJAZYCmiHES1qNGqIV+JYtLyKo42mlHtMxf
eJnpuyDRVAFuT/dKtGOkbNWi7JqzU/FbD7CKWUckI9Ao8d/MbLhKolUmXEBJlKC68BTF2RL5/tk/
7AdL+GuQn4fWjywFA5o5B4520g/thdrFlniFnQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4048)
`protect data_block
ASjwXN1GlH8Df/Z3zoLsHygnjYcT+cq2YHoPWWO8mLkjSe6jmah4WlgiCsQ+jVC0b/tdIEunHK8w
Q7dPC0+WFg81XPCiAep5AFYWLbi11/ofawgcL+1LjIp7LxR8V6ZUixFBJvH8Yhdd5srGvcWLL+//
9GfAPuEsZQdH1c7oTj/XPxhikYwevrU/ETevzDGivIk9ufuewy6aG2kpmxbHRNEtSAOANqGClKc6
VHvMkqDYE7XIIPti1XPONirRVafJ4/Mdon6cpgq8hl1H/t8YhhxlBhJsPVKGAjNIG67VAAst0KFV
TifzA1pLuZosxnlaas73BMSMbbmsU827j/3l8zmkuYWoBwhdPYsizhJjzeNH0+b3XSZnqm7BQnfD
/uG+G4bLSgodt/BNkmtGiWhwxaf6CAXGksCk+2lInSi8WdE8e76uQh0JB3KAsKE+1X15/+LtGTT9
jaPyYXFdqq2BADJ6ib1g2iR7sPW3NrVZ+IVZS1ErjFnnXMeIZaGWfCP7EZO74co6Tdljc7tYa6b+
dNaIb2WMCMR3oixYj8lXKIttAL2b80rWZjF43I9OqCyzeONE7dRqngu5JWbHhEHiZoV7VfLcdvhY
mUbsvthAPyJfdnT5zgCQFen38KNt8p4TP/sj82zOln5DpFlB93rjon7a8HwTkSxNbOLzjYNfA6Id
Tu9yAV9sOpcoiyG06iV4vvHQ7A1qbEuGTqyBuF9T7vpL40jMSWIeA4rlTrByt04wpAEONYqV0tD0
vMUt+ez7g/anDaDAtWIuSJr4pHP55qEV35yxUDOnxJE32y0a1NdEMCZdWajDcegDcTMHeYdSMk9H
0huasIBXI5zclkCj1XwQKV3AblWlLk9PVSfY04SOgAhgkcE6iZSbMyri/x7Po6DYRSaeBPyH6jtW
3FXMuK8nmtxv0fuw7ouLHwt8iE/gsD7gDl4dEUL1QxEYu/mBVofn5j0kg41LZIkgQoaY0b0JqZSm
JphwBK5xS3TgKdTcv7yHsJ04vTNyOJ9IudZPh/3kShHPu4bFWh2LskZiR/4VmJQ+SFxjNsSu++2M
vFpgwbBMJn5t9DF15m0S1oMhxL8Ok284xKtITk9GM2iessDX3g78IYFdATEJepJN/7nGNpudBOMm
Vfx+qTu4CTGGOZ/USUFvdfjv5ovGnGKJNSq0/qAdRMWP6jH2YGH009psi56+S/vdhTYGj/GvzYlq
AfM9LT1KyMy5ros0x7Wnl3liTv/kKjc+RHbbU9ZDWL00PQr5loDwX3qDYy7mVsr/5gWdH3I4azfi
6r5sZVunWib4F3DMy2EC3RqNJ5VKvqCQEp192nIxhqNZZobbwuF3KYJMQ9JRK8hoM3y4SZiG6t3Z
f+gUqrMOX6fCxRs2x6MqKPNU9r8FOd63jh6yP6WPEvgV8FWTFj39eRK0nggtjfMYf7wrDoS84S6r
PomBCwwvFLNu3ti+XjTovqU/gx0EqOYA7K887agHtc3AG+7htlqeksByVC6rXYCepfcPGkO1axpd
wsaeFPbppZ5GAuOvMNxyJLthVZr+2OHfGFIM+dEe6SUI0K45DHjLVqCI80m+e8QfEXMgB8H0ks1A
mzyFXbbe8HVilG9npjcuTkSR0e1qE1Hbu/1/WdFrYgHDeK4fpc3uve8Aye/3AQDN9tjwuS//3Snz
jz1EHEUgi++ACF9uRjGnjYH6yWFQM5ZecuLuj3cB6kw2Cp2IAECV8Xx4DeGP0p+RvZM/67fsSzKJ
EcoEHJgo8F3T8fSc+/JUaPdg8uFjPPNErbKUKLiuiUYlOI4wvUMrwBR+kgygxBlQcQiMU06NENNO
2Ne89kDr8IBB9vTqLbwEidRIHt3XcDPqwcqDwtDUSq/hE/EJtR3Fd+STuR/Rv0u6tD1dj3TpVC1W
sr4BPYlKSMMmgZpDKbtcsEVTtzGnLv6NIqHNHKc1K9I2g4FgkxfgWA5SFOKWCFxARTSG8xF5//4c
ipid3XafLQtHTLZ/iUiBdGVhCKlkEgSwhRvukD0k8jnuCsFjByZM4uNeUZks5pIE2pSAgFDdunhL
GU2mOJgSuv1uHJCCdhspAlUVRZPLWVt7dZqNSWE7WSEiNSVfMNLs+XVNDJhioPW0fil8fuElwQNh
c1BiZltLgI1ul2uvqnNUZYFDFQDCQbdQmPd8qg0Tx99sPqqiDKd7qUvq3dgIDkbZBrzsuIgnMWeA
sGZTHIs3/zgxVh/qtPmw0ZsDPqQjt0l5nGhEpTwLIH6cn2lpnXlTL8k5swkoPA6uo3K+NsdnlTNk
MOQ0NtP13QtCFE73XSXBniXEqaySqUbhNGFhIA99tLi2/LEZw4nGjavCvHNk7ac4VOcQoS7iHXO9
7tcDr/V+mVuJ/0pLq8/7vzYS/WnXbPwAui4ynLTrqK7ewHS/1k+/RSgbI9LYpQxpbsO56SnCP8Qo
GZeQ3TbK8KgG5N4rBtphWe0xwMkitf+/U8esMfd61ovVNRr5uG5SkHUMGpjmcHsLg0MgRv/ZtvBW
TpOZHIcsQblMgaXE2a17AA8qWd3ElWUvJ0DTJAs8nyzU8HgAWkxlJBohPobSstEq5YN4TWG5hFNz
RzM7EbApp91KbzVsXDvm7d1sYB4P0Wg5nTI+UyE46NOve1YL/uhX45P+eCjfuKFVkDTTU79xetxQ
QDz5KBT97uVJrx0LlFuVX//bUGEUt+Jmkb8Uru+a5ymRoQTg4Ek5E14wuyPBFWEEwCrctS02RW7Z
jZvlx/E3hR+LwsxfZ0BvCBYAXmo2zuAYsOz8CA2gmWi1Nz8xJ1P77OA5nB7fJhXHv5e4BqQQsQXQ
4sI/yyPQvIE92c7eHZ3Bpk2aZL7+KIVNKkFbLFnXh9itM4AWVI4OQwhfVW7bFR7sqiOdF8Eetwkk
18jHTpQVtr/dHdyeC9v3eWbnweC5BlRtm68A7vhnA7Ap67KFUDHhRXAdzR74mjocQ/7yxHmC8C8l
I4Y128OhZ6hKltOO+6zrgWrxHUouuICqwoKwSVosdxGa2kLCAYXiCaDSmmVKHHbC0DISjs7CUYtU
NSnnCeWJr//hDm7PEyNauQCzbl9NvVy+yhngdH/9M3+1PeQ9AEJuBV26Q4+3LPtEbEpOrfRBvH8u
prwNSTzooSF4mC8ZSg90UuuPebOgtkXwov1lgaDuRsZ8jW6ZdKDMW4ATr9iEgOzIEZ0Y/BT9+g6x
sJVOJTlzx8dfSD+pG/1evS0HLzOV+IxM4z9xxtQn3ZFIaePCSc3lY6JK+81mGVuuZG9YouhQwvdV
SoDWjopMEqdy6Swzm2A8jivHD/GLoLecRmN6idElKMVV0NP1TKsOAhAvj1U/CadiD7EJq8Q5E4nP
nrl7C9B6d5GRi6ykZJ9DHnJD+nLQ/mZsXU2T+aiosUKK9cfaCB1Nc4jXWJDJoAqO8fwv9kQmXhgv
MCil3BI6b875QGengxmw9vPRWYvFo3MrAdI9bl7ZE65hFKRtD++w2NfatiHvheExW534YC4TyAYs
kheNKHTtNCVV5VrrxeS78OEkhfov8LwYl9Os8RjbEMQggJ++nXTHDQkB2FaiW43vDX0QSt1WntOD
usukxQsZ5G+AyRqintP+V7M4BNbbZ5R5OtvXhpd5cumYA+SzuHMDel9nWhwPoFay/lh555R+ejGd
Hx2NgcY3CeyuZGh/zzIjamPdq+s6mvzIx84UwEtawhCQ04319Z8wnQ11IqOxVHVntrQIGwxLa9nZ
WhEokWadOvY+KiDYExd7s5fvCxR6OkelWGsMHmk8KwZwLFWCpw+dAvcHshHBgtTGA+mI2JFeuSaV
BtZWP65PG5PibAJyaLuXJCnlIfHAwd3qCj59pj+sJLQsf6LnUZB1MCjueT6d9uZrBLWrpefqqCZO
h5qPPKMA9rem7jBKpMh0MdU/p8N2MLEfRaz69K+C9ceeyAwW/3UDg2q+J2/TErYc+/fvQc7AbPXx
zt+o9w2erlSSNRRAy0mgBdM8byHMw3YzJ06sm51jjTnoRZHBVPtnPYHDFaRLOxrD+sLdbc2F8+QA
7NHYjnHJGAgV3rn+ot5ZG0BGVz5sAxHwFeCuIWoxZWXPjy3nX2oY3kVVGBCaYC1caKoqsbrwFomg
i7SZSv+gANfEe9zEA8DAfQ1AJgQrxSZ5hvYgpXPs59DMrTXHhRg/PiqPA140l+pOQeuYc3HItKWv
4f1rd1kW1qAXFVkdUiv5wdtkKl5Q1+DAXVDTAt2YtFsDaYwdXr2rCsBIrGuZtacggJVvE7JTgCij
bGoqnqIB1eOhzB7FHEwjOFJ18MM+Ey3Jq4Zgewnb+wCrkzDEIQcpWHQh/Gmp+iEA/s9VYE3zeoqY
LKLAC5R4qaVFrWnoP+aJALaF0A8BFPQEiM86Hol8NN8QNDqbCDDX/kfOTAvfeOrvqXzlfZrHJu4L
lGlLmxaVuUUjEZOzViDQclTXRxmou2rFzE10P0XPC1IFL95fOZ0xLl5zI3fwGZobXD2zi8N/sPqL
if9o8QNIQIiLCqJDQN8Dih4tyr27I6I8M2WShS5TwyirQatdVHfJNDLnZ012AKckDpfFdlrwGpa4
MTricrPMr7sNCTjYAVNU5l+994zxvmNHS2V1E9Ed/95n6iRAvSBbCIce6T58JbSJf1cIAsLbfjzt
a/qOuhMoq4oo2WdW6dB+COsgYd2f7fm23O6fHXm5pPNkbDGzicDd9rdDyyedq6p0ljjeWCUziIXD
NrRDIhzfex8JEuK7kVmHe7ej6pDIDCWC/HbYQeoieB8//J9EUY0fLMs7RfevAGRKy18cj2wxT2XE
Qoh07dSx/DM6neRgaGxFi9K8Y9+CMa2BxST4JtRTHIWaz66ncNec5MyDRYk6z1kSZrrjlA2xgyjM
pfx1mA3XAx8pYYNomyA6EJWUVol+mfRzyQ/bV/a6drKSbIc7xCWf4DJ6W/+ikmMynTtu8gsCO8pI
GtM1ZE0KmGuCZ1rjG+Y3nEe0yhtwGZV3nsb6f8A6MNESLsrXg49HL1epD0ivlpqRfD/FzpNgKnsP
xCB/0irZV8MC/ZNRZqbt+T+C5NXhlorn98q/aBYhifdtEIk9L++7Qc5BPOK7DPPvCVvIkMXj8oA6
e3j2+Gs2Dm5xfRKasIk+egwzn6G/+xJMTIb9FJ+YKSvAajDFZJNu5Uz+XRzdIduZDCXS1DmcIe8f
RAusHb42IQs43qWKevdgObiLCM7Im7vYWqe48t2viP7BjzjTBf0ck8mjUXQSwQClOPJWW39Z8DlA
iZ6QLa9pmtFmiGO6koIK4d6UKlm20wsWAh4C63q1ChT+Z/+QG94TaBwNH6MNNDShnn4RqGEymKIy
W5bYXP6oI13iQt10RT2YUjS7jVynObsUcp1bcXZBaI32ydxAJrB+XxgOF4VcL9QhapXSiYHjUzHG
6A==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2013"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
WYdbItThTMtW8vyCmhmKATakVEPgaJg0xZ9cR1z5HJeRplH61GsRfk49+ihHMFj6VKy9KZs1T77D
TDZuVaD4Tg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WL+IMl1UU9LjlMd3Qh+kHu09GyM6nei6h6b1xIcn3pn7lW5Oo+G3+J3uSjbbBehnkM5Tk4lhzEp2
iV7bW0sWyktiygPgql/TBc5VuxyOBUHedHf/UKHKFIjfFQWYgBLYCGM79sYCbhmFxmR8xC5f+ZND
NDoNbxXPMYM6Ak0vvx8=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
lLQAp6hiaf9DT1024V4RT2kI9qkS+8dKa6go1RTX87FxRt5shcfLpcfM61RdVvLt2sgFjrY15lbo
x2QBP/u/zmqXjvZN8HlbyHdnBoJ39riLek1JWzwpfst0UhrShjaYFINcKWOUqRCLbOWljH/g0x12
Sjlf/62EdwAzgASdLyVtiCaHDYhICQsEm755HCJLlLaUE28yqFMnzJA9cIXO3wQfOSvbgvfTbGF6
bww3ZUxklLTCPcUsQOg5k0hn3qWakRseitKszzQsUm+gglcPxZSR8loKbJQ67xuAH622lq0VbfVd
jDFY7VtNFupHDm1GJ6LVknIkwGr+I4PcxE8zww==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
tvoJfRYSxcRme+Pa30HhPjCQgRhQVeRZLZTghUAhjyV5gE/aZ0eFfizjiqqLvKy3Dixy9+A5B33G
VSk85/v6uXEx9O0Jw0axFUUb2noYJ6twDssdDAL0QySTwX0uUlQQC9+1EShkZmCt0oQFH+7Zt5Z0
EK3vkxIg0VB2+s4KH6c=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
e7FGgFOnm1Xcc6KiCqWDCUt8egV68bsk+I8HBS1UF0VPQDCiPVZgcS22TBugpWcFHo4LSCmpRcsX
xmn6zkPZQzpbNrBQ6f9EW6Bthu1o7MFJeclp3Pf+ZohE2mcidW8Z07doeFtXeu+ssi3L+7UIjNsU
unUO2HjlM/DK9XWYZEItrXyEdo/iQRyLZuDl3fb3pPJAZYCmiHES1qNGqIV+JYtLyKo42mlHtMxf
eJnpuyDRVAFuT/dKtGOkbNWi7JqzU/FbD7CKWUckI9Ao8d/MbLhKolUmXEBJlKC68BTF2RL5/tk/
7AdL+GuQn4fWjywFA5o5B4520g/thdrFlniFnQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4048)
`protect data_block
ASjwXN1GlH8Df/Z3zoLsHygnjYcT+cq2YHoPWWO8mLkjSe6jmah4WlgiCsQ+jVC0b/tdIEunHK8w
Q7dPC0+WFg81XPCiAep5AFYWLbi11/ofawgcL+1LjIp7LxR8V6ZUixFBJvH8Yhdd5srGvcWLL+//
9GfAPuEsZQdH1c7oTj/XPxhikYwevrU/ETevzDGivIk9ufuewy6aG2kpmxbHRNEtSAOANqGClKc6
VHvMkqDYE7XIIPti1XPONirRVafJ4/Mdon6cpgq8hl1H/t8YhhxlBhJsPVKGAjNIG67VAAst0KFV
TifzA1pLuZosxnlaas73BMSMbbmsU827j/3l8zmkuYWoBwhdPYsizhJjzeNH0+b3XSZnqm7BQnfD
/uG+G4bLSgodt/BNkmtGiWhwxaf6CAXGksCk+2lInSi8WdE8e76uQh0JB3KAsKE+1X15/+LtGTT9
jaPyYXFdqq2BADJ6ib1g2iR7sPW3NrVZ+IVZS1ErjFnnXMeIZaGWfCP7EZO74co6Tdljc7tYa6b+
dNaIb2WMCMR3oixYj8lXKIttAL2b80rWZjF43I9OqCyzeONE7dRqngu5JWbHhEHiZoV7VfLcdvhY
mUbsvthAPyJfdnT5zgCQFen38KNt8p4TP/sj82zOln5DpFlB93rjon7a8HwTkSxNbOLzjYNfA6Id
Tu9yAV9sOpcoiyG06iV4vvHQ7A1qbEuGTqyBuF9T7vpL40jMSWIeA4rlTrByt04wpAEONYqV0tD0
vMUt+ez7g/anDaDAtWIuSJr4pHP55qEV35yxUDOnxJE32y0a1NdEMCZdWajDcegDcTMHeYdSMk9H
0huasIBXI5zclkCj1XwQKV3AblWlLk9PVSfY04SOgAhgkcE6iZSbMyri/x7Po6DYRSaeBPyH6jtW
3FXMuK8nmtxv0fuw7ouLHwt8iE/gsD7gDl4dEUL1QxEYu/mBVofn5j0kg41LZIkgQoaY0b0JqZSm
JphwBK5xS3TgKdTcv7yHsJ04vTNyOJ9IudZPh/3kShHPu4bFWh2LskZiR/4VmJQ+SFxjNsSu++2M
vFpgwbBMJn5t9DF15m0S1oMhxL8Ok284xKtITk9GM2iessDX3g78IYFdATEJepJN/7nGNpudBOMm
Vfx+qTu4CTGGOZ/USUFvdfjv5ovGnGKJNSq0/qAdRMWP6jH2YGH009psi56+S/vdhTYGj/GvzYlq
AfM9LT1KyMy5ros0x7Wnl3liTv/kKjc+RHbbU9ZDWL00PQr5loDwX3qDYy7mVsr/5gWdH3I4azfi
6r5sZVunWib4F3DMy2EC3RqNJ5VKvqCQEp192nIxhqNZZobbwuF3KYJMQ9JRK8hoM3y4SZiG6t3Z
f+gUqrMOX6fCxRs2x6MqKPNU9r8FOd63jh6yP6WPEvgV8FWTFj39eRK0nggtjfMYf7wrDoS84S6r
PomBCwwvFLNu3ti+XjTovqU/gx0EqOYA7K887agHtc3AG+7htlqeksByVC6rXYCepfcPGkO1axpd
wsaeFPbppZ5GAuOvMNxyJLthVZr+2OHfGFIM+dEe6SUI0K45DHjLVqCI80m+e8QfEXMgB8H0ks1A
mzyFXbbe8HVilG9npjcuTkSR0e1qE1Hbu/1/WdFrYgHDeK4fpc3uve8Aye/3AQDN9tjwuS//3Snz
jz1EHEUgi++ACF9uRjGnjYH6yWFQM5ZecuLuj3cB6kw2Cp2IAECV8Xx4DeGP0p+RvZM/67fsSzKJ
EcoEHJgo8F3T8fSc+/JUaPdg8uFjPPNErbKUKLiuiUYlOI4wvUMrwBR+kgygxBlQcQiMU06NENNO
2Ne89kDr8IBB9vTqLbwEidRIHt3XcDPqwcqDwtDUSq/hE/EJtR3Fd+STuR/Rv0u6tD1dj3TpVC1W
sr4BPYlKSMMmgZpDKbtcsEVTtzGnLv6NIqHNHKc1K9I2g4FgkxfgWA5SFOKWCFxARTSG8xF5//4c
ipid3XafLQtHTLZ/iUiBdGVhCKlkEgSwhRvukD0k8jnuCsFjByZM4uNeUZks5pIE2pSAgFDdunhL
GU2mOJgSuv1uHJCCdhspAlUVRZPLWVt7dZqNSWE7WSEiNSVfMNLs+XVNDJhioPW0fil8fuElwQNh
c1BiZltLgI1ul2uvqnNUZYFDFQDCQbdQmPd8qg0Tx99sPqqiDKd7qUvq3dgIDkbZBrzsuIgnMWeA
sGZTHIs3/zgxVh/qtPmw0ZsDPqQjt0l5nGhEpTwLIH6cn2lpnXlTL8k5swkoPA6uo3K+NsdnlTNk
MOQ0NtP13QtCFE73XSXBniXEqaySqUbhNGFhIA99tLi2/LEZw4nGjavCvHNk7ac4VOcQoS7iHXO9
7tcDr/V+mVuJ/0pLq8/7vzYS/WnXbPwAui4ynLTrqK7ewHS/1k+/RSgbI9LYpQxpbsO56SnCP8Qo
GZeQ3TbK8KgG5N4rBtphWe0xwMkitf+/U8esMfd61ovVNRr5uG5SkHUMGpjmcHsLg0MgRv/ZtvBW
TpOZHIcsQblMgaXE2a17AA8qWd3ElWUvJ0DTJAs8nyzU8HgAWkxlJBohPobSstEq5YN4TWG5hFNz
RzM7EbApp91KbzVsXDvm7d1sYB4P0Wg5nTI+UyE46NOve1YL/uhX45P+eCjfuKFVkDTTU79xetxQ
QDz5KBT97uVJrx0LlFuVX//bUGEUt+Jmkb8Uru+a5ymRoQTg4Ek5E14wuyPBFWEEwCrctS02RW7Z
jZvlx/E3hR+LwsxfZ0BvCBYAXmo2zuAYsOz8CA2gmWi1Nz8xJ1P77OA5nB7fJhXHv5e4BqQQsQXQ
4sI/yyPQvIE92c7eHZ3Bpk2aZL7+KIVNKkFbLFnXh9itM4AWVI4OQwhfVW7bFR7sqiOdF8Eetwkk
18jHTpQVtr/dHdyeC9v3eWbnweC5BlRtm68A7vhnA7Ap67KFUDHhRXAdzR74mjocQ/7yxHmC8C8l
I4Y128OhZ6hKltOO+6zrgWrxHUouuICqwoKwSVosdxGa2kLCAYXiCaDSmmVKHHbC0DISjs7CUYtU
NSnnCeWJr//hDm7PEyNauQCzbl9NvVy+yhngdH/9M3+1PeQ9AEJuBV26Q4+3LPtEbEpOrfRBvH8u
prwNSTzooSF4mC8ZSg90UuuPebOgtkXwov1lgaDuRsZ8jW6ZdKDMW4ATr9iEgOzIEZ0Y/BT9+g6x
sJVOJTlzx8dfSD+pG/1evS0HLzOV+IxM4z9xxtQn3ZFIaePCSc3lY6JK+81mGVuuZG9YouhQwvdV
SoDWjopMEqdy6Swzm2A8jivHD/GLoLecRmN6idElKMVV0NP1TKsOAhAvj1U/CadiD7EJq8Q5E4nP
nrl7C9B6d5GRi6ykZJ9DHnJD+nLQ/mZsXU2T+aiosUKK9cfaCB1Nc4jXWJDJoAqO8fwv9kQmXhgv
MCil3BI6b875QGengxmw9vPRWYvFo3MrAdI9bl7ZE65hFKRtD++w2NfatiHvheExW534YC4TyAYs
kheNKHTtNCVV5VrrxeS78OEkhfov8LwYl9Os8RjbEMQggJ++nXTHDQkB2FaiW43vDX0QSt1WntOD
usukxQsZ5G+AyRqintP+V7M4BNbbZ5R5OtvXhpd5cumYA+SzuHMDel9nWhwPoFay/lh555R+ejGd
Hx2NgcY3CeyuZGh/zzIjamPdq+s6mvzIx84UwEtawhCQ04319Z8wnQ11IqOxVHVntrQIGwxLa9nZ
WhEokWadOvY+KiDYExd7s5fvCxR6OkelWGsMHmk8KwZwLFWCpw+dAvcHshHBgtTGA+mI2JFeuSaV
BtZWP65PG5PibAJyaLuXJCnlIfHAwd3qCj59pj+sJLQsf6LnUZB1MCjueT6d9uZrBLWrpefqqCZO
h5qPPKMA9rem7jBKpMh0MdU/p8N2MLEfRaz69K+C9ceeyAwW/3UDg2q+J2/TErYc+/fvQc7AbPXx
zt+o9w2erlSSNRRAy0mgBdM8byHMw3YzJ06sm51jjTnoRZHBVPtnPYHDFaRLOxrD+sLdbc2F8+QA
7NHYjnHJGAgV3rn+ot5ZG0BGVz5sAxHwFeCuIWoxZWXPjy3nX2oY3kVVGBCaYC1caKoqsbrwFomg
i7SZSv+gANfEe9zEA8DAfQ1AJgQrxSZ5hvYgpXPs59DMrTXHhRg/PiqPA140l+pOQeuYc3HItKWv
4f1rd1kW1qAXFVkdUiv5wdtkKl5Q1+DAXVDTAt2YtFsDaYwdXr2rCsBIrGuZtacggJVvE7JTgCij
bGoqnqIB1eOhzB7FHEwjOFJ18MM+Ey3Jq4Zgewnb+wCrkzDEIQcpWHQh/Gmp+iEA/s9VYE3zeoqY
LKLAC5R4qaVFrWnoP+aJALaF0A8BFPQEiM86Hol8NN8QNDqbCDDX/kfOTAvfeOrvqXzlfZrHJu4L
lGlLmxaVuUUjEZOzViDQclTXRxmou2rFzE10P0XPC1IFL95fOZ0xLl5zI3fwGZobXD2zi8N/sPqL
if9o8QNIQIiLCqJDQN8Dih4tyr27I6I8M2WShS5TwyirQatdVHfJNDLnZ012AKckDpfFdlrwGpa4
MTricrPMr7sNCTjYAVNU5l+994zxvmNHS2V1E9Ed/95n6iRAvSBbCIce6T58JbSJf1cIAsLbfjzt
a/qOuhMoq4oo2WdW6dB+COsgYd2f7fm23O6fHXm5pPNkbDGzicDd9rdDyyedq6p0ljjeWCUziIXD
NrRDIhzfex8JEuK7kVmHe7ej6pDIDCWC/HbYQeoieB8//J9EUY0fLMs7RfevAGRKy18cj2wxT2XE
Qoh07dSx/DM6neRgaGxFi9K8Y9+CMa2BxST4JtRTHIWaz66ncNec5MyDRYk6z1kSZrrjlA2xgyjM
pfx1mA3XAx8pYYNomyA6EJWUVol+mfRzyQ/bV/a6drKSbIc7xCWf4DJ6W/+ikmMynTtu8gsCO8pI
GtM1ZE0KmGuCZ1rjG+Y3nEe0yhtwGZV3nsb6f8A6MNESLsrXg49HL1epD0ivlpqRfD/FzpNgKnsP
xCB/0irZV8MC/ZNRZqbt+T+C5NXhlorn98q/aBYhifdtEIk9L++7Qc5BPOK7DPPvCVvIkMXj8oA6
e3j2+Gs2Dm5xfRKasIk+egwzn6G/+xJMTIb9FJ+YKSvAajDFZJNu5Uz+XRzdIduZDCXS1DmcIe8f
RAusHb42IQs43qWKevdgObiLCM7Im7vYWqe48t2viP7BjzjTBf0ck8mjUXQSwQClOPJWW39Z8DlA
iZ6QLa9pmtFmiGO6koIK4d6UKlm20wsWAh4C63q1ChT+Z/+QG94TaBwNH6MNNDShnn4RqGEymKIy
W5bYXP6oI13iQt10RT2YUjS7jVynObsUcp1bcXZBaI32ydxAJrB+XxgOF4VcL9QhapXSiYHjUzHG
6A==
`protect end_protected
|
------------------------------------------------------------------------------
-- @file ff_jk.vhd
-- @brief Implements a simple jk flip flop module
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
--
-- @details
-- On the rising edge of the clock, q and not_q are set depending on the status of
-- inputs j and k
--
entity ff_jk is
port(
clk : in std_logic;
j : in std_logic;
k : in std_logic;
q : buffer std_logic;
not_q : out std_logic
);
end entity ff_jk;
architecture rtl of ff_jk is
begin
update_output : process(clk, j, k)
begin
if(rising_edge(clk)) then
q <= (j and not q) or (not k and q);
not_q <= not q;
end if;
end process;
end architecture rtl; |
package pkg is
function f return natural;
end pkg;
package body pkg is
constant c : natural := 5;
function f return natural is
begin
report "read " & c'path_name severity note;
return c;
end;
end pkg;
entity repro is
end;
architecture behav of repro is
begin
process
begin
assert work.pkg.f >= 2;
wait;
end process;
end behav;
|
package pkg is
function f return natural;
end pkg;
package body pkg is
constant c : natural := 5;
function f return natural is
begin
report "read " & c'path_name severity note;
return c;
end;
end pkg;
entity repro is
end;
architecture behav of repro is
begin
process
begin
assert work.pkg.f >= 2;
wait;
end process;
end behav;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc880.vhd,v 1.2 2001-10-26 16:30:01 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
package c10s01b00x00p05n01i00880pkg_1 is
subtype LOWERCASE is CHARACTER range 'a' to 'z';
end c10s01b00x00p05n01i00880pkg_1;
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
package c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN;
end c10s01b00x00p05n01i00880pkg_2;
package body c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN is
begin
if ( ( TESTCHAR >= LOWERCASE'LOW ) and ( TESTCHAR <= LOWERCASE'HIGH )) then
return TRUE;
else
return FALSE;
end if;
end ISLOWER;
end c10s01b00x00p05n01i00880pkg_2;
ENTITY c10s01b00x00p05n01i00880ent IS
END c10s01b00x00p05n01i00880ent;
-- run through all values of character
-- and post high if lowercase, low otherwise. also, if is lowercase,
-- place value on small_letter.
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
use WORK.c10s01b00x00p05n01i00880pkg_2.all;
ARCHITECTURE c10s01b00x00p05n01i00880arch OF c10s01b00x00p05n01i00880ent IS
signal LOWER_TRUTH : BIT := '0';
signal SMALL_LETTER: LOWERCASE;
signal TEST_LETTER : CHARACTER;
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for CHAR_AT_HAND in CHARACTER'LOW to CHARACTER'HIGH loop
-- do the work
TEST_LETTER <= CHAR_AT_HAND;
if ISLOWER( CHAR_AT_HAND ) then
LOWER_TRUTH <= '1';
SMALL_LETTER <= CHAR_AT_HAND;
else
LOWER_TRUTH <= '0';
end if;
wait for 1 ns;
-- make sure it happened
if ( ( CHAR_AT_HAND >= LOWERCASE'LOW ) and ( CHAR_AT_HAND <= LOWERCASE'HIGH ) ) then
if (ISLOWER(CHAR_AT_HAND) = false) then
k := 1;
end if;
assert ( ISLOWER( CHAR_AT_HAND ) )
report "ISLOWER is wrong"
severity FAILURE;
if (LOWER_TRUTH /= '1') then
k := 1;
end if;
assert ( LOWER_TRUTH = '1' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
if (CHAR_AT_HAND /= SMALL_LETTER) then
k := 1;
end if;
assert ( CHAR_AT_HAND = SMALL_LETTER )
report "SMALL_LETTER is wrong"
severity FAILURE;
else
if (LOWER_TRUTH /= '0') then
k := 1;
end if;
assert ( LOWER_TRUTH = '0' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
end if;
end loop;
assert NOT( k=0 )
report "***PASSED TEST: c10s01b00x00p05n01i00880"
severity NOTE;
assert ( k=0 )
report "***FAILED TEST: c10s01b00x00p05n01i00880 - A declaration region is formed by a package declaration together with the corresponding body."
severity ERROR;
wait;
END PROCESS TESTING;
END c10s01b00x00p05n01i00880arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc880.vhd,v 1.2 2001-10-26 16:30:01 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
package c10s01b00x00p05n01i00880pkg_1 is
subtype LOWERCASE is CHARACTER range 'a' to 'z';
end c10s01b00x00p05n01i00880pkg_1;
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
package c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN;
end c10s01b00x00p05n01i00880pkg_2;
package body c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN is
begin
if ( ( TESTCHAR >= LOWERCASE'LOW ) and ( TESTCHAR <= LOWERCASE'HIGH )) then
return TRUE;
else
return FALSE;
end if;
end ISLOWER;
end c10s01b00x00p05n01i00880pkg_2;
ENTITY c10s01b00x00p05n01i00880ent IS
END c10s01b00x00p05n01i00880ent;
-- run through all values of character
-- and post high if lowercase, low otherwise. also, if is lowercase,
-- place value on small_letter.
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
use WORK.c10s01b00x00p05n01i00880pkg_2.all;
ARCHITECTURE c10s01b00x00p05n01i00880arch OF c10s01b00x00p05n01i00880ent IS
signal LOWER_TRUTH : BIT := '0';
signal SMALL_LETTER: LOWERCASE;
signal TEST_LETTER : CHARACTER;
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for CHAR_AT_HAND in CHARACTER'LOW to CHARACTER'HIGH loop
-- do the work
TEST_LETTER <= CHAR_AT_HAND;
if ISLOWER( CHAR_AT_HAND ) then
LOWER_TRUTH <= '1';
SMALL_LETTER <= CHAR_AT_HAND;
else
LOWER_TRUTH <= '0';
end if;
wait for 1 ns;
-- make sure it happened
if ( ( CHAR_AT_HAND >= LOWERCASE'LOW ) and ( CHAR_AT_HAND <= LOWERCASE'HIGH ) ) then
if (ISLOWER(CHAR_AT_HAND) = false) then
k := 1;
end if;
assert ( ISLOWER( CHAR_AT_HAND ) )
report "ISLOWER is wrong"
severity FAILURE;
if (LOWER_TRUTH /= '1') then
k := 1;
end if;
assert ( LOWER_TRUTH = '1' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
if (CHAR_AT_HAND /= SMALL_LETTER) then
k := 1;
end if;
assert ( CHAR_AT_HAND = SMALL_LETTER )
report "SMALL_LETTER is wrong"
severity FAILURE;
else
if (LOWER_TRUTH /= '0') then
k := 1;
end if;
assert ( LOWER_TRUTH = '0' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
end if;
end loop;
assert NOT( k=0 )
report "***PASSED TEST: c10s01b00x00p05n01i00880"
severity NOTE;
assert ( k=0 )
report "***FAILED TEST: c10s01b00x00p05n01i00880 - A declaration region is formed by a package declaration together with the corresponding body."
severity ERROR;
wait;
END PROCESS TESTING;
END c10s01b00x00p05n01i00880arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc880.vhd,v 1.2 2001-10-26 16:30:01 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
package c10s01b00x00p05n01i00880pkg_1 is
subtype LOWERCASE is CHARACTER range 'a' to 'z';
end c10s01b00x00p05n01i00880pkg_1;
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
package c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN;
end c10s01b00x00p05n01i00880pkg_2;
package body c10s01b00x00p05n01i00880pkg_2 is
function ISLOWER ( TESTCHAR: in CHARACTER ) return BOOLEAN is
begin
if ( ( TESTCHAR >= LOWERCASE'LOW ) and ( TESTCHAR <= LOWERCASE'HIGH )) then
return TRUE;
else
return FALSE;
end if;
end ISLOWER;
end c10s01b00x00p05n01i00880pkg_2;
ENTITY c10s01b00x00p05n01i00880ent IS
END c10s01b00x00p05n01i00880ent;
-- run through all values of character
-- and post high if lowercase, low otherwise. also, if is lowercase,
-- place value on small_letter.
use WORK.c10s01b00x00p05n01i00880pkg_1.LOWERCASE;
use WORK.c10s01b00x00p05n01i00880pkg_2.all;
ARCHITECTURE c10s01b00x00p05n01i00880arch OF c10s01b00x00p05n01i00880ent IS
signal LOWER_TRUTH : BIT := '0';
signal SMALL_LETTER: LOWERCASE;
signal TEST_LETTER : CHARACTER;
BEGIN
TESTING: PROCESS
variable k : integer := 0;
BEGIN
for CHAR_AT_HAND in CHARACTER'LOW to CHARACTER'HIGH loop
-- do the work
TEST_LETTER <= CHAR_AT_HAND;
if ISLOWER( CHAR_AT_HAND ) then
LOWER_TRUTH <= '1';
SMALL_LETTER <= CHAR_AT_HAND;
else
LOWER_TRUTH <= '0';
end if;
wait for 1 ns;
-- make sure it happened
if ( ( CHAR_AT_HAND >= LOWERCASE'LOW ) and ( CHAR_AT_HAND <= LOWERCASE'HIGH ) ) then
if (ISLOWER(CHAR_AT_HAND) = false) then
k := 1;
end if;
assert ( ISLOWER( CHAR_AT_HAND ) )
report "ISLOWER is wrong"
severity FAILURE;
if (LOWER_TRUTH /= '1') then
k := 1;
end if;
assert ( LOWER_TRUTH = '1' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
if (CHAR_AT_HAND /= SMALL_LETTER) then
k := 1;
end if;
assert ( CHAR_AT_HAND = SMALL_LETTER )
report "SMALL_LETTER is wrong"
severity FAILURE;
else
if (LOWER_TRUTH /= '0') then
k := 1;
end if;
assert ( LOWER_TRUTH = '0' )
report "LOWER_TRUTH is wrong"
severity FAILURE;
end if;
end loop;
assert NOT( k=0 )
report "***PASSED TEST: c10s01b00x00p05n01i00880"
severity NOTE;
assert ( k=0 )
report "***FAILED TEST: c10s01b00x00p05n01i00880 - A declaration region is formed by a package declaration together with the corresponding body."
severity ERROR;
wait;
END PROCESS TESTING;
END c10s01b00x00p05n01i00880arch;
|
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;
ENTITY ALU IS
PORT(
X : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
OP : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
FR : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
RES : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
);
END ALU;
ARCHITECTURE main OF ALU IS
BEGIN
END main; |
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;
ENTITY ALU IS
PORT(
X : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
OP : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
FR : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
RES : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
);
END ALU;
ARCHITECTURE main OF ALU IS
BEGIN
END main; |
-------------------------------------------------------------------------------------------------
-- Company : CNES
-- Author : Mickael Carl (CNES)
-- Copyright : Copyright (c) CNES.
-- Licensing : GNU GPLv3
-------------------------------------------------------------------------------------------------
-- Version : V1
-- Version history :
-- V1 : 2015-04-14 : Mickael Carl (CNES): Creation
-------------------------------------------------------------------------------------------------
-- File name : CNE_01400_good.vhd
-- File Creation date : 2015-04-14
-- Project name : VHDL Handbook CNES Edition
-------------------------------------------------------------------------------------------------
-- Softwares : Microsoft Windows (Windows 7) - Editor (Eclipse + VEditor)
-------------------------------------------------------------------------------------------------
-- Description : Handbook example: Identification of generic port name: good example
--
-- Limitations : This file is an example of the VHDL handbook made by CNES. It is a stub aimed at
-- demonstrating good practices in VHDL and as such, its design is minimalistic.
-- It is provided as is, without any warranty.
-- This example is compliant with the Handbook version 1.
--
-------------------------------------------------------------------------------------------------
-- Naming conventions:
--
-- i_Port: Input entity port
-- o_Port: Output entity port
-- b_Port: Bidirectional entity port
-- g_My_Generic: Generic entity port
--
-- c_My_Constant: Constant definition
-- t_My_Type: Custom type definition
--
-- My_Signal_n: Active low signal
-- v_My_Variable: Variable
-- sm_My_Signal: FSM signal
-- pkg_Param: Element Param coming from a package
--
-- My_Signal_re: Rising edge detection of My_Signal
-- My_Signal_fe: Falling edge detection of My_Signal
-- My_Signal_rX: X times registered My_Signal signal
--
-- P_Process_Name: Process
--
-------------------------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
--CODE
entity CNE_01400_good is
generic (g_Width : positive := 3);
port (
i_D0 : in std_logic_vector(g_Width downto 0); -- First Mux input
i_D1 : in std_logic_vector(g_Width downto 0); -- Second Mux input
i_Sel : in std_logic; -- Mux select input
o_D : out std_logic_vector(g_Width downto 0) -- Mux output
);
end CNE_01400_good;
--CODE
architecture Behavioral of CNE_01400_good is
begin
-- Simple Mux, output depends on select value
o_D <= i_D1 when i_Sel='1'
else i_D0;
end Behavioral; |
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Test_registerfile IS
END Test_registerfile;
ARCHITECTURE behavior OF Test_registerfile IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT register_file
PORT(
rst : IN STD_LOGIC;
rs1 : IN std_logic_vector(4 downto 0);
rs2 : IN std_logic_vector(4 downto 0);
rd : IN std_logic_vector(4 downto 0);
data : IN std_logic_vector(31 downto 0);
crs1 : OUT std_logic_vector(31 downto 0);
crs2 : OUT std_logic_vector(31 downto 0)
);
END COMPONENT;
--Inputs
signal rst : std_logic;
signal rs1 : std_logic_vector(4 downto 0) := (others => '0');
signal rs2 : std_logic_vector(4 downto 0) := (others => '0');
signal rd : std_logic_vector(4 downto 0) := (others => '0');
signal data : std_logic_vector(31 downto 0) := (others => '0');
--Outputs
signal crs1 : std_logic_vector(31 downto 0);
signal crs2 : std_logic_vector(31 downto 0);
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: register_file PORT MAP (
rst => rst,
rs1 => rs1,
rs2 => rs2,
rd => rd,
data => data,
crs1 => crs1,
crs2 => crs2
);
-- Clock process definitions
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
data <= x"FFFFFFFF";
rd <= "00000";
wait for 10 ns;
data <= x"AAAAAAAA";
rd <= "00001";
wait for 10 ns;
data <= x"BBBBBBBB";
rd <= "00010";
wait for 10 ns;
data <= x"CCCCCCCC";
rd <= "00011";
wait for 10 ns;
rs1 <= "00010";
rs2 <= "00011";
wait for 10 ns;
rst <= '1';
-- insert stimulus here
wait;
end process;
END;
|
library ieee;
use ieee.math_real.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.fixed_float_types.all;
use work.fixed_generic_pkg.all;
use work.common_data_types_pkg.all;
use work.common_pkg.all;
package permutation_pkg is
function permutation_checks(
input_length : integer;
input_indexes : integer_v;
output_indexes : integer_v)
return boolean;
function is_pp_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean;
function is_sp_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean;
function is_ss_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean;
function contiguous_ps_latency(
optimal_perm : integer_vv;
parallel_dimensions : positive;
i : natural;
left : boolean)
return natural;
function calculate_indexes(
i : integer;
P : natural;
K : natural;
offset : natural)
return natural;
function generate_perm_file_name(
parallel_dimensions : positive;
input_indexes : integer_v;
output_indexes : integer_v)
return string;
end package;
package body permutation_pkg is
function permutation_checks(
input_length : integer;
input_indexes : integer_v;
output_indexes : integer_v)
return boolean is
variable dimensions : integer := output_indexes'length;
variable par_dimensions : real := log2(real(input_length));
variable par_dimensions_int : integer := integer(par_dimensions);
begin
--The number of inputs is not a power of 2
assert (integer(par_dimensions) mod 1) = 0
report "(1) " &
"ERROR in module permutation: The number of inputs(" &
image(input_length) & ") must be a power of 2 " & image(par_dimensions mod 1.0)
severity error;
--The generic OUTPUT_INDEXES and the number of inputs do not agree, as the value of dimensions
--is smaller than the parallel dimensions
assert dimensions >= par_dimensions_int
report "(2) " &
"ERROR in module permutation: For the length of the assigned output indexes (" &
image(dimensions) & ") the number of inputs (" & image(input_length) & ") " &
"cannot be greater than (" & image(integer(2.0**dimensions)) & ")"
severity error;
--The generics INPUT_INDEXES and OUTPUT_INDEXES don't have the same size
assert output_indexes'length >= input_indexes'length
report "(3) " &
"ERROR in module permutation: The sizes of the parameters INPUT_INDEXES(" &
image(integer'(input_indexes'length)) & ") and OUTPUT_INDEXES(" &
image(integer'(output_indexes'length)) &
") must be equal."
severity error;
--The input_indexes vector doesn't contain all the indexes from 0 to dimensions-1
ext_loop_in: for i in 0 to dimensions - 1 loop
for j in 0 to dimensions - 1 loop
if input_indexes(j) = i then
next ext_loop_in;
end if;
end loop;
assert false
report "(4) " &
"ERROR in module permutation: The values of INPUT_INDEXES must contain the " &
"values from 0 to " & image(dimensions-1) & " but " & image(i) & " is missing"
severity error;
end loop;
--The output_indexes vector doesn't contain all the indexes from 0 to dimensions-1
ext_loop_out: for i in 0 to dimensions - 1 loop
for j in 0 to dimensions - 1 loop
if output_indexes(j) = i then
next ext_loop_out;
end if;
end loop;
assert false
report "(5) " &
"ERROR in module permutation: The values of OUTPUT_INDEXES must contain the " &
"values from 0 to " & image(dimensions-1) & " but " & image(i) & " is missing"
severity error;
end loop;
return true;
end function;
function is_parallel(
index : natural;
parallel_dimensions : natural)
return boolean is
begin
return index < parallel_dimensions;
end function;
function is_pp_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean is
begin
assert elem_bit_exchange'length = 2
report "ERROR in module permutation: function is_pp called with parameter " &
"elem_bit_exchange of illegal length (" & image(integer'(elem_bit_exchange'length)) &")."
severity error;
return is_parallel(elem_bit_exchange(1), parallel_dimensions)
and
is_parallel(elem_bit_exchange(2), parallel_dimensions);
end function;
function is_sp_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean is
begin
assert elem_bit_exchange'length = 2
report "ERROR in module permutation: function is_sp called with parameter " &
"elem_bit_exchange of illegal length (" & image(integer'(elem_bit_exchange'length)) &")."
severity error;
return is_parallel(elem_bit_exchange(1), parallel_dimensions)
xor
is_parallel(elem_bit_exchange(2), parallel_dimensions);
end function;
function is_ss_perm(
elem_bit_exchange : integer_v;
parallel_dimensions : natural)
return boolean is
begin
assert elem_bit_exchange'length = 2
report "ERROR in module permutation: function is_ss called with parameter " &
"elem_bit_exchange of illegal length (" & image(integer'(elem_bit_exchange'length)) &")."
severity error;
return not(is_parallel(elem_bit_exchange(1), parallel_dimensions)
or
is_parallel(elem_bit_exchange(2), parallel_dimensions));
end function;
function contiguous_ps_latency(
optimal_perm : integer_vv;
parallel_dimensions : positive;
i : natural;
left : boolean)
return natural is
begin
if left and i > 1 then
if is_sp_perm(optimal_perm(i-1), parallel_dimensions) then --previous elementary bit exchange is serial-parallel
if minimum(optimal_perm(i-1)) = minimum(optimal_perm(i)) then --they share the lowest dimension(the parallel one)
return (2**maximum(optimal_perm(i-1)))/(2**parallel_dimensions); --return latency of previous ps permutation block
end if;
end if;
elsif (not left) and (i < optimal_perm'length) then
if is_sp_perm(optimal_perm(i+1), parallel_dimensions) then --next elementary bit exchange is serial-parallel
if minimum(optimal_perm(i+1)) = minimum(optimal_perm(i)) then --they share the lowest dimension(the parallel one)
return (2**maximum(optimal_perm(i+1)))/(2**parallel_dimensions); --return latency of next ps permutation block
end if;
end if;
end if;
return 0;
end function;
function calculate_indexes(
i : integer;
P : natural;
K : natural;
offset : natural)
return natural is
variable aux : std_ulogic_vector(P-1 downto 0);
begin
aux := std_ulogic_vector(to_unsigned(abs(i), P));
aux := aux sll 1;
if K > 0 then
aux(K-1 downto 0) := aux(K downto 1);
end if;
aux(K) := '1' when offset = 1 else
'0';
return to_integer(unsigned(aux));
end function;
--designed for at most 99 indexes
function calculate_file_name_length(
parallel_dimensions : positive;
input_indexes : integer_v;
output_indexes : integer_v)
return positive is
constant number_of_indexes : positive := input_indexes'length;
constant one_digit_indexes : natural := minimum(10, number_of_indexes);
constant two_digit_indexes : natural := ite(number_of_indexes > 10,
number_of_indexes-10,
0);
variable is_input_in_order : boolean := true;
variable is_output_in_order : boolean := true;
variable result : natural := 0;
begin
if parallel_dimensions > 9 then --"10_"
result := result + 3;
elsif parallel_dimensions > 0 then --"9_"
result := result + 2;
end if;
floop1:
for i in 0 to number_of_indexes-1 loop
if input_indexes(i) /= number_of_indexes-1-i then
is_input_in_order := false;
exit floop1;
end if;
end loop;
floop2:
for i in 0 to number_of_indexes-1 loop
if output_indexes(i) /= number_of_indexes-1-i then
is_output_in_order := false;
exit floop2;
end if;
end loop;
if is_input_in_order then
result := result + 2; --"00"
else
result := result + one_digit_indexes; --"1"
result := result + 2*two_digit_indexes; --"a1" (11)
end if;
result := result + 1; --"_"
if is_output_in_order then
result := result + 2; --"00"
else
result := result + one_digit_indexes; --"1"
result := result + 2*two_digit_indexes; --"a1" (11)
end if;
result := result + 4; --".txt"
return result;
end function;
--string used as this function should be static to work when called in synthesis and thus cannot
--contain line data types(which would more flexible as the size wouldn't need to be predefined)
--designed for at most 99 indexes
function generate_perm_file_name(
parallel_dimensions : positive;
input_indexes : integer_v;
output_indexes : integer_v)
return string is
constant letters : string(1 to 9) := "abcdefghi";
constant file_name_length : positive := calculate_file_name_length(parallel_dimensions,
input_indexes,
output_indexes);
variable is_input_in_order : boolean := true;
variable is_output_in_order : boolean := true;
variable counter : natural := 1;
variable result : string(1 to file_name_length);
begin
if parallel_dimensions > 9 then
result(counter to counter+1) := image(parallel_dimensions);
counter := counter + 2;
elsif parallel_dimensions > 0 then
result(counter to counter) := image(parallel_dimensions);
counter := counter + 1;
end if;
result(counter to counter) := "_";
counter := counter + 1;
floop1:
for i in 0 to input_indexes'length-1 loop
if input_indexes(i) /= input_indexes'length-1-i then
is_input_in_order := false;
exit floop1;
end if;
end loop;
floop2:
for i in 0 to output_indexes'length-1 loop
if output_indexes(i) /= output_indexes'length-1-i then
is_output_in_order := false;
exit floop2;
end if;
end loop;
if is_input_in_order then
result(counter to counter+1) := "00";
counter := counter + 2;
else
for i in 0 to input_indexes'length-1 loop
if input_indexes(i)>9 then
result(counter) := letters(integer(real(input_indexes(i))/10.0));
counter := counter + 1;
end if;
result(counter) := integer'image(input_indexes(i) rem 10)(1);
counter := counter + 1;
end loop;
end if;
result(counter) := '_';
counter := counter + 1;
if is_output_in_order then
result(counter to counter+1) := "00";
counter := counter + 2;
else
for i in 0 to output_indexes'length-1 loop
if output_indexes(i)>9 then
result(counter) := letters(integer(real(output_indexes(i))/10.0));
counter := counter + 1;
end if;
result(counter) := integer'image(output_indexes(i) rem 10)(1);
counter := counter + 1;
end loop;
end if;
result(counter to counter + 3) := string'(".txt");
return result;
end function;
end package body; |
library IEEE;
use IEEE.Std_Logic_1164.all;
entity LAB9 is
port (SW: in std_logic_vector(9 downto 0);
HEX1, HEX0: out std_logic_vector(6 downto 0);
LEDR: out std_logic_vector(9 downto 0);
KEY: in std_logic_vector(1 downto 0);
CLOCK_50: in std_logic
);
end LAB9;
architecture lab_stru of LAB9 is
signal seleciona: std_logic_vector (1 downto 0);
signal enable1, enable2: std_logic;
signal Qdecod1, Qdecod2: std_logic_vector(3 downto 0);
signal Q1, Fmux, F1, F2, F3, F4, F: std_logic_vector(7 downto 0);
component FSMctrl
port(
CLK, RST, ENTER: in std_logic;
Operacao: in std_logic_vector(1 downto 0);
Selecao: out std_logic_vector(1 downto 0);
Enable_1, Enable_2: out std_logic
);
end component;
component D_8FF
port(
CLK, RST: in std_logic;
EN: in std_logic;
D: in std_logic_vector(7 downto 0);
Q: out std_logic_vector(7 downto 0)
);
end component;
component C1
port (A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
F: out std_logic_vector(7 downto 0)
);
end component;
component C2
port (A: in std_logic_vector(7 downto 0);
B: in std_logic_vector(7 downto 0);
F: out std_logic_vector(7 downto 0)
);
end component;
component desloc_1_bit_esq
port( CLK: in std_logic;
ENABLE : in std_logic;
RST: in std_logic;
sr_in: in std_logic_vector(7 downto 0);
sr_out: out std_logic_vector(7 downto 0)
);
end component;
component desloc_1_bit_dir
port( CLK: in std_logic;
ENABLE : in std_logic;
RST: in std_logic;
sr_in: in std_logic_vector(7 downto 0);
sr_out: out std_logic_vector(7 downto 0)
);
end component;
component mux4x1
port (w, x, y, z: in std_logic_vector(7 downto 0);
s: in std_logic_vector(1 downto 0);
m: out std_logic_vector(7 downto 0)
);
end component;
component D_4FF
port (
CLK, RST: in std_logic;
EN: in std_logic;
D: in std_logic_vector(3 downto 0);
Q: out std_logic_vector(3 downto 0)
);
end component;
component decod7seg
port (C: in std_logic_vector(3 downto 0);
F: out std_logic_vector(6 downto 0)
);
end component;
begin
L1: FSMctrl port map(CLOCK_50, KEY(0), KEY(1), SW(9 downto 8), seleciona, enable1, enable2);
L2: D_8FF port map(CLOCK_50, KEY(0), enable1, SW(7 downto 0), Q1);
L3: C1 port map(Q1, SW(7 downto 0), F1);
L4: C2 port map(Q1, SW(7 downto 0), F2);
L5: desloc_1_bit_esq port map(CLOCK_50, enable1, KEY(0), SW(7 downto 0), F3);
L6: desloc_1_bit_dir port map(CLOCK_50, enable1, KEY(0), SW(7 downto 0), F4);
L7: mux4x1 port map(F1, F2, F3, F4, seleciona, Fmux);
L8: D_4FF port map(CLOCK_50, KEY(0), enable2, Fmux(7 downto 4), Qdecod1);
L9: D_4FF port map(CLOCK_50, KEY(0), enable2, Fmux(3 downto 0), Qdecod2);
L10: decod7seg port map(Qdecod1, HEX1);
L11: decod7seg port map(Qdecod2, HEX0);
L12: D_8FF port map(CLOCK_50, KEY(0), enable2, Fmux, F);
LEDR <= "00" & F;
end lab_stru;
|
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003, Gaisler Research
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-----------------------------------------------------------------------------
-- Entity: clkgen
-- File: clkgen.vhd
-- Author: Jiri Gaisler Gaisler Research
-- Description: Clock generator with tech selection
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library techmap;
use techmap.gencomp.all;
use techmap.allclkgen.all;
entity clkgen is
generic (
tech : integer := DEFFABTECH;
clk_mul : integer := 1;
clk_div : integer := 1;
sdramen : integer := 0;
noclkfb : integer := 1;
pcien : integer := 0;
pcidll : integer := 0;
pcisysclk: integer := 0;
freq : integer := 25000; -- clock frequency in KHz
clk2xen : integer := 0;
clksel : integer := 0; -- enable clock select
clk_odiv : integer := 0); -- Proasic3 output divider
port (
clkin : in std_logic;
pciclkin: in std_logic;
clk : out std_logic; -- main clock
clkn : out std_logic; -- inverted main clock
clk2x : out std_logic; -- 2x clock
sdclk : out std_logic; -- SDRAM clock
pciclk : out std_logic; -- PCI clock
cgi : in clkgen_in_type;
cgo : out clkgen_out_type;
clk4x : out std_logic; -- 4x clock
clk1xu : out std_logic; -- unscaled 1X clock
clk2xu : out std_logic); -- unscaled 2X clock
end;
architecture struct of clkgen is
signal intclk, sdintclk : std_ulogic;
begin
gen : if (tech /= virtex) and (tech /= virtex2) and (tech /= virtex4) and
(tech /= altera) and (tech /= stratix1) and (tech /= apa3) and
(tech /= stratix2) and (tech /= stratix3) and
(tech /= cyclone3) and (tech /= virtex5) and
(tech /= spartan3) and (tech /= spartan3e) and (tech /= axcel) and
(tech /= proasic) and (tech /= rhlib18t) and
(tech /= rhumc)
generate
sdintclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
sdclk <= sdintclk; intclk <= sdintclk
-- pragma translate_off
after 1 ns -- create 1 ns skew between clk and sdclk
-- pragma translate_on
;
clk1xu <= intclk; pciclk <= pciclkin; clk <= intclk; clkn <= not intclk;
cgo.clklock <= '1'; cgo.pcilock <= '1'; clk2x <= '0';
end generate;
xcv : if tech = virtex generate
v : clkgen_virtex
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
xc2v : if (tech = virtex2) or (tech = virtex4) generate
v : clkgen_virtex2
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
xc5l : if (tech = virtex5) generate
v : clkgen_virtex5
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
xc3s : if (tech = spartan3) or (tech = spartan3e) generate
v : clkgen_spartan3
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
alt : if (tech = altera) or (tech = stratix1) or (tech = stratix2) generate
v : clkgen_altera_mf
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
cyc3 : if (tech = cyclone3) generate
v : clkgen_cycloneiii
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
stra3 : if (stratix3 = 1) generate
v : clkgen_stratixiii
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
act : if (tech = axcel) or (tech = proasic) generate
intclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
sdclk <= '0'; pciclk <= pciclkin; clk <= intclk; clkn <= '0';
cgo.clklock <= '1'; cgo.pcilock <= '1'; clk2x <= '0';
end generate;
lib18t : if (tech = rhlib18t) generate
v : clkgen_rh_lib18t
generic map (clk_mul, clk_div)
port map (cgi.pllrst, intclk, clk, sdclk, clk2x, clk4x);
intclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
pciclk <= pciclkin; clkn <= '0';
cgo.clklock <= '1'; cgo.pcilock <= '1';
end generate;
ap3 : if tech = apa3 generate
v : clkgen_proasic3
generic map (clk_mul, clk_div, clk_odiv, pcien, pcisysclk, freq)
port map (clkin, pciclkin, clk, sdclk, pciclk, cgi, cgo);
end generate;
dr : if (tech = rhumc) generate
v : clkgen_dare
port map (clkin, clk, clk2x, sdclk, pciclk,
cgi, cgo, clk4x, clk1xu, clk2xu);
end generate;
end;
|
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003, Gaisler Research
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-----------------------------------------------------------------------------
-- Entity: clkgen
-- File: clkgen.vhd
-- Author: Jiri Gaisler Gaisler Research
-- Description: Clock generator with tech selection
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library techmap;
use techmap.gencomp.all;
use techmap.allclkgen.all;
entity clkgen is
generic (
tech : integer := DEFFABTECH;
clk_mul : integer := 1;
clk_div : integer := 1;
sdramen : integer := 0;
noclkfb : integer := 1;
pcien : integer := 0;
pcidll : integer := 0;
pcisysclk: integer := 0;
freq : integer := 25000; -- clock frequency in KHz
clk2xen : integer := 0;
clksel : integer := 0; -- enable clock select
clk_odiv : integer := 0); -- Proasic3 output divider
port (
clkin : in std_logic;
pciclkin: in std_logic;
clk : out std_logic; -- main clock
clkn : out std_logic; -- inverted main clock
clk2x : out std_logic; -- 2x clock
sdclk : out std_logic; -- SDRAM clock
pciclk : out std_logic; -- PCI clock
cgi : in clkgen_in_type;
cgo : out clkgen_out_type;
clk4x : out std_logic; -- 4x clock
clk1xu : out std_logic; -- unscaled 1X clock
clk2xu : out std_logic); -- unscaled 2X clock
end;
architecture struct of clkgen is
signal intclk, sdintclk : std_ulogic;
begin
gen : if (tech /= virtex) and (tech /= virtex2) and (tech /= virtex4) and
(tech /= altera) and (tech /= stratix1) and (tech /= apa3) and
(tech /= stratix2) and (tech /= stratix3) and
(tech /= cyclone3) and (tech /= virtex5) and
(tech /= spartan3) and (tech /= spartan3e) and (tech /= axcel) and
(tech /= proasic) and (tech /= rhlib18t) and
(tech /= rhumc)
generate
sdintclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
sdclk <= sdintclk; intclk <= sdintclk
-- pragma translate_off
after 1 ns -- create 1 ns skew between clk and sdclk
-- pragma translate_on
;
clk1xu <= intclk; pciclk <= pciclkin; clk <= intclk; clkn <= not intclk;
cgo.clklock <= '1'; cgo.pcilock <= '1'; clk2x <= '0';
end generate;
xcv : if tech = virtex generate
v : clkgen_virtex
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
xc2v : if (tech = virtex2) or (tech = virtex4) generate
v : clkgen_virtex2
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
xc5l : if (tech = virtex5) generate
v : clkgen_virtex5
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
xc3s : if (tech = spartan3) or (tech = spartan3e) generate
v : clkgen_spartan3
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen, clksel)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo, clk1xu, clk2xu);
end generate;
alt : if (tech = altera) or (tech = stratix1) or (tech = stratix2) generate
v : clkgen_altera_mf
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
cyc3 : if (tech = cyclone3) generate
v : clkgen_cycloneiii
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
stra3 : if (stratix3 = 1) generate
v : clkgen_stratixiii
generic map (clk_mul, clk_div, sdramen, noclkfb, pcien, pcidll, pcisysclk, freq, clk2xen)
port map (clkin, pciclkin, clk, clkn, clk2x, sdclk, pciclk, cgi, cgo);
end generate;
act : if (tech = axcel) or (tech = proasic) generate
intclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
sdclk <= '0'; pciclk <= pciclkin; clk <= intclk; clkn <= '0';
cgo.clklock <= '1'; cgo.pcilock <= '1'; clk2x <= '0';
end generate;
lib18t : if (tech = rhlib18t) generate
v : clkgen_rh_lib18t
generic map (clk_mul, clk_div)
port map (cgi.pllrst, intclk, clk, sdclk, clk2x, clk4x);
intclk <= pciclkin when (PCISYSCLK = 1 and PCIEN /= 0) else clkin;
pciclk <= pciclkin; clkn <= '0';
cgo.clklock <= '1'; cgo.pcilock <= '1';
end generate;
ap3 : if tech = apa3 generate
v : clkgen_proasic3
generic map (clk_mul, clk_div, clk_odiv, pcien, pcisysclk, freq)
port map (clkin, pciclkin, clk, sdclk, pciclk, cgi, cgo);
end generate;
dr : if (tech = rhumc) generate
v : clkgen_dare
port map (clkin, clk, clk2x, sdclk, pciclk,
cgi, cgo, clk4x, clk1xu, clk2xu);
end generate;
end;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
KiGptJTgfqBYZS72wh69LJC9ftH0usQfbwCqWpq6rKTKyZSFHTqV9jYUREWmB723cGIc30akrb7R
rwk5hSsJOQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
oDh97TlkJefnKqv55omMQ/ZmMIg5SM6QuYpKgFYNODgbGF/5rc6rWbGwOe1hjIKPsO4/NT2klxXD
dt/hQZgrEafpc7fubpzvKuNtQF+0ilkrCJk7x82TwqQqlkD6KjaK+gGEmn3f6bTnG2oJhMHvCq4N
oHgqcLMkAtVCbl7CV20=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UfZCiEyJnA/VEE1lagPKMLZO1eFTrp5Fl/4XJFOl/8RBa04oZceVStDRlIUZIPo+k64+DsBVE/Is
RDsD2clfc3tIUHljYua9C+fiefafd0S7sxl/KDIf/ckKq6+B9ZMhQn6IVYshE4nKILXVv5gMy8Ve
CWff7IRU8Em7/9UL0d1dfiXZ3Y8j82CjbhGHczhsjD6GJZ15wF8PKEpjOkb1P350SW3C0e9smHby
E7vXpaztRvdAJmoQpW1om8fK3yzc9y0v5IXkAmckmHIquyrKkUWmpXsVFiFKHz7Bo8l/MA7tUTme
WcxrSiFOlHJJJWKv1Zi+21XopBRiPWUYLfHCeA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
t7et/RrkK1Y6zv5kUSWgI+KUOfrQNKE1oxsTklop5j7rCvYvz/esR+1xd+zy2pURy+aItRfHFC12
1QexHPPIuxafV4o3ncaEzKeqXaXEcZ9fFhn12dGGYqDJIH3UU5oieiew7kPUloN9++bvo2pOWzBh
Qh1U8PoY9vRvl9BvsOA=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
YfY3lGfEL2wTVsCSvOs4aQEMyq5AjKxYTAmPhnUtuSw9Zfza9lSS4dUKme1tZMjup4f/4ZHcEEFf
5BDmD7MEClBNe5kobK4ccmcyDi4tOv9gXn5aulmst1MbI1xTX6AkMmg0FdCkxaA8sUIzO41p26SA
yiSDKgkccfxANLylEkrbFCz/kh87DkijKjEtWxZNYg/Uk744fJW+ABuy6iGIDL8oNdeM+Kun4ZvX
9CyHlgKbXc1IJXR/MfFXKhd+HXxrq6dA/mBxFLgexORkHopz6C0YN0o4VwiQPS3pMM62qYD/MAFi
TfU/KLPX2Tq6yP6vaF/wWpHUYnbmBrt+IxsBpw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39040)
`protect data_block
PLwkw0PPpG8za61yFvf7uHCEIsn5JyR5eXWeh8UmEpQ90SjHbQCCdxbMxVFPgRsX6dzUvY/bwUKX
73cgWIL5Nx5Bd6NLtOMmM5+HVk46iRKt6Qh2zCiDKqA1rnT+TPHP+yBHVsCmLATtxB5i1eJGidg7
Zaj3TvQz8uF0Kmr4KP4eQbBCs8UInm3ZmhMiZHW/plAVheJUGzvIBcgNzNN/b69mtzKJUU0M1LxQ
QgE1JW/Z7pEOZnqko4NvGqGdES4QRjoGHVhsBMlwWGKLzAbcgT0iWxfmVdZ7pd1gCEMtwCHT8NDM
ijkbueYX79BLUtbmLxKYwpAkeNcjTkijtr7QL3j9y9e9Rzq1CBRvQSErNz2xKDqgdcs3KWwn5NGp
CwpJglDH7bGxMD6fhywtoakENUpoe3WScMiPBa1Wd5jd5MXNCfDpVNAWZjMY6Ftj+1ootv2EkYYM
mnOpB7vr3bg54MU2nrz7uumZ43gvBDabYzXtR3SuvGv4s0gBcKCxIa0s4ifzw9s8QEsmoIfy+5rU
YvN7RNfrctwwn+PXl/zCqae0ZJhEnPTg5gAwCVf4+o3yYgUYfMR+m1Msz6uDxSSTkVRQmGV6do/V
cwldBXBF6u7RSHOkjVeIXJ9Md+GQpKP7Z5Cdy/efxUHAhBstIwfoTWw3JDhxyt2w0ZeVPQ2yguJ5
glmuPI2k7d8WmmfSHuHsOX2kC5y5ndWVQ4Wu7UoEajkp+lIK5njj2KDYMi/EWnY1Hd010539yxH4
0rERIqxhfQ12U3Eq4RUDyjDDjlJFQg+4UJYBCBWD5v2ZhcNO1O7FWFpCrKhw+4KhEhc1K7pb8p6s
8AjG0ATd1NAKkh090Xrui4AyJ10BUUDqF3y7lf1am6Ixq1aKgC9VcS3eeOhLCS93YtpsBp93IXQF
OgQR52rGHHv0hZivGASHdYpc4Ocu1yfOjDT1AIgqB7LZpdsEFwr4QlawyUsRQqqZH66me2LGfXlo
Ba2uxMzTJRxXFy1VkdikTk+u96SErOq5Rd1+u91bP2C0hp8xNnNkDaPZda1X1Bup1pdF08GdbJRc
iPucJgQDJ9xGPH2SXP8eD7v7xaYwlqZoekIdwgqdRI9EZ7bLxg2XCsOFn5YPGFmfL9rIMxesIGx9
buOfhOaTuhJdFT4ACfg12yZrn8YQGoaEQWxCrjfmqUSnQ/KCupl3jwFPEam1RrE4zwWeamVXoXi4
Wl/kGSa4usLDQL4vApePOw9urRL9VgLWs9sspqMp5psaKF2+G6+DyjsChPCgqjYy8CF6FjnV/Ycy
ROvdJE7Eo1z5h3uhEUPAFdtYYjBH07bzFBi/Mji00EMyYmtlpEIEVq+zSVBlTWVzB9XeBm+THaM1
o7mSZn4/dHZdRSy/34aQ7fj47GkELaf7fIEyp2vC8Ada+CiZcrE3pLEOSc71+B4xtXlk4h6yui9v
muYL6OTWHD/glgvcIgrqyxID63EPAc2rSsWU5oyRxXa+fOO1Au+yB406wPKo89z8bSkSPV5V0yIr
YM8JBPjmd696R+KI4rkl23gpy7kcVhVIax4HpP63vhErlnEXU+Ab/lt/omlnmfIltuPpMiGSWvjI
yrb8Z+DpSycYr+H7GBzVEmhrhTIrEl3yVDX4DHpbe12f30m9jF+c7V04y1KhuXY8YHMrBZs2G6sM
7kegM3eD3TzgftI7e1btQ9WfmQh4D36LIPMzcC9+j1tsBVwZctzCNBdHVsvBA3xJR+hdtko2kaYP
AL9wS+wNb56YAwNcIPMpewg0wQt41qnVpYxXJ6sjnCTJe2eOqseRAl5D+kG1UqXnr2GnzxQT2l39
iVr0zQCBUmiaVC6yIK77tdn9Ltwv6mYpi0tzts69Tif9X0AU9jEM66OD40LENgP8pTMLi4Xx58Tq
KiTGq0ABmWdBPfPZiJI8X4rDsrHv1b1imgIaUp8V2tJhmRabWMj7iVLlF085m8Hi+qk2LS9fkcGM
A6PKk5ui9QsXc5tZl5VJ2UGWy2uNO6e3pXxGH1f66fpz8MftNnssvStMNV/4qovaDbtacxoTohZR
ZfbDXsxReD1kDHgDuD88DaYzYQPGRY2uSnXP2qkq26ebKB4Oj4lJradT1s3EFL7AEURhzTay18lh
1a2Y4a8B9oRaJ+FeKE0zTHhFk6tdtdgOSRoT1RMho/s5nDmvWeRDS3bVXfK3tsuWXkKg8ftfauwW
HpFfWxgzV9WNsLfRS3qCFqdL4kbBTuWc9NEfUEP7o7nn16tojOBHwxV+GD4v7R+YDQvzu+TLBoK1
96xoREB2AtOruyMk3wqBjsYhq7nnXZbmZZHwA0qCyha9dB80woHzy2U1L10ynUE/Xz7FCYmlsV6G
CGLx/nQ9PrKCVeB0xyFt+epVXlKmi7Kwi4ookGZrWeoVkkvLPfrY2P3Y/sfeTeFq8E4AaBo+O8HB
+npQWD5/66JMtEvyiJuZb6kRCb2t5yfReQMf8GzHqei+q15wEDPEg2kBOeQlnUMj5yJ8FTu4tBgs
zlqzsunzjeKpjPPN6s5bqiY8LrlUEdUPpswBpXIqW7iKdTtCNnR5ZzrPafziMOT4+nM6MTE10w0q
/pPIpnZYNZZtDD/+sjWFRvWxvz7WYTk0ghcf/7vnjLXtvGNvr1f4LOMXOE2aXZYajcWA9gKyKLPY
+otHCR5Q2EbTT32dWCfUr5EA29kp8Q7Zh2WwETEyGnKI0YT532BNF3eWQAPFoXsCPEvOdiZ1ZdfW
5Tj5SyP4FPens7Z3giy4tE5C9d0CPsiv9K2pP9gDV3nOBo7m0mxArLz+r7/cY2w5BGlm/DBr4uP/
ydG+5ca50DDxsDZ8bFc4DhNkFiBlu0dEg52mmDZ4mKs461VJ5wEbOnLMQDPH/2Ar3z5FH0m3aXVf
tLQqlzvdPMFMXCh6TZKu5xN9vJxECKk9jpAeFwJ3IFRWPuOqspDafJjWCqjGxmeZqwDNka9vxo/F
ktYEeWBolZvkzSmnuivketkXdYC4KphXaMrlZsTZREIiI6S1LTYiVu+TFnYhnHRLjTWTf5Id8Lwj
6FNIu9KgUYMcBQOnhghNLsU9Tuyq8/AvgP6dbc29cZjffK/3muLG8cFRHqjNnkH0RyIUpGwecsiN
zxNY4qnzRkBwYK5aRvCL0iXBaiOVRsDdq0kOXsNNGZpVSp1yyJbz+Lo4EB9+2tcufooa2Sul+QlD
jMJmc4Ecm/FKGvXaBbIv3jSN2Izyd1PTt3zMTnaHgGnYsIt9JWUXBG+PT24zApPRysbjWcfcHQt+
hKoclalHPb11xQi6THMFIM5ix4YNJNWQIb5uO9Vc3JAOgAe2Mqw2XlUlEV9h3eKO8FuOoeix3fmY
8k3ZzKIyldAd7IWTSt+lojS2snVXEDRtcJ11FpzCS3TQuAqn4xOihfd6PbSAMd1qwA6ruG/MwxVq
ieRZBOKCp07yYUcRMSA1KMqalbQIOb3rz7lVclBBSm+T0aMgTw/9Cij/haBRtCjhOjIe8adm9iRI
IS58SPEXD7HcFoL8QLa1pIPDoX2vY4rB0JKuZfyo6kZHsNhUc0x1uy0dvQdy1GD3res+xOoLULSE
xjQXa+ggSP3xoIvapAYZC+UG6G7mO3ujuGXv3KbBQl2qo6lXklFcmwnATw1z9VyhTkNGnknCA43K
grzHNGDet8h4SQDcknEKe3u4lJbpepeQTqe7/Ho372wvvxYus8NHcRqi1TTOQDqMBYfYKJkSn9XN
OV/cG12KOqo3W6j5yCp3Jp8WdUUgOvX6kQBbFOQMqx4/jaYsC4KTF1Z9XFFWMCLiuw8s8YUWl4VA
U1XgeNjHC6lsBbUO2kYx/C46ndWH4Xm1e4iTsEXRSXpFgYbtpS0/eNPgKytm64M8rLLIH0NUYxAa
n6cJRwLM3hTprT6MYXMH4QC2aDUv3zKQIZ7F3FRHJEu1vvzVyEyBramVNqkBzlfLy+uCZLKGopNB
mqw4/0Pru9pQWDZR6H+ut1ZG+Cf2W+Rdqb/t/YRflI0ZiZy38m3C5O5ceHRO66lLtyW/er5OJ9Wx
JQKJiWvTWlIkljws72x7/T1as08g7GYZxj10Y85SnE4KjL0BjUoWSSLdcz9/ueEIO0zduhzV57ks
2CP7szD/0AZD2RuM/emQNG6kZSAkyyoh3njLm7M2Oql4u8gag4dl0Ny8Syst7h9i9wRej4+hvakg
MoMg8jqRR5hiD+H6EHvCmgAfaA1Ieu2I/L6cB14AGjpABG0qQS44SLXbw1uDRimbF+EtmFZEC/Qo
l9QALRbVOi6pg9ap1Os0gxY6Nb8ODJbQpdPEp1vqYlinHRUpE4pweJ+asEgIekKONI34sJQdw11z
ILaW61DSwgibeemf6L8nF3DAzfCbx6p+Mx0Dn/obw2X+PBAcnesZSjCPVDWi1GxjJqDn9MeMyx3Q
YnzrRUirNNHDNOD27eA19ehuBPiPgE2B4iRG4X8VBifVjZGr/Ow4dJ/mCBQFiydT/3bfYKQhiR1z
q93bo1mkU/+bYi88JR05aFbYuEhJqYwXk+rbzobdfxFODpeL/C2sWWf2r6ut+F++LCAd1dYen5lb
YhNLLXoP9dSe+AGEJLHfUYBrL0oavp2qSaIz35NGUDY3tewt/OSZwTw8ehg+l9uiuyHfxFLOkPP1
ofzzXDaur3LmJREi9SzwnbFnEheQK4stetYfk5mAbeJbe5AiStP46kbhmvGuHmPt96fj9nBwjXPW
xJxI+BCFhnEjbTg7iyEV0Hn9TdbzeIvmHUXac6WZODBANqys8Z+8YzFVvFBU1PINlV2YHltxR49u
+Cbg0lVhsTiJ+daCvpBk31GkTDbpvbD4O5/bmPy9gNCo337ajlsl3yXqQuR+a4hrEi/uB2GHKPNu
sBRYWAfXpf51Ih9DtbK/Og2gpbddhAADkAVWN1gyEY2lB57cUrNx6gq5hA8vr/GuszwnsMhTNcEY
q4ickwDOj5UitnuxK41lfAU77pgKr7dq6X61xkOhnKI+j2iqsrRimOHqfOLQ+5ZmMW5d6X5HqKhP
GJcZs1OjfUmMCbrf+n7uDBeTQYkJO/oFtiFIvvvbmk+f+kJPZAoqIDm9q87rSWnDXsK1T+JRzW+R
7N3P3XTLez2b1I5q3kvuAjwf/Vz+cvW65upALfSJN7jpc9mvhhF3P1ajq3cNR1PnyQlOIei8yXfi
ORUMNRrZDs4NPCX9BFHTcJHhmDksfVzErmy3IrJgWuIlaaf8fPXfNJSgYsjXdbGgOweq+YIxND3a
O/ZxbhTSdO7QIwSu7sXUBZZaNkijp8BMWIIrfdgmIRdRjOSxsByYEjagfw7cmyFDgiABtSa1/Mt0
toiXBHbVEBZvjrFLjE+GtUZR0KN2MSrdxBkWlBKsRdAqmxj0l1m6Xi4X83GuCxrEj3p7YUT0WuPv
7dP6Fond0KmhupuCa+nDBVfZB8Z9ged57Q6dgg9H2dRn4Ig/X/mcVKHmxg9T3KnALMPTNYy0g7qs
Hb6J+9IaHYiRVjJxnsvr+8qpRBsRdYa1hhBDT5/BZulchOxYEzG41YIUnIgT2enKESBSW4k/9Skb
Scs/C3Wj40OOJopb2+yXpjKawnlm8O39aUkzN077PKXzTPow1uDiuYF7l4Xg+HvF55G/L8FKr3yl
H7xHzHs6aBOX9F+eS7waobw6bpeuc7aMT67hfRIK+uhbaInVIv8lEaDur/f1JKPBy9rU+811YaQZ
1r/A+IbQTfcOQi2C7LOkvBr+RF3QUy5F6y8Y8jkSTOmgeJKOWP3n0vnOMhe9t48l9MFf+SOHPAzg
0R8RPS80WTISdIE1Gk415IdTE1SUmQGTDB9Wyge2YdcpAP4otTCQ9KNh8+efVUyA6EVVbEI8WMe0
C9UFjnSyzsaBbDS00id6ZSoroP50Dob4CqMWpUCmftgX1c/kBvF+Zg/jFb8kg6x4JKAoiMHvtceb
Dy2Mgm0oE51NYZ7/Kd+3wLA8w9b0ApTLjJvkSEzwkNa6JCZIf94NeHLPb6AtXRWgRUsZTnt8v8kP
mnuUqmV0pmL1lF5TFv1p4XdDW5j7g8nRyhWkUP4Oxpi385rDdq1ddu5u/0l5ApCO5xJpDh35RSzd
nLu0o19rE28iZNGR/5WLcrmXMNivGQPVBxkShNpUu2XtiSaH2A1VjGDomKXlIgwaDIYvlSUZLlaw
+ezNwyNxIkSZZFkTtPZWLVcnvUm7fKTHvExKxrf0AAfjhSS75bUIApRhlRHlRPNMPxDtNvhU9qRI
lvi/UAc1yhW+ZDylFtE5908irFbFI3E+UFj4a9guM0bwJ4zLngg55913KNHLNq5rTmrAbtq0qSRY
KcG7VcNn6tFzGewpj7w7IgAGAHk3Jz1CP1HJI7oJjqTLSXICzybojonApCfVKr42I6hNaLGw/zY2
6HON8EC6joa2meTVtMXRIyq3vBizbr8GUuJJLztIdfOnrGSYl1xHxM3cowv2IXzwOHldJICTuKHw
NPxf2ghsLswKbzu5VxraCNs8WwPJXZ84CcPWK+JBtg+paiJwLrOAEq1CphknpTkrQUa/HPL4Z6T1
3nblEpYZ//Se+rF3HNpqMsNVPrFBeuzAeAnLSpthHGOwg4DLXgp+O84SqzGNA6QxuowaWJjgBTHA
QyxFE+KOIF4GSBbzoMuyG5RGWeEGw8G86MdinQ7PRI46zZ2/5LBGT1wdRkx9GBCV5aPEv9YYPFZY
p9rusahHPJ9wuGbc3M4K0ku6oJrdk49Q3P+uJH+K7RU77J4LoxhT11CsohI4ijKUCSQufVysiaUX
byq8+5bpGDNtU55mZMNJ2tAbuemoFqrCVOvgetrPdFI96NQw8d/v5DuTwIpb0e7+TQdvifM37HFj
F7nMe3bsf1a2HBQrpRfJxZjYAH/eN9GK28yuUhafYTsLLkoZ5IMfWwQl02siIer42iEU1Bkgucj3
zCmhNrDEy2SvwE6vkJNBcZJyly23+qN+CAOEAGuHIfoXH1sVbaA2wuCoRD1n0GB4iFvTjZGAlPNw
9GiFYkUnKZUtr/IqCSwzjH4SnoYkc+RqZAyvdYd767TDluJcuHPRKmtzHhvZUD1rtckFHCZ4LzGg
RMz8LGHxKmI4fUdT/gHtEc5jV40lakZGt41jE0bwbAu31bQDmK1lkYUBTxUO/0goQ1TAH+fo2kN0
2WTb9hSQGavXmIQV1cBlOJDUELIZFoDSeBXU/iahBiEZpWdVq+ZAjcuJfBIzFCV/rQ4aYLgRCAli
nX50HkApMJYT8kIxZIgp3MtK8lkhZcKweyGpNct7Ud98imR5t0GlFw6AfX/uvfcVNcH4MmxcsD2F
K8ZsdYqBzM2Ux2BJ6BxGnOJ+okzWBG7SAltS9zlVxPbqz2Da71zSnWGqlwcdl/7NghSejVKXxmnU
Rr3rbOFRaGosflQXHwCuMDCpFFxrM8KsUOdtlLaudNI4hj5RSQjVL3/8rDFU9qWsGV/RzCvbnIDj
RLm5wqaf0lw9JIE9C4xt+nCHrFDIzex2OWAH9qyw1nmqDLoUhnQlq7aSiCLJ40074STbD5CKTkNU
+G4if/ol/LAX7lOfnnXoQuQan0ws3heILbUozc7eTbCqUyF4/ZmI9taH6wlEHZvT1HAwZHBZpx1H
wSSwgTfyrcQCvGoJVQMdXBzPq53+h78Y/4oPMukhghvKAe7OwrXLsxaDEYgi2O5n5nStLxPSalLs
OMpPgdhGM5RTcApxuLbeWP+Pnmtm86ez65wfQl9WZoVphRqsCaoo8vf6gjfJiX5bhUJQJzsmOhit
Flu81RRCWR/ZitXNsHCBCd+zXzvHY+VjW2aK6o0MXl0upPUSQ9n1YfjtecqbOanrVCtzcMMLCMpd
KtEp7WYA1UpetANp+OJIc4pVMRqljNGyTkqjB180fWy5Wz6Jvj7dzY7+qLqRVUdjmTI3OpBpABvT
QcoVRelmk4lotuNy41rFNQZDXBoXRYb2kuI/09DxdtkhOWzpJVrAjdu35NVsKdbD8ocP+QzTDEa+
UmezD7TODAy6q07tOsOf7cF3UHexCElGGNh3A8hkOElHCrDbhrGNFQrdwlJRqE4ksYOvW1c5srij
uDMoV34nVfiCnlcJeSs1cd9NLfkSMmWQ3cgzjRh0FAiU9zQrmy2aJTTgLlzE1micCESgPWjLDW5a
PSbnaX4NTaI2Lf1NV1pmHSu7GzBAiG1mAecu2ZS7+jc8UW5+ANBXniTbWUH66VwpZX96MTxee1SZ
wKW3Gbn5npOdXCfOHAlON0AtwiSUjrLYjsXnFD7/WqBp+V5CHr3B9NVUMlPFDms95Rvvmnh3YrSh
QlwyJxP0JcVPvRLbo4/Rl5S2jBj4RbSBJcp+Fy+UWDpGmFQOMVeQw5svT7ACfxE8AyKYtDbgHFoR
VRmYommKAcBuZCu2UF9FMenPS86L35WjcpKK4PTpMZARz+H4vmc63mVqZCsxUoWT7C3YBVUIPoMy
8owU7A80A6fLPw3NsWqekE+S8NYklq2dxEgwj2Usz7Yq149nALVgZ7L8Ea9SkzgWW5nKO/VC5pcX
+VvrNByBbGTFnjoU4uAh5BxhUwvgyOsidCgDRoXn5giV+5QSYzKXZoMA4HDzZeFdqpYXKDy4aNps
9hGNdg3Oo11cFZ/oPJuE7VLVIUSBtsrnWVmvsYGUhB3kVEjy2vaCsSrj2ujSZGG+Tsq6Beyq+Fr7
xnunWJtIAmMQVqzNtKH4oLLw2vZn5nOqH2ghQIrBWa9so0JgMqWKAYb0hIEUAWR6vR3pOSvPc+gq
TSYF6XQ0AbYdn5DGgzT/kXgaPoEilyWTJ3zW61HrvAgjIji9H8U8IWtFTX+M7n5mz1HP3zHkAk9m
vHx5JMeT3ArgI1QsQKjVg6Xzq1WplmEWBc6jtMrGWkOUeFuN8JGSgE8U7yHhJgoycl9LYJ8IMu9Z
EsmGw7DkafsW1BIXW07GhEF1BBnJxbgSe8IM45NEncag0wZl6DEuIAE7xm+8PM8pIcei+9+BfRIs
iLu1N8LXj0aPAOyvMk+gee18dLrv6nTRdD+t1EMtw9F165yz85fMAnLqeppDAw1vFKdos+ZaaIkz
+2Ns8Diy1c4wppb+v7YG7mMBIM8BRcNWiGnigZCwaRo/ew9RJvcmJmG2vB9v2YGgTZEzhuQPisiz
VY/3Hcg8ardcWzYzs09eyR3vr6o9goN6WHlBsHQzfHzSu+UvzvexPUpAAmzKFKociVbaT18cn8Ak
/15MNHN7iNDcg7J+CClKTLG6OcmCxbBowbwCN1/TVrL1+7PodnGKrpChnPa78AcE5KbeHw16z0Wt
JjY+jqCdG4gsOR3R+SodShdrVhDgNQO0Hfa8h7rWnDTzIFS9+ixNMBPCgfKjvmUB+oVGGe57g93s
9wNqqHIhE/gZGALJ5oz1o9NCASEEuTrIF/XyrJ0GrbkCYPe5cPieQi1np2WoCzrf8uH0Xf0bqge9
b88DdenWKNIZFcCxn6DULPf8cqefe8IKOodP1JjHUcOomnIRmsGNWJNP8PNfnrPKJ+S/vSjWlqHb
pjOEabfOauZjBpSjZ6Z1yRQ79WEgs4YaG5MV9g9xAYG3IZ3pLh3vIFsQP/GfJauxhAH847tCq7A9
IfFWrYXphbpG5jB/8ar9yS2lXL7JrBafmEdZjDN5IbDaVAPWCIwkikbXf3LJHXZpf/klaifzobEb
OeEQnHJFQhHNgkres8LMCTmUiAzQSd07yjkbM9ZYn2qTNrxTAttpFXAQqNpz/yFiY75uL+Nwev6L
widB3D+a8JrtJkrg2sdOuu8Vhj97YuELmZb0c3ycZvFvATa0Wcxj3OQLaLwD3bnsPay48I5MVp43
P7YbQzsby1hXOFHk0T1cT1phF9fX8fZQyU+8GkgsDvAtVKmSQq59F6JNnB4+2JooLgj+cBhGPhRC
atHIt6Gz+S5ZuilZ0wzgrt1x/PNGwht0L3yoXHu8N9gCgiXBJdrcwASfgOneDwTHyMUKew3sLtAj
2pIjIn8AqU6x3gx6e5PSfhZWP1d7UHpYmC7ik2J8bOuvwLuJ60cwgP769PthPPAaJkTGgxRC1tEa
SE12JnY1b8Q9UjlCdnLHrvoHYP2HCTdYUblD8a3mKSSEjH6lzlcQqckhnQACFMZ9GCjgy6q43Idv
AOH/aFocbEBHKBzXGx+s7Mhj3CAg1ywrBrDW46L2C+gx8j+GDdRyqfdkFDqeYKhinyI8p47+qFcv
kHl3Db8OXwTtQCCv6QGmZmZ9IpHWMjsw9uVHzgeMLLwI5RjftIY6y0iIWy9Qe+nZWNEJFHEYA8j4
jeEFjxmq1y33B9CmgXpNnowOoA8wqJkDNKzHaFhwscju8ZAmwb/ZF07VUDpPyuvoDiu9F//6BuQ4
zdzAtwHEca0Y8OiU3bxMKRL7JA+A2vC0FFUb+yMJ0nbmoxKY6wmI2OJt/hD5OgvWFSl5nA86pEnk
55M62eZWOTLfghSKmT1A8ND1vfdn8gZ+JhVG2NfZtIVZeII23QBMqSmAxe7nER2jpyOz6x6Eg5lN
xVC2ksflf1/9XTHjFACH5EuXd9/WjOHZqCsBW5feF8MPbDaUCccskjaMDSqZg5kU1GC42uyv/q5W
EI3CTuQRiZLhVcYpbQjju5JfYsN4KJEfGwyoInizAbj5C+snf2WQTYKejzZnEtGyJNirrVz7+Sx0
ab2PpezCPhhW32/P5FBH/DQ4RujOnAbMWjwoYUhpSpj5FCRBCkorAT8MTXwltS0KY7zt2+bn9Mer
ifPv91jPJBou//YIj/ug/Udtnl4a3nI0468dJVSMp8NqWLFWR+aASIEAlptkarAHqCz4Yt1kMxIK
WUR7L8src0g9q8fqkaVhR5VNobErsuxfqApPdCh1ffsa/+JBaKOzub3NwdNKMpPE8MYehHTbTSzd
dTZK1l8iSCpwiVvfooNsgPFBF3wgu5FEyJE5F/Qy4DNu89NeEXf+nRPvVS1bPnUzLf5hf9pauiDl
/1MrhUMGYczTcuApDinjYTAnz6BskFzCBvF5QmFbwlENWlSAO0NtAPKfw/DyeBwzP1NixM0T4ukb
EMwudX3+6qo6QGyHHvpAPHMQ2GqFmh+Riktj7PUfvRr6idPCwqYk8JqDrWEJUTfrlwGswKsrpQF/
75rByieoMZDbPXd9lJs3A+tbuqA8g14e6NGDI66pdi4dTjapCDbrvFXXXXT5ccBqvN0G7v+LfEw4
q/oNqirB1AQQKpZwd0m8iysfGY86O7UpkFi+Be1ie5yKvY9PFKcXNS47M5DUXaJVZargoodvbL0C
XPkTyc7eWpxpg/NMQZjjhvE0uuzEdg6pH478eji9tlPYD28r5JntOCxfHXgaVuFxIuY74tCGhwwo
DGn6aQMb5wLL49ydu1lok+ynUAOsdHKF4/QOkiCXfX1b5Sf6019kEJjzXHh0MqOt29DBmugZ3e5x
rUknzGPaI+tC1vN2DePhTfCgameci/CEd4Wl8YirU93/rZvTbphAZNRJO5GqMHBM8dmnIoBZqJfQ
6YwEqNt9e/uy2Y7zRHvaf7R3ORzrUw3ZRNTgW9tXqpTDT1pKpik+X2pqN2L4FWoeboF3OqHmWr9e
2K+dgSxkhNSpP9QpVh6t0G4oJXA3vVMsWkbpIyXzcl9X1TYDnFGaPXtTmLfA26z16OaIsdOeTu+0
UAfoVlx8SoIiyoiCt2Ejutwd+bUqx7EYoLKhh15bhSZ1W1vs7EpehX0DqZFSqkh50mQMMrglHz7r
sesQxuolnj+OS30axg8nILVpVwRJPdAL1TgCgLvTc7dAi5ajbpc6M1f/j0rBfNkpIfl1T5kgGZGK
MsDfgZY+HuAGN0refzBVGo7d7P8C36xowLik36vTNloBcI0+wrRyCMsFUlTyKoB8sVJMNXJerCgg
P/CNzJBIIRN1TYio59Gpwa1ZgoMtSNS1nprLSJy4jK3wL49uVRvspt09bMI2SvNumZG6aLKo4arp
Pd2DmPnWd0DcWw/Tp7q5rVE+fPnAcGndOmhuCaltS8jMC0tBwUDATqyoK6OE+ihuiweHSW5N97+2
pmrJtOAs9pQo4Oky56zsR3CHFTtez5iDA4TWZVFcgx/7LN+3bqoeig4b/Z9Px5/+6EM02goo0jlL
dEDnLwuRCV2f50vz17EZiHBImqkCI3xRdPqwehiLa59iUe7iCKvhvYwqQ+vzG/N/4thuePMT9cHs
qJaP+wFLcRVNt9eOE4P6+N8RsjjSpjob2xd+nIn/JFhzuXzLJwkFwshjhyfBrmta8Dj5AGZtinQ1
gnOxgyryYYM/scoSjXjehA5SpCyL7vTssHDTGce1/b/B5QSmlFB1svgrqXr/Do4rLe4MRM0FVU8R
v6BWihl6ajz5k+zUObt+amNaYmeYw+XL9qMkyIZ6K2xFwtfQqQSE2EeWVHGNvoswUh8rXTkryknO
wgOovPxN2nrm6MOSlUKImyFXouQWOQC5hngXLfAhJs4S9lmc6Yrq/6ugFyuPtNWpE6v5YuuFgIqt
2WOeXRB3SpY80Heslp4J3vZQP0grRLB8Kns1S9qp5BbBqxugyxVTJc1UUbAHfoT7gwIJWcaSpKFS
pit5cPMM8OYJ3ZrqMFk8XGGjegJ+xHjF7+gV2rm6FJl+Wd7369ukiqAEUAV0+9LTsMPDFhGu/2FA
YYGmTAK1xB/QskLPKqRjo0oxafqEQfp2YqOvTJILeGdSLGlTnSGHOtcBaBF5CkMKASX9H+1zsPv+
bT8Mgif6my9m19pUtLHEAMKozVq8Q/XdbCWZRN+kPpCUjWLQjBL1SiprKpW8TcLYedt7uhsj0mP3
ckqOBqR4JeOEIaj4XphAaJwJ+rLkHAZa244MnHr2REgkkTbt8XpGOU20c3CTGcBiQpIboPNKCZDF
8aqbq1vo9kmQCu7fNVrywikZd+qPSxZzoHILVrGAt50wLyrzHFMLltK4cQQon2zDlZ25SCWrsvZu
uIpd4Km5sX2Alzp1qjvnnSXsZI5kDpNt3dfRqXuLLlZFADu6VEa9GC/OOiqK4l+eclvaMdcCZfr/
fGmImVc8VSYSKJE/gPJ+E5YMfCwgNBO9qf6NgRfsXq5qZSxdHHlAS+OfuAxnFDeuW+V/XMdb45D3
Fluzha0tegP5Vw8Zutv3uJVWr6oXdpSKXUQPLk+MYmTy4b2h25q+AI7Hs0gWicU0Mw8MhhWhJ4A1
LRj3EhuHIs+UaY+qLiuqRu12XwE+MSzEf/uwNiX7l7gv1558WO42HberDmMblzMm8z/TJn/qcvDD
il5pi17fDycS/jKLsweJwEmqYUEhhi1DKBhia54Pu5XGQVMzOGyMhAfHaIPIjZDNI0vBKcSfnMOS
J17izqnUbEJZ9GqX0cNAwsUfKl/TAEkvg5Fi2ckIQ7OFw15U03bhwZAMSpkUQIgcLEEOrmM4hFgw
8Df8b1zORVAeXGApKvZDp6C6qHKo5QnYFjZ1BstEx5bWbmSs7GBdC/u5PPmx0JPXlhg9Uz33aFUT
x58yJ7K5Qp0AzLbOf+O2EJ1AtzORW4HXirCBA9d1VH7KE6TiWTGNCTdIenFbMOWAFvOxXcYvCXYZ
K9JqS8T2go9QGdWUKA7MYI7vw7UnmoW4KRv/iWNprm7AbFaW2kcy1C/fN5mVwbkbsUh3sIA6r5AW
Zr3W208IAzbkZywCLKTnF9EE4SnRcb6475B8+EI4RGSoKafa5m5K66tz3OcCZlxMw9pKorcGMLZ8
A6YNQrSVx37XaaB2ePEJe1yf0s3PWBMx2uFSbDEm/9+J3U60EGMilP9F9tw7SAlIZa7d+Ms5QkXw
tH5iSqtp9/0xiEQY/568jPSh/URg2H92tvmKYUxOrB9Gua7K75wfO1pUnLbIKxEYC047udF3WEZy
lD8iQ1vYpjtaO8hvOug324/QCqcase5D7vmtKwBzynlW4aQWzuNcgjWoViDLZ7krPmigvDf2LS3l
RIecQYzZlFc4PY2Qk7sT3AEdj90sVSxdxQfxEsKWNYIpt2WQUYcyrocoTAVTPzSApX5n6hq4UJtg
8+Pa+vWnH/In4PH46VEwjnrZoTvhAtUOXvnl4cGoXTZaKgLVz/UVre4zmarF0kFneTf4pm0sPv6Q
Lqb0S0tOCMphG3QF4M3kdeZ9IXXhG75MOvLa6Y727V4ch45y7P6JDS7ZBhCEsuGyoqwriGxY86rL
K/VUCLByyroMGjtFi+xN/TJe/ecX8UpfeG4Y4H/FfCSK52jyrDvqG8rVLEusnT11yMpYYjRYZav+
Tb1ulTgjulDDy3FCKIOeQijIaG0sBpUoC1Ps/Ps7LUHFxR6jypvq4Hzt9c1M4rJNrub5PIn/k8KO
jnbc2ajuMdVgns6N+yEe8wgkZU0OzGa2Kgb36ammm3Jbgg6PG+I7kfN4URMJeiMQ1y++m3aebkR3
QQyFifRbBp9B8P5ZhSIqSKn2B+gpLzBSsqY4OMEkYa9v8LmX6y2fEPjyv4F9FbZ6VPRtmy31Zi8Y
boNi//C3gb2Q0lLe1Fw1fGRmn/9U5iQlaWXEFApiRMVOJOR6w6OYkmFBWgjkMVKeXFlDeyaNLmvt
KcLx/WGAlPVYN98/drNvw7Ge7NhyxBAW9xuLGjcIrAawwEyJkMSsSvilU8DJB/bBzWdipV8xM6S2
y5Pq4FmZBnqzuTMzpq3bTk2Q/eO78gtohmUoy2eBKTo6FSRVF/e2kUpqeQ6rN9Nz+D4HjGqwmwcK
L0wfANmtBcIHgEVqhwUoV3nBhx91RJmIsP+3B3UCgh534Wp3rVO/xkaac5OX/eQFwRhLnFUfHLDu
NB7UUaf96LAah3PH5/jOaOu7SMNhdyL77M9wmUsOaxaqZiXZG9zTtXDPkLIASozn6fCSlma/UUG2
8ViQ1x1pocAH6FK2H3KfKmmTB57l3QKiva0ULJlVBvUxt6+b6Bvi+MmNxPc8QQpDbhZj4wXFJVxj
3SM++9bMnK8OYv4WD+eTQVvNmF8kAAx/PGMSsCrcp+L/KcIiwodidjqwkJEWBMwuoJFMEpMHkv7B
lY/DSNO6lP0gikXte1BB5xw/U8B0m79GX3hAjKMy+y3VfMhuN5Ye2V1t+lQkrUbdYFP64MwLwzCZ
EYODqO0JXM/wvSgJdC5MFsVa9w50hYfvzn0qTnhtSViuInvETZKdpM2Xqh6fE60hB0ORraSj9+yN
/9oKRcPmxC2R45PXh/niMEsjclIrFE46U4RzB8TMmNuOiRIBUdP87PA1mfUr+PaDipkZEFkYroxQ
sdbWUI0wcZx3lNAbF4oNcGb5Z3aQP7kt7JYKgbfBysmPKFg9KNO/WRr/0t/Xm6AogKLCqKgI187R
/j6PpYrukxzI2t3Vsw7NvpOc/IVJuSCxtr9yeGLw4yPVSdG0wzDnNdeITYx1wJfFRAicMojEheLj
Ht4eo3AieFgJRhVBiIba6rtWLZiFWCPph1KTHp+eBAXYq740Kx9ufDKgbT4IoZpvAZX8lCEYZp5Z
8ay3WSIZNm2m567yABtIbqPyNGQgz5NmMF8KJ9+quubK2bXjQK46peejH77PlZwl5Yv0PD87De9v
ckU1DVHiGeBnQlpz+/QXrogytfB7wfd6bDE2Ek4I1oAYJDAuHO2hE93/b31LWZOUMUXwdQczJCZM
lSX3lzkC6z9k8gizYyCVA435qgYJt52zjyKSgWLLCsW0FTJQsHXCbN90maGtYB/XLWFcO7039vBZ
2eBPjwGIGRKu2Yeazo2PITcZnl8CDWsGXyVvXoNQPnaN+RQ0ApK1OVZY2tLTsl8gPdN5d56flOcM
V81+8Ipaotx4qJST7qWpEtbNo3dqSMtzK2PA/2co147jUe2Qw01M2XA7dZXalo7814A5jSRTRVc4
MbAhZmP7ZWp/3Hjt7qHjKHNdqWMt5cpKSVzpc7gOe8+KESt8pmc/1v9FOIHA89r9pO3qxvN5irEE
dOG2WissAYi/U617ibWGxYSevCfseHYMwQvBR4VZQSPTftdokqcA3Ta5l2KfJorY2rXUL+adq0x0
Wjh14DmT3zK/Bcr3XufWYoviV7oYS/6CIjgkaGHhs2hJBOiaE4djvmMLZ6qDheBnEnT2IE6g9FoW
KgJ6VS/JCFTy63RM4w/eAWuOD0+oypWW3Vqn46W1U3I644NKTaXdIIE1sPcTbzl9AUy6JPTky7mE
7YA2hpqTN1Fl5F+t/X0gMLE0W5mRpl84vqteiYRkpqC9+soBSqzEGvqFmgf8yRJPma4taDqp5/KX
PitB/Rh1yFCNQ5uaz5uGYtA+1nVTsyz12/1V/2qk4nEHhTLLsOZM+E3GTxqWIufTG2+R9iwBjJf7
yK+bcbyNkHt5AtDGTqnhv+4fMPmwCKahgQ/cnU8HcA9PYunoBuFuNuaXqAYM3B1edToL+gDrkEMW
Xh3/4Y9oa/Q3HE6mSGvgql9a7lTowFPWgdxC+1SCrDJMN3iKafgQhH2tZVFbQTtqZZ9Zo/j1PDyT
GsDCiBvasOIuuUcRBOw6NkhM0BpaXWek2HiFl1tYl5Mf5r/WfbER3hBwuBEI8LloJjTRdbBlSRpN
4cpQdFplWkwYvK1l4PjrVw0HaPHjxfXRRxnrn/gjIdYD8GgzgnCT1qA7cd57TzbZsKmXlqHDU7av
6yULnpIYuGFopuOkshAd/CAJzbMzlnDeC38gU5VRGFR5FQLznV9LvMTJ+emhCqbEvi5xBCwG4ohW
j6d13EwwaugsePXGqC+DUeYz0iz6UWuIp2qhtQTXO2livaRsoOnYTD8zJ/qKhauQc5WWBwjgWmpr
sR1by/pvz648/i3u41WL+b4XTVdBzfYFmLx4I8D4WA2BOV9B7IZxmIYCLwOujl8zq9GXt6rHzj+a
iLgm8pjOZhbqK7vhwiRbVfCuAZ+mbgiWmYMh/RzsHRe+Int/c4OG/V9KDz44m1Dr8TpxPbjJNbBl
xPER1+ijvgLoY23jwsqy5HAhjeYWjAPGV9KvRje6VxvccOatkTIG5s0Y3kN+XqCxhHdQD7+T70VB
CTZoRwFe8WLJqiMk5WxM9J1400ANFLaTimdk/ObzNdbyGhnRs1w4xkcxmbHlDKyI5OHckDtDiVC5
AuYNfuXWv76uD7r/JqCSdS6OySVzauWZs6yrE1mQnkgUcG6pGuUcy9ONisggOhHsVpZSoLcL+AWK
JgW+XcyKHxhL5f8UIk9/hHXgrL0g9L/nYmxuNngQHv3mxmuym5Mjvlwm+e6V8bsDRLuABXHNjmh4
X6JBEDdPCPmT7ZVnloEO7I7LYoh4NPXDQpEUEjWXfTicS1iX/AuP0owGVqVIlLXbk5mSoxIBDYt2
/JcjrbCsoXyzvuaH1rDr4GtTPYqwgITDS150hinbtCwXnJBmEQa3flmTS69BDH9+UuJkHXfTvNrN
IpM/XU1ub0O4R5VNHWBk76X/piNPiDCtqaA1sRiMi+YwMxvnq2alQuvEuRXNsliRFQ1YiDS5AOD+
yEKwRwDeqMicyZiiLwA0CQC3FiCufKFJsttOaOGIPh97lWEfR6cGJTBgtzj+wFC6F5HhxUDTHBsO
6WoMEb/kQ7yBrbPQ9wkFNQG2eKs6jZuwftQ4QHmBhmwHbUsr8Adw+8UA96PW1P2hj8737T9YOSc1
bzyFXGVpTph8ln+WC+UKyE+KevUioJasiPGBQEd/Q4ZfAoPbLaFelzM7/AbLnDWcIfkfwgHAR7GE
2DKUsXjeiWQloMu0mwDUB1o/zq/jPfLRJjnG6LDUp4homWEuv16jJiszg1NmOQqucd35yoPuJWAl
4VQMfOUhiRnsFWj7METYN8Ka01uc//2R6O70dA2JArLF5YTCwOk/0wnIoj/rBvpQUTdVzuAf2Lmj
VFRVcdjHwcuohzDXy5EcCpFW/mTBbj0rTYUJZea7aNkj+Fv8jvbvEAJfOPg58jlixTSQow0JdODN
tsmh9e2qg2sfyXaYbjqsIXxkU689IqlMpo96B7NA9cvzPVDQmU0TDijA3WWh8YYHE+BXz29MU3TQ
cWMa5lnauEAEDcNtHjUj7F+oSaW5dEXqEYTqSj4eisPdXg3nOHnv8gXUXjylOqBJuOACYbXXjJ8x
80xglHFeel0W6Gmos8+utyJITLPgOVCSZYxiDIN/R0pnrrfVSxbkfoQh34LtbVFnJPSilYHcXnxA
WLslcrcXc9J9qoJydHTFWR6tmUg6Ih2Huaq627IQfo8J4ohWM96sD2mBP4LZ8U1AWy+T8tmtBph5
OkggrW5CNtEc/ouge49NeemXgcWZAGooVehuJy/Y+znLWlWgujSGEyxNdmbqrCnxt/RSAOmhxArr
IOgtMJpgcqhlBip9e2lTw+sTcT1xcSqEbXD5eQ6ZiLvOyH6Pmd3Jz7PenqKB3DF4P5eEn7QTOMpT
20+lruo2vVWvZRXi6GvpY/cKsQr0ynYQQJsO4GOWIqTt6cubC7dezxDcdx5/PWLG/sMKSgqo8lN+
/YF7qJWJ6zRFH6dUzcyiUbPaIUuG0kc4eI/cWlAEgjnOl0gNslRFOPDvIvbjm/X0dSafkdknNGHL
oaufeYYAFvpOpwNC/vZrssKw4g6aZ/f1+dKbGSLdf8/dHktKMuZeMPUxE8CBTSjAvUrloXpx5VFb
VWsofFuV/z9veco8MUkfbn6g00dvCX/Y9Fe0wBEMUicRE0Wsbd1ezYmF2fJ+XLGolXnrKMvmIrkY
htNSvGeHawix2OeBALpK6IK/rHnr4ztQTpYAiGPH/8Kpf9NIs+EDiPL362TwNVA9Ugfl5pWRarpQ
+NP8RRuznVd54evccEVkFkqkRrNRXgTtoVKmf77Df8Rj7n9sR7IosgxKs+XP4dvqHag4ZDl8Vmiv
JLZSIjpm/CqiUTjyC2yfcdme5E+jvv39AGce9KxLA0h6mu7mURgdLCH58ovRaGK05Pcj5LKQyT1O
6rjkhGzkPBQGdd4UbxPG/zsi8dgI7eQuP7Tgf5YEPsxPmcw1snZmHE/QxDRxA7QKLYgC17ke+hbU
kKIbo2X95fCAbSIAk/IhKHEJTMYc/M2rMwljFFUW1pQ0Q3PeGzKqHka2ZUGgFEArbMhMIyEeQigZ
ImH7DsgivH/MlrcSJvLKFSHE3WgtVk/WgcOJJyoFNKJ43p9Bsg/xer3M1LbwPcXSSeHyGRDk8/tc
61fYorrW8qIPmWadB3xy5DU2VCfomkNaQ0bef08OkWfDLksgfXDwMwXTZkEQxCUlEcEwuzm6yi+w
Hf437dpjB8g4ZLMGAXBhnuT8CtvVnFJsp4T1E22QgRQ/1YnHXT0ddQnV9S4/d+0E2FT3B/U/ZeBx
DtMuCb3oVX41R1CNzn8fQgOxoFFqqLBD8Eey1Knnwc+P/5mNRT9QhtPOxZ8sPHOuB48g/ImBK2Vv
GgYH2rkY0URbJLLKhdpSd7HTQ3dTJi6XYnHESbZT+GYQbNWeVwUqe+QaASpp7BYySOUSPBMCTkhA
s5dIfG4xrQccPAv2evRQrDXWj/1dm07at31Kc6fpmAoDrZbkncKTJF/nRGDx/Cs4VJJG1pYy+zR7
teFO0TKMnidfGZi89wH17na4iLYKfA/xUJZXY0LecSxdDfk5OvYYPWXfaX5vQ57WV/2PgCMTZ2ju
OXPZoncWWYuNf0XyudItF2DiIY4zwm6aogP5oj1eTTspGRwdmQ9326NztYWKt8/J9tuIP5RN8vQm
z2tlSQp5XgYvyknk0WZKWxTkTVsN7ongN/iu13AME1UV6MDWYd2J7ctXzx4mnh64TJwIMwusa8i3
mn/xDx+hZ83QPREUOGdD/DmhKFtXn8een64dorU1HNvFaf5Lfaf4lAxWEUlqxrEcvjMzdqokyp+0
Qrh93cRB0QeYuiAz+dbbQg9bFOH0V3sS7vXiJ2C1bmzkVbyO9HBFCLQVcx6Z9/dmoi7HNXE6yeK3
t1kREmiUI5FxtCvXpMAcaWIgx+zF/YbrGUnEd5VsU1aCF9O+2tHpteKmFRdfxF3qhyl3BBarrtaJ
HByOIlUzJx5OUgmxeunuAB30fT3d4/2h3tEU7sodn1LgciJpZcVOhYCrJ0rJHaGWwVxgmgRvUcYz
ZjYd2rV/3+EE0pGW9UQbhMRLwNPH0hIN/9Jl30D1C1qoiKtAVbWsSKfjs0I0Xy5v49tP6P9coFLM
O11ZbWskTJ4D9JR/dGfutc/LeSF6aOrzYClbAKvHgbiKmNeM/6QEcxZsmU8VtZVa1OMcnmqfZ9S9
g2K50qpUemvBnXnd2oyZ+6Wn8cl1uf7ve91vrYsuBMwCTdJDTXE4bEgchxr3in6wBnlpa/AUmblG
i3jP/Lm2Hu693sgIN1BGuhm8W2Yl7VkSWce52dwX9Y3/7ElwGOx1DhMGfRcnp6mO4Vwvqxeg3bQE
WdxyDaVNS6c1kvltXqgSJZKXGGW5s5Yqehj0Pru4LxmKI0ygZ5pJ/V4QjBJL4C20/gexuw/LJfDC
agvQpnUjXE9I6aLhTfEOCZqZHKltB74myWMnNj0BqKyVQX0Ptz09r2R+CTj8uJg+Md5qlfiL3Vge
LqeVbCz2qvJQPEKQKhlB+0Jb6l7pr4W7cdmzE/sJx0sW44FpoE3E8bpdYFAHpJ/Skz6jbrzGXwmR
tQSmmwNZ66RI7feN+9FL3tWp9o7/++ME+OB3ivLGD8jA9NMMw2gpTUj5+76cJU/OgyLKLvM/vCj5
g9heGF3H4ajlCReKIQ5SOPFvmdF6jTGSBiPa2ckMpdD7ltniZ5Wsejl5d2PXOYTJacYAcCyHb3kS
ak9GxLbH6ef6b3cKssfrWJ1UGgFdNqGVQUsQVPt02nR5GVf+XauG4gamplKSUWI+hWlQbQK/CMnZ
x78v3yIFi9hzVpXPUfVvI1/PxsW51862hr54B7015uV8tjt+02l6dwK4R/rEVqefd1stPyqPoiks
7Wcr01TPtsxrOcaJmH1+iZrygdrV1AzxGRXG/sas7BTOij1wkUH1eLtMkxdxH3tzSFCrNiLcUgnt
3HRE/fj3PId0hz5YVWeQC0NwLytoACmrsQE3vsGG0dFGvuFG2vCcokOOgbTeKJw71M1UB8WNCziO
Lc9MQ7hbVjyv/fQyDf7PdGzQRVyFQrD34+0arKapOwDKsVmUfIpLQLOPz7drYW58ZMhjrIBEC2XU
2/WDdIiSfpX1/OZEp02wIa6vXBKFhxMO+Vs/8ryd365zJKUzJ3lHi9Mon4ZLIjl4PJUEEe1Yi2Tr
VUV6lxIvVnqE3tXUgSDb8OmE0xT6Esr2Jh0b5/lrFZjCFSd9erf0iEEnpNzYUzVD1YcJXvuwoofV
8d75SvvgEVxbtVDJ97hsQDlvi68QCQBHbnnEaxwC1xhD1sYBRPx2Xf6Xl7We3qNz2wabewuvxwcH
B60qJf2fhAEbPmW5JtjtH644OBWCwrVrC5OCGVy6pV07GqzIDDroCIJQmvEA7yNZpvsEuSP1JarG
tHGYGzhrDuGry8ysWBUdhb09SVRL8o5WddUuNs60RXyyIxtQdNny4PRaEeJwml7ajDM1dcCXxF3w
o6fb6dji+WiM2vq1rcZc8OS5VSN7i+njQ52l1hc1t17Z2Fl9uJRpeQHS6so/vZVO8wYgMI9YcqxY
yT/T3Ruc5zKwaCGe8XJEwiSmJHrBRfOQnqs0TkKihTO+88goj+0U4bpB5zaOnpltUL06J9FQiiYp
suu0W5JaXdMnyAgRadt6EamCrCEsR5fc/IIUE0TNNRCdN9EmPpmKuQdXITxUP56uJ2ShTXYUgNpE
yB5kzU28thKrOoJXjTCSib1EdJJ9SQ4xb6bFFWSyFvn8daWK3GbYRtlBs9VE/bJ1UBkqce6mvLlu
9GOwTHa4p6Hs6OVDbVe6VNHB6ts/GvU1T8w3KziRR//NxmxkZElH4Q4aqTrPlCxHOjgaj5hCu8zl
npsmuEl43PXxESIIrn6efvxKTLGYe/vdOy8LBh68//XxrwXMQQkM/j5U/HmUVSaeLck9IqNXnP90
OakXFHcTyccqDdtl4Emxf4o+A/Jfo7WeKl0e7L746LVLJ1GT0+XTqcG1VP5FRPl62fBnnuvfHuep
UzJ2zj3PB6tEPzQN4jpeq5TP4V1pPgssOGQteYkog1+mPZSS0GA2KkFCDlpyYj5WKeI5IqGn4dQY
O/J3sEl+SNntqESsxOUgW+2QlW0VTRYeg8KFeySJ4PNQMoyN7OwTtxsXgI04m/NmQZMsQmHwqB9Z
0nClCmjlSWn+vBurZ3/6MG18MJHd8dK2bkqzFIbrOZRvPBkErvClNRfmKZCEyWxVtRhOsq9w/hPU
zM3fZax7ZEhKcvw57GDXVEAD7seSCFQHpb6usunR3dR4gfiiYF10T1FutdovO0P8q5v2dNIN2M/c
TtmXveh/z85j3DREGR6hr9TO84wBUwRV7A+Hrry/FfMzs9g7+ao40wNBgG/oHIZ4JJctfVh/UU7H
zAS8s8y5dIh/4wBEp7c5HfE3aPb4gtJvNVY+11p6BG5oabe9NzBsYcRJZYmXDeCtTehgM5OmSjL7
yGEzF7TSUR7hPjknBvD9U6dxX58z6dqdTCDC2M0ikdcBhjb/rD8r4uEqqNkWs8V5r5Mm+XY0naJF
qPQDDeIRA71vvzNCLzgrPu6RMBUx4ymS8TqxuwpNnbtdtDA/jsV2zB2uqswQMUXUS5G6AaDt3eHi
+T7L/UiR3abFRyB5BFhrrvSxPQhuzoTezExkgnuFRFt8d290OgE/isLCdDhBRZibwAbu7rtNxTmB
/XWehkXzd3Dq/OJHtsH4oSHUXQbOfhrdVaxtOO6OxtZvEDFbX2evqXGnUG3k0GB9WvkuKGdTHB5h
vFo2JnwDPDlDIKo2dZYkMTlmx3SUDkXbrhTedlkIwU1IOSQV7OuJSQ0GD0fHX0S/uVfkmdPBLx4c
83h/RihJlRA6NyqxcTqAxERALalj1w05RIXw3BoZgyQs5lXyfY592BhjXBpfqoMrZ2ZgDxaJoFaJ
vmFlnb8rd4+GnZ11tr1xfEwa+f/g3RiBwGKgF54ssKct5CA/ZMvsny4nnCfRMKZxZ9wDybUUARZ8
b/dNc3eGgvAIWVffYv/L6XtJQ4Sj5nmOubiAq+TaYifNhH5f+SysN4Gie1YzHLfkTyf4FGyUZlO1
bMhDOR66IItdluSabNXzV2mzdAgG2zQegF3KWdFilvk/BlXT2ciio3mJqnNXj+CRndflUmRvPuBK
nfQGgcnlZa+Fj+qUzqkikWlbphDCRIYBs2emd3X/CpOvRI19Xv/quVj6A09UmjQSCDxDhwGzdFJr
wltqQxHxy2y4erQpV/31jMyz8CZunPNYO9Ve3HPDrnrHAkNFMYUjUHGUkcjIZUjqnFX8ymv2YKvv
szRoJpRXFVIg3yHMVO3QJUE7jlT6rVLzGKA+0LQZbT5UtRP28rIW1GaIvvEGo1plgzn2Xe3M4nlp
er6yCe3VSUBEzk/jNWSO2/5/JXNldFpN6y6Ho31zx4SEYVyjXcqYTHqo1e8rEl5Y+roRpqc1CRBY
Vib3OOmk2YUhMUXKXFAjc8CVJpnWJP3+W+U36rfAeE+Q64gf56ldqCdqpUUIw80Gf2TJMw7qzhyC
FeX1jU+XVrzu8aaYLkSffDXK306pdoSmw1nhI4OhHg8Xlj1wtVSo/nh76SJDlENCcQkHaBuFVDG0
GXhG3IuQikP7gSHcat4D+pIyTiD5/52OdePs68wB9qyvaG3zcTCI6IjhyLfvwDTKNMbJZGAcF6Wq
r64+j/lDN/rpSoXUR6/vrbUUVu7uujnt/12r8ax9Xzlcil4yLfV+0QhEK+S7LvyxDSYShtZm0j0l
He9dhmWax5ErpgyvWnOE85h1vh7thdOPQeYd2LuoDpMc1TxVQ3wZPypNvPr6M20QpdHHIXCe+x2r
ycq19ewd9I16XNjn8xSVAXMHf5UmdNd5iyiI0jkgwP4tRNUpL6XEYb0pAdPmfnhfbl8idr5I8Cu9
fwpxWSRnbPtekLfVh4TBs+SlqXHr1QW0SxvWw3I/APp1aQ+sMc/AdwfgI6rVm0LEGuYSLPQYGgcJ
kl84SovYYFiP0Nr4tx/zCFpBv2xtYcWfEXgzKkkI9LfjuLIxBk6MnHxpkdoSIdZKDuhmKd/LPSlx
JkTqiQd0KAvpu5ivMy9Zec3MqRSZVOsSN/yhYBD6bQYGZTAwRIELppEEsp6g/i3RJVsyr+Z90e0n
pH5OdUYFtSyH07Xe5QF1qe6WiZnwwYk3xt4rcrUHVFBxw0hBvV7Avy4d9EQsW5kXlFV1dDB0C2LD
VSeA4FNBm3dcB1R1Zu5KgxbSKO8xguKyUpyhGxNH5GqfE9qcg8vSu9FHP+4RRTM02LBQqaf2QKb9
UlcgGHOy5q71tKT4a2lk+Y+0U63ASs58ZsJ74Q298FewqEKoqocyROo5qdeqh9A6HsOjYMOzU0rM
4qVcwkgsaCTvYNryJOn9Pyqb098ggcTgglGLaNhon6q+Im6ofsDeEk93V2AlyF6UKQyGrLMxQL7O
S5etyE0wOU+rFZvKqEPIr5xtNUAkS/+Ks97N/CT6tVcHsK+ubegdwKsIfsai3SI2HR+JOR+ot3bn
Os7ACYPLtu36ayVDMklnvvUS5+dNWIJsn5OIZZDXeZfnHzB31ppp6kj8lzNO8j2yo3fGtr2raxdd
q00tyCqvUn/9lYZN9mhCBtXL1YbjfSyjOJhwMkXN9qE6cUpSbx48leABT4EguA5pLzk1P1wewSH1
zk/edymFkKiqwnfB/rWDX9J1pz7UeTQQZfPt1CsKfn+GFTErpVecJJNRUv8GT/1RcSysUzM97N4j
rael7aCf2iqDHGgYjeE6xAnMlKFILRxhh4PYVcz/v5vob0O/2ue9XXUqQ2eBVdlyEtIE+QVHt5Kk
0uufdRo4HiE6ss/oIe8OTUC4VRRjPJmie/T9TWRBXtmxAuGTw8qOz5H7769IyPTdgYfOMZzK/aOg
MDsGPh/KmB3oK3S127qElIBJg/PVTDmQXhDH5spkNc9tQlVRQ3QPHr2eM87Qy9/0xCuO2z6PZW0s
flrq26xHKlD95nxZc9i1/D9xKjmY3L1NW5u4tqEwNJT6yirOvBDMR2Ti+3WNNNh8DjBeXlT1LVFS
nAELtqkbGbBuOD8kUnVhM5jGHwpNgqnUGlZYsAYPYWXoIh9QzLaq7reXziJz1V2JNoeuJ7HpULnt
ioXsLBM7AYO3brujJJ1EqbETyq+otYvpDUdK0vdsd/PQvbZEtiXWUsivsVQDA4U/DALXMkKo3sqn
m+M4nLgDSHPhTt4kQ9j5DQY1wnrKhFpglFWOBt+bGdwaKYhuArQsuaIAKSPfLuofEkXnSVOeUNNR
TUKMjZwbn1rTL9iToLwX0LEsvXgSzAkysJZ1Ol/5pY9UGowQVGOUjEYb58UcRJYfiHkrTQ3EEwzZ
/1K501CU4tVVJ3GG+826R6pWDRVvIypgEe8IUtI9cVldd9rNrqxoEV8JreTpyKqvZ0NFuogJ6VDH
SXY9mNWoGx0S/UjFQYBpebZCboNtafyCb/Qr5ftTK+Tcy/fxNOvyccnPFzRA31L1W/7j2MHtcPG6
LtS+Vj5Av4qXj8scpxnR6lVm3uNkgEO8n3MDXPmKRyfo3LIj5NQF+Ko2cqvSNiZep0/OHbIg3xok
AEk4+4Wlp3su3Uss/ANtVBd8j/ZbWpT/Hu5pSkjVtZYAh1JAdhnmtbRPRSxBAeaX0yzpeo5F8aWL
o1ZFZicUakatcBna3Wlz2yL5Wmm+Me1dQI5r0S91qJa8m3V9YsrhqHip03Io6nxmAVODPUOcfJh5
1CE3eWKfjSpnJLnxIN9YVTmUuZW0RFkvTHA0uOIJYcuoamwMe246hxT8l/k/XeZCypxwBQCbcEDD
f4vpubN3Ako1849ECoxGoGOxC7r0V4maC70+mdoXR38CJj+9vbmFVWUzi04xaGX1/l9ZbMd0HF/6
xyT3tSJTgPW9gCG1rx5OPX//rjyakIIUqI+u5WirLZxv5uFApdinxf9LgIvx+X3OxXcBYUhSNkLY
g+wqS04j+prGT5m4uOI2RDYS8qzKomN/kBX++Xxhq0F209WCv1e19cDEcJTAZomqXtqB1uzO9cI/
wLmKl12G1vc9OEO4fvgNYR6x1wRWnjMiL0jovaQ2PsU/rMmgFoQV0Ds0ffR7Kx8V/gjFHRVZVOnt
SF8Kg6H6CJdUCCt2YpB6MLNvdZZXTMTok1zmzOPnYprAHVJ4GbYVv++sfe0K11/ir3pRQrU8s9cS
tmmL303tTjBjzEZIfwT4ekvQl6hwzy5Z3+X0wFApoxuoFTWdg0AFvY2HHrVDwuKZ57etyL0A9Yg0
VW347eAUORaUJ8O4yuF7qj3MquqtxNTm9pXEs/RCQYWeX5UDRhnL5DTybdRUOc9erFz7UxdIA4bk
rC+MZrxo7XXLSRsFUfYxXaqIIuZ3rNNaIyZO9xfSZMOal7L9QTV5Dg+hU/aZXsRQq9jfmlqNBWwc
EgZilOTH9WdoIbXXkwpI3DQ4Dhqkw0KmU2oCOygtvyEOhN+eBpz72E3EhF7K03o695yzo7X4Mr24
yI56CM72i41491+Ufgu5v+tJhjC/GuXDMakG4JldxNOi6baA1EdtW3LY3nwXbNoyz5KoKx9TefHL
EFnTKnPkwG07imorcvqFf3bPP+ZCxoPuvXbvVBp4K34+sUwExIUBBCrUlInLxHSQn/urjDK3nIL8
1vsOHvOWaBKiGFyUBZw7iMxMOzU7lTUnDSMX8V/Elr2NPeEjKZ/sX4r+vSgWYPqH8QiizuQqReSt
Owu4KcfF2nNOQdusJaBkIGobkm46S5Kb2iaVkNkEMGL/8fjgV4X85Wdg7gpWDizz2Gl2l7C3cPPQ
zwxmpLSjSqJo58mMHSfipmUyfSipDL69xcv0NKg3YQhzwBiRYBecaWr/B6stV+pVr08oxIO71ihT
egiiMOllL3bg5P9UyzjGUdwkWjfydXfZxB1VMaFXv6yYWA+5I7AvRfSSQ/IkfRc4NXj1cJE/xVLA
K9L9+EmlqB81N5AHSsGNblgOCVFOVKl5A7aY04OtroTA3heOvsnQWCpOIysTAj8FrCCuIqZDd01e
iht4UtyxI1ithA+p7JbfJAKQ5p/32h3m5tdz4vH3hoakH9YMcBk4PppkhkNBtFTekQg2k+Lqh0zh
iBZvRjCtnBnVa5jEt9rfC41s5ugNnKvQxotR43dmbMYN+2zgpxI/MSkK/bTVtWUq+l6tqXRp9E5b
Uay+7veR5haDoJbMe5u+a218Mqq5Gpgfy+RWZdzG4JCE3QodIrQdhPdIoX01Tl4MA7/32XTabfNL
q8/2HacYKt85vOriUmdjAEdaelcOKx9OYQpYgweRHm/Y5d3Fa48sK8a/AYlihEzEGWHb+YQPXQR6
bqlOz3Aanpj4juwcGc+mViJwPzcy5+KB5SD9ol8lntNy2XzHKMdSGNJdNHKwjKaaj6kU2PHntlqx
UEyn69noz4iWvdWWnUT8AxH81faOB+WHjq2H+N/yxFj4/bQEBj6KiIkMBvJjr1cH207tkgemMTuH
ltha0yVEWZokmdfaL/6GttrqU1ETrr5hD3R+ikbT024sLFndWAanM91Wh7E+Bn5jc9vEjZZJGivh
0yVfdfoqx39v74Y4kTkC9k4AllBZuqVY4UzzR0PdMmJNZNRXaJFLA6uLQjXzX6xvCOMcS6i9S//E
Ja+ap/f7D9N0zwitwap9VJo8wWGu6kpqAWrdIORm8Swvla3NgudeqxGy96FU78dchO9zPTZFCC+q
gY4wEwKlbGhUHJjEd01czkbJlhMzWAFKp8UbKOEchERJdG7t3Jj6uAOyjcxjBGkDlwqa/+lPznqn
m/zpK/+qCuG+/ZHS4Y5i3+FPgiYSNCryqZlFZCDZAZnNS+hebnbRlh3kIar1oUrXGgOdtOdHjNQ0
Qr5qo0uSw4w+AS9VhEGodiMtuY3+l4DP0qeMD65FI7szTykiVsYDv0Bd5XN3Y/kb6zZp5BAoyq0K
eXm0Nebp7oDwybTazmzZpxcecIqHtrtO+tg9/3DHqYyJz4zfO32qDTJAQlwz6nqnFB2npzvIZxXx
syL0aba2OHHMu/8lNg7Thq8x3Q4qil5DR9NaJKxpF1nn5LJxVlgh28hY9W4Ckk13r76x5XMjVMbc
s49oVvs2K3Yru6ZQaIZ6cWL+J0HatdnNJcGEdn2gNsyPJ5UL2rUM+77L0+qx7O3eQ2u9LDQ3HEmy
dKXcnournUWgRCILXfE2g6/D/vdC1yR2mwkdPGzzkmbzhrqmrxTmzD5RmdD+393kTs9hRIc6G84X
8QjnXAR+c9A4XtuD4IPQCGhaMKEeLMt/7eWtol/s6N8A2E326WHiue508FfHhLZHAwpKdhkfbXXP
fJErD5DylQ5IN27XbHBfM3ZyKKWvBKpiTjcdyjT+m639/99axPp2QqTJDIt63Ay98mn4xK5YMH3a
ymxNztAPUwDsW/6qsg23VTrn+ro13mlOb9RxWIWgejupjkCVCaLGMtetVi8PfiVB6K0FDctazeLF
GADK7MrnngGMCjkvILQUNnhI7DGcoKQFw0JmwDdzrbm1A/wFsSFM2hxzC1xGO4gm7hQfVjweMqrj
QdkiuRI2y2gbQLFkwgXmHZzYMy9muingKLlpWkcf74v2vphsdmQfAttMrY5mcwRQv9+BznNZCVaT
6+y/uxMhHtFIYaS6WGiYxEN6jwdPBDeqJ2I7i5L99cKPOzvL6+HSFkD24/xX3YQfGURKZrd+fE/j
05tEdATP9dvgs/0ZzKscar/LnClz5pCYq1hZoc6+BkYYuVqKCa8ZsgLq7Dp3Cb36H22Q/mHvLyWO
rZXaF/q0NEkksBc6JpmYphHQunrQ0O5aG1ummw6z1Rbse4KxH5lQtGsEINQkuFJpn3qIX/jnHGcy
ZcpdWT0ZWnYeNYhcQ1Qet22dfLVg8ymyNnk82+RpZJZq2XB/dGXuRunuRpH32b7vri+z34ffiHUS
JAP56W3TGlCd4t6omoACWeE/NbaGlwxLn3j33191nxJ+aIo3D+2cgi7T1RXk3vrXvGhq4o6rGV3k
IMqbOT6gw9TNF7lnXcwzdmDZlFrz7rO7UeJFsW1L9tvuERb1Elfscaeb7ld5+ZPgDa2Y886lVCcu
YuxOQjcw3BPIp5Z/ccOizJiUlgnXVRx1JkmC5O7kPzNbhg2ZX8FQyFyRloTyvRJWs4O3G7e/ZxA+
SgzaQwNWAi/xbD4tok7UJDMcT3bR3jQUrUMSQBHM9wSuEwHWY2eVNQdg5mffmkeq9sc+1BmVKlbx
SgVL35sXIKDYr+D3yB8IaiQl8GSouRMC2KMUJOBslU/zcf8VnupCwtQ2qA6sK3TTRLlK+aVStfff
ogjg2pboMjvW/GWw4xfo5V1nanPn8gsMBKr6fvG/f3v/NVcJ/rQ407FmFdUUpmPEkcw1C7va2aBq
tglxYsave2nMIOrKxJSthU6kJwYB+5KoG97ErXm/f7T/nEv/yTLms7VP61ttynI+1AxLSjk1VSnS
iNclpGLYHWBR0X33HKLkDubLZPtg0+jLihMztwkHrW9SZ9+Mii6TFrfAhWQb8k6mVbn1b2PBoKoc
QiUbMo8kkS/S5aNZhPCqfONVQyNvC17sA7LvSzaYKEHbS/g3xQv0vdxeKXDG5DD+EHdWMuOVV577
4HoS/RkzZ328lOm4sHo53KO4dOd+qkF0U3nIDZiJRHkHnuDiQb6UGm1l1uBjKNM8cZJ2kZ1yKR5X
S5MrfJQgkXii2Dy3euztpt/4o7NGLs6Ng9yO5AdUn7bpp67IXRGnBtzaGouDvlpa6rtSOUEKe6RS
RmQ2N3mtwfUgZIue27L6M6r9tCeIv0pZ1BvFCFa/VeIozy/AoZ9FX4jrh9e1C+jWRwgfCDE5zXiE
r8S+b3mnll5LtKxHuvmkaSvCQNQgRj9nPrGKz5HUq4HZtpXxxDtbKastneCkRQSX0NhPaJcAzM4R
xv4d9x55DYeKjzmhLgeFnmPjImepsiCsV3IZ/oloiywoi9P9WxZ16DumYRSc+zASRN5Qr54V0Yie
va24jRYvVbaNVdGB7Qrm40o8dPDxgwpqsJmhUEzIgQahRqV0+R99gKvQtUj08FVbydrFSrvPrDgR
h9PbglSmJqYoEwp8bq8bNthbkSjdz5n+Kmz175IjRKG+yUMQXDjm6rQR1y7ZeCTkeYw/rtO07GIo
Z+wR+KdECt3kJ0x2sn4qfejnbB2Dm3O+ZTqNjV0x5ZfEdYrxhMstUYBt0fjBTy/0L/u0PgjWUtWK
u5s9okpITz8FCvZah9AxToWHvp9MHXyRCz4IGOX3o2ItZa2zLIngjgdlKbt/1ruQnpGIuf8hFc35
Tv/uA3mSCsbVpa28rWvQBEHVNKEG66D3fBR52BoM0j2ymF0NaNw6wgq1zD+9KDOQh5VYeFiGeUj4
0US4q8yHEecyhX3P4PjjixNR/qnvnFQjOKCVrs4aSck2DFUKkgxT+C2txgKyG+WN4tX8fZHFDrLq
IA7rb/rH6oo7rbuWTtLr9OWLHZk12dDL8SyhhpgAMYSDJnHgZ6y5i4ytI2VVMc9R0Vp80pify6su
jGKVJYdxaYEB3ccP6NkxvMYBwnK1NvH9ry0sadDCUDmTQNMsNku8S4x7BZIFSBugVqBHxasZzmsG
29/3k818CTmjBjmT5bgYNy0JVO+ETCs7JHGOOKmUQnuZ28IC2/jJ2MBtKIr2Bo86RG61oo6sXmDn
j7VROjRBr4AbWTGpfJe4OaOX9Z5oxKEOWaVPzii/SDmHavd9PWnXpwgkqRxXPGZ5TUB9Vz2Z6Sun
UQhdPuKCzFwXtl/Fs5/zCiJByz1Nw/H8khE96z/xXmTYK7sdcwb3PnomRtx7eDeSgWEP0JzNvN2p
0C1zRmLnl5+Fl8hygxMWV1cVCQXiUt7X47KO1w6dDCicnAnZollmQEAGoOdE0CRffAp0nv/rxIGH
WBejU4WCbuWWvWqzRuzkBdhS/DE1Uc7p5Q1FP05ZNAFz3NsTqfPVWIw38EqyNU+2SNugJKk96MAS
6FCzjIiuqv9LMmfvZ0m5GLzOrSssOwALMHENxa7tuG9g5B6ptEpnmL+I+zux2HPS9tO2XyyNMmc9
1wifec/U37ItrUyuGhw0E3vEsnpxCzm1WO1Z5A6BEZNRaZ3XtePO5Me+29kwebKjbMP4i95px7Qm
XdaiH1jEqW/jO5qb/JF/eG5vMmgyaPxbocs1hVDKbYp4nxragsvjAlXnU5V+vMwhjcDym2lQ3u18
YrhlSJOrM4FtdMfxnHkxXmW4GWx9ZZfZNyKyFB4yj+I7FEAj9B0VyciP98RjqMU/8ay87A1xtZA9
kL1TYs3NYbE8LVp9cFUAl/Ak784NdHMVVQPhb9qhxI3u17LebAcyOqhtRf+h7E6I2vjP3xTob5Qn
mGI3xkpRdgPGbYKjjlEg3wvF9iXNM5ba+XcDu06UdcOfhk6Py+G8cEkPNJ0gDpchDNAOawR0RxpP
NqN/TnRwM+Vdiru3RAUhG5ymACtp38cLC6OxtVB8dkHxBzptxZn4+J2OGCIGWGYFR+ZZztujZxgQ
Jy+vIjpOMLjmxGiZNxx2WrMhhiNiWdVNzb+vA/2KMRVoGlVovW9rdN0VBwxduqqCqrFsQXZaGqpC
8MqVzWHu3CAlU6DB/hKS3cB6SaxD0KCSimOtK5ZK01kUI/XZZLKzD/HlkihKs4UJ5cjnMIFipTGx
p5TBr0kNhjRPfIGw6dbEJUzenp41c48vifBzG/HEykxGRx0aLK/5J+0u1C0lvFwrsr2bkbfqf1Wm
8VUcSQXfLwTk4sGV0QFhC11sHIhpu90n2B7AaGPjMZndfXng83+IQfmTFzLGAphdQ8jemFrxuBT3
a8LZziVF+czl+qGtMVkRfAU0ZgPuoJA0wZCdZCVWquH/V/zgn5SXi9Y317hIAApO9ps35asV6RQ8
H86g6Pz/y1SxuycHcMpjAuT6gNUKSmeC5Dg8AKQ6eBveEdWT04lHygVi3cD7SIkBcC8XlbIXKfDR
uFnO951KpUhqor1NCti7m4MBTIlS4+oegvCua2y+NVdZXmdAydjECVN8cqFbYDDdoGTzlAupw7pD
gI0jHNGD4z/CfLKSnjNcjKuZbr8AhbWikhunSyCf+pU77FH4ANYa8dTgrEVypLXafqwhWBAVnA0G
0hO+OIzuw/WYgMhqtTDwUdQhTGMbfj05G/YpgoCdLQM+/poSSxnV/wnHfinAb/d3pdlv0pS1dWfI
UTILxKBtp9fM6EhVyGuRmjZOEHEHot4OKev049wQBW4NslXSPXrEvtfZkEd8A0FFQH0rYUgwtvIg
9OQkCGZHxRX6yoFblNxpL5dbSL4eSTQwcjJMpkS25AzNKVHeSkrm8MPpf3HqLJRkqI0PKTMyh8kD
FGBpBGyGiDzviR0goFZfqxCRo+mON6dlhf0Zavd9ZQmRTB2j0AuHQJTkLgDIU14Y2TfdXyWGkd9n
brp8q0JIjpWyMMzi/Bej+3EPTypVxobakca1GCHlFMzkomDIUJhmyJ7JzvKUHsstpaOCpxeDdFxp
n4uCcs9eCgAWL4GJmAD4GSN3KOd+wlr+ARzfqhLAuiRQTpXsnlVfGZtJSUaTYl6UXigoMRwi/M8R
hJDS7N7WruL6xRvK6UNUE4I4DLqJadNUNrwBOnB4+yiUoQjxzS6eZhQiZPbBMQzs3FFASSA2KYGM
in3uPlJLDAfLQK6IB7uU561RrqMCsQtAU/yT9keXj+UcS02WbgLAtlcVfGsuGNa6gb6vEJiLm5jM
cuLgzDi9ZSM3hq7/E06lr4A5GwpWN0yDTwWyUJXFLYi4zLYKW5akd1tugFpf6k91XSgurLeA6JTf
QHvvNdoeNGxJzyiOda9gaoTi0orXmUm1IN9/5Y02hC2PEOVB4ujGfeStIv5aknRZLtCuo8sTJZJr
KLTNZpE/OsVJJqZkeXu4+7MAkNATaPY6a+oCydxWOv9g7ieUTilNGQtH483bQTStSefZ0uFKGIhK
QsqQIoJMm+0XFx5wExyjncAYopnYzqTN7LwNVT9EQzRFpJzR6cPYb+9U6RqnEOSj4ISNjBTRFmNx
p/yuWmeARzEA6p7DuolbOAYTzF1Q8bYJr/PJpi6csTfkYRvW3SIsRjp3z0+Ip/8KDJjRJoOeZrsN
20F/PgteixJVS4qNkqvQ/5eoiTfszATnZfSREFotcr84NA8NF2OQZlSebwqQpqxBLcRWm2yyU/VY
n2A/kVQwgmjmab3zfCuPoeQVV4M9R7z7jtGyffjiAXnbpcMSeLd1CsNKQoaXZ/LQbBgatPT3PLAu
ipMKE3+phjgsx/MM0tI/XXDrJmRHNOtSHiWkAAYcymA24i4YMKEkRdeIgyo4zYjwBfB5N2lRj8/S
HrF/tT6e6oSzdA31tFpBwzzFm+WDeHfyIrgRLVc9H4Q/b8l3x+OJ0FCrvHypFtDaDj8zkJQT81Vp
cbNfOUgqhT8BQbCL6lOY9SSnWxocifb9LTu5CdQlbR3auaNb3JqLvO01V/v/Ku01V+I5KE2Wkmn+
wf69EOEzhBYssn9NUdjq3gGGkryDRzX+nYFzB7WfKI3oZKHyLT4KdTXsS1WcuTzZbcVXXal1f5fb
6SZqS+cnoXEOr2HolPT0cjDPaM4gNXoNY3C5s1uwW5O42mS/c9U6dUcFwZruHHBXdqOAZ3cPuSd0
TWXbpYt7SdXeD50ENve6CYy6tImGRL/Knn9qwLo+vMUrbLZKjsyAdXh3teODVHv58YLWRTxyRQ0H
w60Os7jihLm3aEqIDATiW7mtj5QTkXl8UtzLwrmG1trPqynEWD6JlKRdEWbY6CPfNK0io61NAki2
D7HdfEJUyA6n6BZ8BDzDpAjAmmiq9T4PDDCj4dC7DCPOWt5NsiPn7BpNFHpkF4vYILyn2d+WDfX7
6XxVRjFiHSAxRXZNVQnDT+KAeDejx+SvsO8nuSC/v9pim3i/gQLaIhDz7Xv3i7BsZxbhixwDgfl/
MXjWHbOCxL0E+HtiMkQhfr+UlccPahMWOPiASb8TJLbTlqveNjiveRZUons243tn4rScP9WalHb4
EB8O/VF8o6Ns9xhLT5GllltoX1LD3KZInnB3cL2N8sdzV8xU0Am+bf0lR1cvpICfV1/GQ7h/uvwE
Uj4HggUiBEt5UmZrT0DoywIcildhTMX0PgF+5+yBZQ9+B3fWZMra27httoWOu1tW5e/41iz9Ytwq
N2OUxPbc9tVLTnsIWJRf3t5rB9Isr/ioefjg5Kdm/kc6WkeF29mACQ+us2qiPbZZ5l5iXXXEazAt
T26K8t/7q2Zr34QrtfbaGNBmnZ/TzXUWRUEUyRm31SN4HwzI36e8B+BJntbqZSvUB0xXAP+Ks6pg
+GmVQXbuwbv+MliRLsS/cY6fxLirdfzI3DJZQLMS/vw906zcuFEO2tQ3Mzwsi//ZJp/Bf794znaV
pArLqbAk/LGUvP78FjAlxBCoiG2OMBQ5a2u8soCVwLnEQY9m62erRZD2pyPR0jHCT/ZJ/9cUOhpW
V5BAJiBFgJz7GZMhy5VpvZHh09eatFQH9Qqefq5IfvjQRYbezJQ79fZXIHA3YfGN4U3mcrkVFjP0
xzYHdJgBXGyJ/5bSDn9lf6gECEraOpTmed+u34OL66QzPvr3Fb9fRG51UJe7ykAdn61jH+7+NsVa
3sQYFbs5mzELLNHKDJNzxH1Puhg8OVS15xwUccX5wmw2SNocBGPiAllIKZgzo4kq688jXCk2eTDY
MukiomAgfl3TjqkXKY269HtacdKPC6x2VKGgDPuXUhimfqyx4kfIexLMg5TV59PKzEEM/nzxDXwf
Iz8xggJwThLm6IMAF9KqbpYaciEaZFsklD+J3iyQmLOWI6Sw33M1WEeZGmonKzF+ax8XQ+3AgXzO
O2YL1VISpIcvAQnmMVpcMpDNKQNMMp68DFpQvmB7jMyF+VWdoKXsN4hnUBHbmC13rNI+DHxx7kQB
DjGrg49ZVADwUj7NgIX2Y98AfctkyoAAv00FDBNNVDFBqieVDBt7U9t91aZyiWDokLiU4acRE2jR
FBDwCfDomFQCXG16ScBifW2YhObFmz7gRloH3Pp0/Z6yPiXXAZa7Utuoi3I7Rk/P09B7/KOn0Bb+
s2IK8GInCALJRfr2L5vNeMmsXAnORnCdy6ejSl4dVkOiWczFdLqoMDyp+H5JeW573gMZzUn8fpWn
RpM+24RrRKVcBzfEJHlvchnbCOitFR7KND4NK+BzslrOZ+Enu4j75zxD3B+A4tuQxHJZL9gOkulJ
WNv44SC3brl050qYV7ZhqFIbNeHPmp/28NgGvAvBp9wSzNoQh2ysR9CyLj+9BFUR8p1mi55x2h5g
cZSKXUrE67wo5Z4CcZLKF0rmsjXoq5656R5oyMTDaxft/1GfIce/1wIm/c7E5bevFtp1JWCyGGA8
oTAP0bEkHtVLNHY+3K7Fw7oZhdZq9lUGmEXQGiHl+bSc0ERJWOPKVgHh/lAjeDxom5UnWeARSxYa
HbOxP4P6sTAIMracfII981ng0j3P/ApBThtPygrYLDglub4u5EGwfpK037fu6rY07CnCxdAzCHMS
pevM6vzt/VB3bpbEXZHpthnlzkYqPfQMnfHb2rpCic6o5q0bm3cJag8vGIUHPk2TvN6VQI1fWqGI
7Przj4gXt/rHR9UwWPTUE77NGxkamMFf2DCifGkgZUPWX5bFfryC6AUD0qM8DDxiw5MCeYrE+Yb/
qdJr4gwh/rfEbUdDRUJlaXFIZCdaiiufrWll7RdQJP8LHF2Z9wB/Rf5CHJv9Q0UJFe0idwU0FFcn
yJaWH3vdjAS0sn9hN1UV7IBMEYqY1qQ09Qf1nBQQeCcDcMU6JHrHKIxDrOkaNRas6D2N45WJloZM
O1Db4W3RuuRMdfc34YPe7Es3rVSCCrIEVN7adYbMKccXXk+lRH19BYqC+u7oWe/NhihKbvIN9yhv
RmObVor8aYbrYHJJijjXAyJjlgGnyhVQqGl310zqjVxoMqi61VfWW9NvFrj8iq27JGFG91Ij1PDP
wQy2XffAL1aGSHcOgFkLHhmk+FkP8F0RVY3gQSxdksumhKRdIdTiUvh6Bbx9IvZRRoQkmPys+4bD
H5ZTQ0TCelaFOfpAHI7g+8tSrClZih8yun4qz5vWJGp3nI7hKcflkTF0w0LH/A7GGBUVrQrs/AqR
n7MYJeqMS1GArTOjz82BThduoFFxF1hlWjDDM+dRe8vNIvzukkpQ2pnBaqUfP1Xv/oRI56i/0k2A
5cuChAaHg9CLvfqfUkoyUjO3DeJTcDCPz6SqMQYBcQqSEZXNTlL2/QHa+UmJOODIbpXdA5pQ7Gnx
5Wxroe9QozZTfmBQEuKrda8elk68sNUGsgm9IKzyQqkiue/AjdrFs0pDfXETEJMHA+SDC0KaynLP
nrQtihUxPHDWeEgINbccZ5hDql8yEgthI/gZXBXutDolpZhUylCGOg+Tp15XpVTs7MWEepDz83qO
3yN58x5C7Njxg3l0BIevZtPsNkYFIKCRyURgLXhcuA5CJfWblax2cS/43X2q1uF67hO1hJgvEqQc
8Jr7Xi1ge0sZ1aorBAz/9ZhR/++Qt9WDYVFraTyqqUEt53j734HI8uUUoyRLQpe/wPj4JCcsDSYd
0KXphl2DEfwQO+ts3myiQ6USMa8EURFGXVKqMQDUJfWVD67HOX6roIcsMuzywqPFWZQMAIBgK5dl
o9vxmtEFi91LCwv+tY1JW9g1v940hhd/3HizxZ+G6OUw2jOByjG2oDvR+e0WlxqAEqmh3QQiWDOK
ndPTKQCjX6H+SsPQZBfakydqK97P2n73hH00sh6fdtJ8BqWQDJ0xbmCHGmwEGwlmERNK7Z+qSGuM
wz8EEPmsHLIIbcJ26531cS9N5zh9icDwgBRV+IaZ4eTj1YP7XwZHuaVcWLbl/iyGO4MmWh2BXlhJ
OYBUflJYA5a47HviFZcu6NXZd8Yo6W1t9hlFk7nWin3/B8Ycd2i9laOE8Im5/w7nlB3tPlRQ1GSB
xDjX8PGHqnTilFhezAw4uM1IdvPfFZB9TmQuzk2LK+G86QIiQ6f07DwPVEVrfRSGtoNxYutTptbe
C7biwEhoQDTH18VUYyJLlpUzVJGfm/gsj/uu0UtXF38Og7TLDwDt2C/jEbhXTzFo9PRS680ypByJ
ESnxqWriY8Sj8bFTRGWvMFD05H4+xK3BQG5GkiCEUsEDLh1lRpVzGEYGTPO2uSL22rfYc7cOebas
wKRHKQnNEX8h8Q5qJUZ9PGh9skqUdm4LhWFBekuf1PKkrlIu5VjL1raEt6YHc54owfDsyZr/dSSK
RUA6z39FUOgAyyQxedurJVHyMQA40E3gJYPbkxPw7hWCX5ux5ivVH/ZFIwIVLQIQHO9VKjEeWwFO
AwLnP8inX2YLFekHHbn58e1jedSqkRlDBXu7aIzCFc+6Rmtk7uJ168MtqklvDYY68aC+NGV8AAsx
UYzWrBI7pI8w/mVSb1PJ6QcNXY8LVcJ4zJatCWq3sQkwUHOjnslTzDbWLZhHIDikteM9W5gKP0h3
C2dIQ8xwESj85rV0yIICkqaS7NjBV8GvdVO7D4CLRKFkW/i6ajvgdYPWIulaxAI7gcpzXnLx+Gm7
al2DfW8GIap819vhB6ktHeqhX2gMjmAG6MNTi60/SI++dCJM/IoFWMDXDUewUD8a9JSvmWSyEz1C
6hs+7U3xsTXHt51LkMGrLEYZxdnOHfGIoMW1AWPMrZauYuhQV5r3THo45uUeMewP7KQ+jDv/2cOb
IK5nvVD8UHBfl015ahthWJTfs4tQvLWIgeaCed8J/DuQysSIcCse6exIAiV3asXbIYwEM233qVP1
6P5Lyk7M5KbcKuL+LiPlnRUDAfpR8RaUyXwOMPwZjwB9KlJQBEPxcXasQpcZHoAbUVgky9egOiPx
fMWGPnUX5aX9HT/RkNE8m5jSgBThlc1/HEhO368MCHcE8b60gHua5A0q2biOfTvreFet0XgGEUUL
pgtbjH3IVbxzJ4GoJgP7OYo3yHYv8e+ITeuiDQBHOSgBoaD7qy16+uCc426vSB9oJI8xSN5EHfcf
+OT313r+P18FdbMYkuyQvkFQAQ1DmmaeCvCEb+vRek8lQzs+wbx2d25axPbQUOzRvSRvKjZ3cNAR
s7mN61sggycOOJT/m8sodfaST+LfOfz2wD5X+mOySoaBaCKHbdli5aRaat8/GyNN4yj//yysEG17
1fotvZ/QEtacFCZ65h0NnCEMbrJuPrpSrmMditVr3A7TJSL1oqrK9Ke7Kp/nsyJEMylau/gkpPZu
jFKXnICl+dpUS4gfXyVE7sLDAtUcNDijKOsXxV7a68YZbRSYVxuZ2nSKLN2BZhI6Gl6MaSWpKQd/
rrIV3hwtp2tdkd0TmgA0sMiGDvZ+FZaQl8CxQd+cA+YV2bcYeDCMi0Q8Z0Y8NfJci7kmHodLD3MS
z1aipPgyBVwq8d5AlqH7hFoMCg9P+hJT5dNKIvez+LoxujzDLAJIqpliKWev5nfU24K+qrZlGIhi
+nfm/LXbQBUD95EELb36sWA+w0U7gKRG5uH/SyM+SIhVDVgN6qtOGVBsAJ+Psb5hu5CCYCfiYE5r
1hNRkRKIHKqlcb1wGk/5zFHKwmQMPXqA+1p9FHssEAT5ZI06sQZAXrN6Oyno7D8AAtKddFoEriJL
jG0N/TaUecmYSleIKi91Q5noEKS7s3Kazul53M9v1qkKNaWweYuwsts6lhpn2DSEK4xk5G4K5wN4
ikDh6UUprDq+D6nCloNV9xNcCDOHZJdrDbVUT10+tj4SqgzpeE5llh7APsz4WJlUVfr1t9LHhT0G
IwjytEP6Ojp6o38yVVMG92ssHVGeZ8jujbHbZt46r3WJXKMw045lYtNDDWpcYxQ5a029Yq+wXCL4
m45rW28sIbZu0s1PvxijE7rKosy8O/+L6fxVmMVHTveKlBjEDcnIndJ0s8fcw+EqQY9Vj9pKF1ES
pXPEEUh2Dk1AZtGWLVQ24czDsG3QIW8F1fcvmuKt5l71yZbOQypPU17kI3pOvJVd2VXu6Mcn/qpx
gZCIOa8Yq9nX22SBObfpcHmAHljcc9eG+BdPl//ti+NcmcP5boO/PDdaDX6VJoT07GBksaEgkkG2
OFnHR+Xz88cuPckSd7vcDvqizNRJbrGjpqC04XSitfiiloKKWDk9+9YHn6Q8qEqD7HHY0Np/cPXI
6JGt54omaSQqvKwIqk0W1ocpbX9js1bAox/jo1tDcrhkVyImk2B5/4wcIgTQqHeWpAOUUmoVxLg+
GE9qL4XUwc0IWfvfOWRJ5HL26mg9tX3xzqk9hO6hxCsStEd7B09zPMYhd36V9H+vvepskaTfTaF9
0nlbDa7I8FSwNclkhBfv1Ki2YBGVqOWqqFvBXKpG0pdboYcSwZlRehxMigCmZ5gDNi+nz2Zn+CRp
F9gzKanpDupNWpePY74yor4M9zctT6Bi5+ChU4E0y/KXjtglbbeLMEN+v7LvT13bmd2KF2d0rDZp
xNf3Ugec3ybDLqGH0f0hI7Q9w65+K3wK65Q5S8HM53DGnEq1rE0Q9TXmAzz8AX4A/JT5HJDJYKJc
xO2rbawCRIeOGJCjyzeomd/LYIYo4a2kwntCmIRQCA5ACmViap0nUnx6WvaG6UoyE4rqAfRTIZZQ
OJ1seqNCi+fkESOJrNcBC/Ku8kiIAmqxr6f/u+95upPgzcdxkZPtjTJT9dTWH2iGFiGCc+yA8vEy
bFPD2rJUEbTRwx0W5UMfbSEi6bMeBWys7Zg3Od8yBKkeZpu3biMf5VnVj0r1QPgugjHYXWylk3u8
imF1VotpbP9itro3rCX5a69t4xIFn+uLUYgXaw9U1fpU3u23c/WjpDjJvh0FxCbXQ23WsWzMrxC8
uuyIHgl77tTU/VGCOxwrfkxiIT9Se9KxZkuZcVErwhkZzL15/H5/CwkbIcuGTV+VzhvuDrh3pVps
9zj2/sPQcJk9XmOeWnCsSBrIzTtnyGf7xWGxNDQnAy5htlTUbzepnIamPqtMZl5Pp2aIeBMtVqMQ
4sQECRUgziETu5fgpspM4AnS9IHtWHO+Z/C9/+SS5uhpH4y9LrugYpuZ28/RDQFfUbJAsd7kFxiL
+mRhK0kvH6xtuShX3349QzTEJy01lFFLFM3qFOJYAegN5Pef9ysY+trXSjF+U/mBsMxjxHRa0yaj
s90znL1XPEXeiKYOLh1QmFAKDpNT0DQFDHcgn9yUf/9GxjMn1lcQaB8hK1JEQC3bchElRAKbsNbq
PPoPufusbVrIZAqGOaGT5OgaEwAbXVwYF5hpaiTJ8IE7a8IiaIZrjO3H7Jid6p2T5TLDKBs+fQ4a
dsfi64D7qaNOBx26r/FACrVKt7KlNGOrbEL/aYpYOFlWiVNrhJDdxBf9A16xuW17K5+88dYFebt+
KlPm3AZbItzTjbfMQ3J3+G+O+iReYrNN9JYCe8+hkyxfNHQuRNYCKovpAFLriVkjG23iJrZcj5U4
bkj9RyPEl9uS5Eug5zYGHviFi8BXQKK5I/d6GTq7ZGfsj+FS+3Em9JDozdHMmIlEcmTCtCqRiC6P
McAfhcmGJn3Qu2okpmPXlnmI9hhN0hb9p8BBW7U1WqkBapgTWToY+jBvvAfUcSzkQLJDLfTjeH+u
ifBg1W1iJn0YEXVPtoTMZhQaXZUGSR78dtvlIMAjxOv2nMZgrukgWXq/UbvWCJ3dqk7K9Z2W4xt4
GEp/RSa8rESrDjbB7rlUjBPo8wy8PuwCoZdJfhlAi4So7krR8BcnQmpu2EEZ+YXtlTVryo3JMkeS
s6anYdpm2+LPs7azI5QHxVzcGvbLKyuNd9HyoBR0Aga+dZMyUuXZYJhNpGMGWoLhsV38Ke2QUuur
Be3QxUrzT+M4FGqM6LzHaUhUW5BaaLJvCsqcmrwnxywSZUgZjzZlHS21gAAXfQ34lK3rRKo3+kf5
jSQnEbW5Yp7/mBOg7NNEhYBFQYeAqT5xo591QFBZ9P2Zj9Dixqkidpu+0JAr5HCLPAFXTWIwkm9v
YLyeQ0K4+iB5mEeBcBMIak13qy2n91gPK2x7aVYODQupswtjIwXA35TgQYkd+xjjw7gBoPIMhXqx
QrRSgl2DhHbmSNds8DTt2uE0DiZskNI3MUixnEwPMW2WBQ5XB63h7dTWcxyhpwZ8P8/Tvcy/PAXX
f0K4i4IR4b6iyJQHjbGKQ0Njgh+3EYYyq37hotcDlMqbO4rdgOd62ODpzQnXreJvjfyQnY1JilSy
6lI5+pryrPy7SK9Nee4uUtZmm6zPmDWnofPIaN9Xi0WgPcLinuwrImfqbr1xq9vjf8Vn30QUW0Ij
QJK0W5iCN+fe0xn3ZvxzH0r+d0po9pWvQVmZHFY6OuBXOlvkntRUL9hrtJk6zxO7T4a6DO3Aj1P8
PsdJBojuSAKqSW370+NId/1vMtbCYDZHrIM5VhPlunBF+1XOL4oXYNDZV1WEev488XzWom/T34VG
xMjrLE/MA4LmBEL4ASAJ0/2J9sMmjxnhTneVfvBJSyJdmL5JTutPDx4cEH9TZooCzFkCS9Uixzl5
UMHWttiXok/bltLIGavFLmm6PMhvyw/n7knxegBBQ/9z1StIrkjdStL5bZCJ9is8i8WmdYxGPSrI
gpJxYYydCecaFeOquG8KYCmwsZEB3fveQJGruGxbLPT4n5Z2mBdJzR53HVSV365UdcSA2mEhqXla
GAms+onoh01mjFHZXz2Y+qHNG0onbKko+BCFfc151/mUyKJre4MFGFc2j3zlxno1MoCpe0m7nrBo
dlPZuClHoc5POkqIjexIYgFE5nhfsXkyrVoYeFUtlZYt89r3/bOYJ19eJh/3+Nn1Kz/9DgzaCHip
tY1kBYthFRQK1k0h4MJdOe2uUNCoOcModJk9ZmXMI7i9SRWGXRWi7U2Epf+y3oirHwjo5sugpmVa
13d9C242WewN8M3+nQugpf8Hiisifm/hEGX/u7CH9ML82jnfh/PqYF4lJQ7bzIS2E+Gn+Ld2LZ6L
JyDPdiftUCvtaXVNOPSanVausvuVbncyq6j0uIi/lbptQE28fGH8HufISMU8Bzfig3fep14K+iu4
UDalOz+xbQCuTEevzohRCABZ07/Qv097Wkaamy/Zy7j24rrWaJT6tRgEuDSIbsrVMpZ256jrFhQO
NtHuFFQpzWx7ZTL1aTFsJizO4K51NXWzT3zk06xCrBcXQg3FXe4t9yTAIzHvOceqe82/CTbnNDgR
FEwO997530k2+qM1oVoI60ep+xVxBjepVsPwfa7QcejF70Pe8S1lk7byBS8Cu+XRddNyBAs54Cd3
MRArFPqCawIddEOlZ2MJKjj0MhhvCetWqdlxooiyEaq6EcMr8NegnIGUaeYSgPY6vjMyK6LONgIg
ha8pVQTk9tQPLBrOictRRllktLCl/YwyEjtS96jneXM0ayAc24waZEMFHPM/0Sm0hoI0wnyU9jpK
LgngEDShjjsgJJR0JsZ1GHeiVqf+tfppqZ3UbildjlCB08BsrePgtMjHQYURqCMBAQkXURTk2mYC
pdBpIFuEEBjh75sZyah+iIu1KgWeb2ixFFn1hgM+2BsBQDe0JzLT30f6sDCPVXOZiP1ifsjhbC84
Z70DprX1dkNo/0S/IsJmtXQ7Hbg82tn65aAMfWRhuKx4SeqPqJaCjKlTFR/8bc452cmRhML68wEi
o0NaRizJx0p7cK1lnFXIK9U8R61N3/WpPjCxWyxrHQx6RZPpFadqTIDSjROzFWOmzuVX1pzV1hDK
SSmZo5O59QbzkETXWVqNf4mVnPek5XH30AqXKqAWB9sO+kXjqcsF55kdgcs1shgNfDCT0LzuTzug
/C8eBbIh83bEguwN51XuilPuAMJi7B1c5vh7QW26AvfFM0sp9BhDfHI3+cxbHx21CXWz4beaSVgo
CftvxAByYT9D1i0sm5oXZbK+y7mwkeODn9lwYfjn8goL1qiwagqTz0v/0AXEW+F7U5LvPZZlazKF
1600BHIX+vDRRWZjAHkAZxroY34An1azxM1bGieXW0VTiSo2mpmFDXZR5YF0O68mZaXMsuCWNIIQ
TcWn5hthBAufOr+/VWc39QwxpAyw0xzTh9b3pFjsKWzgOsP2tP+EkIFkTQIh3NErNoxtz9dQFddR
yDlRFZ/yEy2ZKrJ0iZ/aWyd77zxw3RPFyIoO1aANK4k9DG3AGhcWDKERzJVOPeFiZjpPiWEg0cl4
NNjnGC+G0juyGMpK6QLAX20vtx27G9Bs4I64g0m9Jv0H4lsxTFjrhaM7GGRMEa1Du4cgn+5R9ya+
fRlbXXI6GsS0tmYBwsDEgZyA0Vk/HrIox3ux9OMFhbFZ7YGi8uL0NuQCNyvxEbaOCxDapSPfGtpc
NWXk0bGsMIVFv5r0+3FF6bEE2UjPiLeO1EO8X36arIefqOVNgHOf5LiJIZjAt9mrusqMOqCPyeAX
V2IKAdY0Mh4WDt2AUc2guBfuSmKak9cIvgKGVHMUTntF8Oabe9UxYl1KMcQD7yCJY0qE14WsqLXX
XCbnlL73Yqz5O4OGjVXFywyV9M1/gQ4cXCtHcg9RbXCyNCFn2gVIBiiBbmrLGdt+FhBDWeIvx8eI
DKG7XX4hNP/Lzj1tsHsrZUMoEeCU+B2GTRZCr20uYI/GJNmATuFFvBE+dsaW5LIGAKAQD7tRHEkm
yZcDzNHed/CKm5eYx+LXHMv2N+xrtJSCi+/HAyN4TZGzYyA8qOKuhig5YKk8qxWpjVh11NhbbGq+
2Llw4nt3A2jr/5DkJYrxvocIvTNwmE3bC2aG2023vTtdNFqc0odhKtEslJangdvQ/k9fJOQpRbvB
Tu6rXNtzupMFxoZHjGq0X+YekXY4EjnHk7gMjnTTasVeONGLsML/GDymnSoZCG52KNKBsulcJQd4
1z4sTmGkRhFOLkb+5KVIS3vjIsa3k+ns3y5PA6zcRfe+vKRaR7MpIOGXhjazhb7ZQ0Jt2sxvF0yF
itwNsWvCgTjkL77waAhEAFsUSrQu7msy0UL++T5a07UzE2gyMmRWoXLG6x4CZkZ7i2jl/5Fnpxno
aza6BdQNgujzTmi9V8tsa1rtzElBdcJdPHRRdJzdMsEf8mNs6zfbRk9S9aM1M+QqlP00IE+ZSIdU
Sd3ZhVg6bTgykUjDTQMD6rYdvmtX6snGcZgGXB4IynQfTJ7yKE6ryFcM1N/cRiOBCFycLBCLl/y9
rWB8EFY+18eRLcy4YnT+3Rg0pSYye6zI3cAjE0+1MOxck8AAdInQ2fkot8az9KGGIFitfknwJhPv
gPcNRSopWStiNt0+W/0TvaVIlQATOJooq13xdsMhRhmEJo3Do1055P04Gvbf1Q+5gDLsFTjMghi4
RSuDXylldrTBJ3tGjMAa4MIZGbQxVq1WPHCZY21kTUzQWzqg4C/nutLa6lp3YJWrrL0dMLJGkpG9
+gBwq23d2She3osLuDCHmJfPyhzlF46bptIj+Y5s5665V0ZhTtTGkIePMZymsm45c9fZegcDWjTz
mCIfjoe5p1l8Z7yygUwXYwim24Qd0bk1vvgsq0feIF8o0ZNbI5pDOgghsGcjYlq87d7gQ4Ho4Cda
vgJvHuY5gnKe86OliWbOX7WIe6eUbs+uIFFGPCufIicIgVYfwyBH9j3wImtN571rd/g6J76oREQM
swE9ALvJbqId1H4zEzpLaQVRWgGO+PMcb2q+u6NdKOn9EaONX0Vn0f5Ry+UVceQT6HRG6xePtSPl
WxQL6Egw2HG211JrnI4/EslOMTyQDqEqrmUYHNW3m02vYqSN77gnLHDjT4DxW4YbJ5gBbvSQv/zJ
J/+xwMf9TbP1FjQrwm4OWwdfPPRlIXc4N/IOOCoDA/nMr+6pAlk+r8uf/QKkWxHwqlcnQxUtQbG1
Sqtd5EGLv80pDhTPPnLqFtqHF3TsUCbgBDemUPoDouUvS6Ta4bC8YJZQl6CTIenDC9oYCcpFu0Tp
b4m3QshRotZeIqc/6ZO6lgo2V8UC5lrn2HSJtjBcoZxIPPoRtsh2iE1W+xWq3fuQA02/tKzwVIXN
wpjGgSPI4/mFXyf5XTin6wyCu5l4KGGwFMNwIWoq6bcNxYpjNDTTymse+RvDn6rEYPnzwJmTFGe2
Q4+NcuEu7alFcTEr2QuxZUbBs2WPg1e6azPmakPBK1rniQRvNWF0Du3A9LWyk3wA1AzxccNg4HeG
tuaSwJDrEHLcLm+EjruOX9PYG+cVNSYXcvGbDoMrJa8tp4Cxt3faaIgVhzCNZQbNRsg8XUqUiymL
gYuBnVxdUYYdl4bWoCMpCDoH0ce1LPiu9sokDwOCX/KnBh6Dd1aJEdySjsh+cf/gD/rDQKyZ/S1G
JFdBeO18K419j66UwBeHUMxbSF9dNXYuwIZyJqFbjJBjBAWO345S+nuMkA4t9v8HlfDaS3tdetUX
AHz7oYIzGiiLv/ZDpJWJZDUbGQSd8iIR0ZiVzrMNCuxmFcreBP4ePnximogfWXxRPXKioRltnU4R
SjeAmYXtj/7zHx2CKG4KafJ9sJPmNQtaqDZLSnzgt0p1iTKFSYG2p5a63fe6TEt2diYzrS9AJM4B
bC0wvBbYO17cYTxTjz7462bnBE+Ck4ldCvvhkGHlwaTTgEc0lAW/W958Qr3alPBts3uM/MUkHhmy
t7tTxR5OO0ZdKnL2E56isNvofjJOuKqMYAXUEgo5xhYWpPElYONjEP7n0pdBcdOJPeg/D+6ZuyjO
A2STMvmorOZcVrpscYZXyTWYpEMXWXaOPZa+EYkvRTc/3B6A2cLCmS8ZUUvE/xkviFfQxmkp9pqQ
pGbH44VqgbatGd5BYh4+7xuSHdHLYuaQFAb1AJ31BtDEKet3Gbei0fr+kBKrtBZaIAmj3xTJ3V64
0PVqG4jKwDnYaZSVNhwE/23dBkbK5UbcFICfhRs38SrVYFhIBw1p+4FuJL5SaFTkrl37qG1jppWP
EvBbMDUkfVZa6M8nUBc/Y9yP+eR5nE2VA8/SrEcdK0Fa0clL4Xo+imLtWabPWCauv9n/u4dMIbzl
IQhs9IUKU0In/ssgmF0oZJJzeiOL4BB27S0uaMakDSdR3656Bod0WIIPWoe2IqTWbziQOWf/BMEp
9u0+H9rIPaA23tW3YO5gYd05Zc9Q/0mArkpNWEhmPGJB5L04pS2bnBZQIGFkTyyYR5B9wSpbEvue
YiuzefoZomcUQ7a6G7xUctgDMCuHpDTIjdSJjwSEJfS1ScigA4275tLLo0VLZDKbdj8XUQlbz9Yt
gKb50q0j+2JAY9bhU3wc2nDBqIHFBgby/2S34Yse1SLMPKXu+OU9kBmq6YGmrrzQyrCrswtosNsc
SmlvQ9xMJWmlJmOI69t0WbKtbPrZ/YmvifMOZo7yfPKZxAMNxT/jWcOFQaUUQKCxa7yd6KYl2TGB
gR2ZpNL2kLjHjWf9vX3u0uMMVVyWOVK/UDbZ56ZZDovWAgxpwFoKraGhaWa6d89r11ci/RorXNZy
Z6AM/n0UaX21jGdHnbhsXmQ0nJ1oxHmknr0mqWFFo2yRSVomDiekWsnXY9eNqVv3W9gnT7WdiFNb
1mOQmUD6jUJkic7VhhYtP5UhAK4sVyDrw+E04pFtL8L24RUBsTyxSeL3eLcBTDIvSL5o/AVh5eNT
et6f8ZCfIxcdS6hGEIfcZ/l666oKyz/o8FWuBsxYs10cYdr8Oykef2UoR7VRR2scVxCyZjennfWl
TRWQrn/eBMGZmjfhxFUccpamOo/rWQg/0afxhj+2KXLunHZbCHngbtdxx/sI5BLUat7IZ7C0nXr8
tvxRHcWDug3EiFhpTaopr+n1ii6R7MRmjMpmt+GQhtZ4HVvbyGB4pWkvTjefdakfco+Io6+HjVJn
y2X5GQ+XOKWRpTsIrmQHNUH55S0gpNtkRu+XxaRRUG7388ZP+qQNOexdqfedflN8A+IjQVFJaj2p
kH12fg365lmafBXQU2SFwyr8gMX+Q9s6EDP2U3+o8bYAuRoaewpCKVlkJzVHYVDF2Ru6E64Jz8zk
sN+TrisgJI2GhgefRKHZmWmT7VjVfiP55SE+MH1ltwj92MNOom9u6mum3RHRiqskJFP1zln7B7NZ
uUdnzspnmoTsTaFo+hyC+toJaV5o7wmA5GFHQnTffpVEYRfUOHDvcl7Na+mqfbxbbg0CPYnoVTCP
eyvuegSCIk3ABE7cZwW+WzMM9BWC2beiRaqkTZeXBDTdmqOALLUWcLBuTX65FE1YGittCvDIprVo
1tjXwecAUALayE4NCHRbqOUuMcmexg4ne9Bv65pToYJlgXgf8yPwmatz5z/j2rSU9L5BaU0CZSh+
QODMdPootCB+YQTdVTshlkE6TzwM60Qm98E1hF9U4ZrZGYN+nIfIqYwvZ3qB3EE4/gOLLfvBm+b6
2ZdSI5cnzOdk9BqEJNNrrOwTDocu28VevRdz+/uQTcWkMJRkjN/+i36ty0xY6DEfBXDh+nm9kwmw
n+46DrfXb/pl9ni07v/aZrvyk+OeBx9rXgz6Pzei1X0/dRwLQvcS/LjV7x7MFp9TON5PHpwHUn9R
Yjtiw/8/cEGdsC0JqPKFNJotHF/UxTpUKndEUqwxGLp4YmSxuCRWO/Fhq2J+QfaRHOnScBLoM2/7
vSAkhIFfapa8rDja3rpKqbV40YSK2Ac5TiYmVAoE9r3XB+hDZP6dcp6lgyqNgM2QIwrrLCAcFphP
EgCWvFhje4+EwqsYJtME9+5eC0OrvPhiL8mDE5mdDpyHy7flB8un5YiXS8AHxPFd+/bbGWBGIkA5
KJVRLCQzwK3LCldG0Q5st2tdQuXpczgFXOm1FQPp8t2fBZT9jov2UXmGxJFfupsDYe/PeYUHrXmB
7bfxQelNI/DayCtZfSc6HfVJ+Jo6KYy0VgdYjKXwGDctE3QkhBg6+Zkvvyktf/Efp0HwWHLB/XR3
eMhVcpAq8vX9rOxvWpZzqWQZjlkqDLsnKrk8t+64g9egZrvWv63V7sU1UjGlH9vw9WG/bUMJgHJ+
kmaIBD/E0+KAhqpRKQnPAmhGpl5TDIEe4yzXBtdcLOSRJUBGdVibwk1spdqE2zkJewJQjKfAaKvb
vLnh3wggkSwLGKLyKcPbHS+s7Wa0NfbQYtXRlNQou+yI7B+6TKoOWDBAwEkerHOH/5OcieIvDXjr
ureEWhsUY/mi9BmhZvY41iL8h6o+4Id2RMvgn9VuGpjQja2VXwAZLg6HOB2FYbVnFEZL3nfQLOUX
TOJqUb68eNVau4lXtxFehXS6ZF1zg7tfJi7Rubpp0ZGxGl8+tu0vCMG3wMIK7ru98kZhmB+iCLwO
R32cowmZ7zi5+Jw4ZogUjzt8SjUzsZlM8biLOjdPdhZ6PIj1JkdfqyUnvyPggjdgL3MSPRwQ7P/Q
m8zyUq6CbliQJapJ4W0RA46f7qdU6vmRUx1vXrekwaNaXnO375M+sYKtfk7RT0ZzGwox87KJpPht
0Z26N6+BaT8BVIv/jDu9fESEWKdMjh6r377iDiMVBDqhVNR0DJnwMmBSI5cZddb+ChzRVS2PpzoX
oMy8vy27epwuQA6wYeCKn5WBXwh85fv7/Ufat6Uul0yWCreGxzKKwDzyIdpenaQccvO4Wn1iow7G
vaTHU8hC45cbMY5sjTwnuygtGqODsM+Jkq0S+/szKaOHrGuVOxQrDXPF6aswmnIzrVjmKtQ8tJIH
A0TZW+OLsP936uqRgC5c3UjHKE6I05UNcObY4hR3CXRyu/VGYdYs2t8k3MmsGH4hgJIVnf3uH/9r
jMJ2Leq7VBrpkdbA+u/JsMaxDha44MMc5DIYDFdEBuASQi+gKkcg9YXybukCt34Zq2drrbgwzZiU
BYiRj47WPcECJBPK8qoZdbnrI8T/6LRkadBjKb3kDtlG6r9CoVlwWWOaezKfcovJWNXUR2YvLtzt
EmLa2jIEt9vO5kz4oTmZvzbqeUuJvttpAPGtCqtBAtP8TvVtQnrEmx5rAA74qD4kzRaQ79dvUpNj
RdQxJ+GU2ZTv5BxAqMKT4LOZ7RszKoDC7HtAgq7DWMN9WnQc04ayi7DqoC31sK8bN3n3831rwn6U
9Ei5v74Relex9mtQMmMZruxuVpiPnkyM2xY6UHfq31piMW8m430CZFOBcHbmp614BU6WdlmR6vog
BBkTagxqCboeR292R0c/DjOFEJdJUBxgjpisHMB3/eN5z10Orax8+fx0xwCHN/rkOt//RAXO9FC5
kxhIPi4LnhM/XaGUuWNdF7SWa7a1YPcgc4bqP+KbdnCzlNsdZ6aFxQP7ZtQU07XH6Gg1QrqGSsiG
cyuOcwnvwsqFJ7OVBBNB2aiTuaoSvHuZYHoTGbNJC9uyV3oHWFlLVtQ+j+IAtESF6yNNuYnkMwuB
B0ChSXE6yFUTJ5La7D6DAH7KX1GBU0W8SNJvkC9l/9Sk4g0UAF+efjtbA1R4wcVKWqKTjVO9cUC/
yU7bLwzLervq323pbx7FJwtSH7Wbp0iqp4gUNWvwO4htnpcG2gGQs26ueer3TG7nm1rOXvRcHdu8
4tpv0V+7f+/a1ItwvD/lrJDvYAqyWyogHrdlmSE1YZ+iaZ83cK4i+kg9fkwnoMz9VZimZfoTCc8d
vE2PbYQuNn4dCKFsyYmPh6EVdn8A/ar5NWvONFLy9CnIfE77AKoct9+Sj0egDv9JErZ89N6tgiTw
B+klNXTiGOQloZ4dDd4Dd6cQB/twpkrci6EpUutEVGixJtPPXckEdviyael598V+SKkL+D2YwuNx
lH8E5N13VQ3IZIdjaCLvd0VwlD5EAmJqRRRTag48ogGi+Qfd3voDCDPZpn7jFX29FYQKRcHFsMM8
4uZtUXyl08YdroJMrXGIH0HlLTnSKY6/n2np/xc2P8tvWB0M1MVYKyU+/Q2/90He5rWQN36TkGR2
xoRSuxJkEK17oqlrIabKH0WIdijxJhCs3i8XuhXpDtYjfg8dY6pnOnzPbM2Xefxzg9socrmHkY7A
voYm7wRy7ze3f7/Xxz+p33WE8r29n6TBcHdnQNaD5AcwjTU3xYqvsxQ1xCRPSwbn/MwIfQSw5+JX
whRKeg7RFZvac64lS0zkT/lKUASbfzIwqrSSKQ4NTzYdfIzy6N/bZ71d70GElOaSOaDbGdlj1Ve/
ksz2b+d4Kgv4jvi435cVcCjEYq1Qm/P/vOW/K26coregiasYAoRdxd+VP6ItlXOXCQdFrJUcC45k
MYoUR1kmcdv9nSZh07MArCnEdxpmLytzr9cI8oV9MMmEcFhPZLk/DoGlReXkvKMr/B5Yhsq+hGxh
ZADSurxDSN3lJ82jgrIOCoeRRYXhLY2VYOy/DJHYCsnc+iNuvaboIZgatRcCo3E61oRo15NDZ+kd
N7E5Hjco/+3bk5ozJ3WagYk/nbs5iq0euczatpp9jct/fUlBiGqgaMBJzwMIvozTgDgAg/CHLpIW
BRdli4vaB8TKMsJSZyfclFxYyHwpLMjK750jsypCwXG3E3w07mexVNVhiKhNdJphoPgEfpn5Zq8i
ueBWcpCJ5ScnC+TMwDEvklTRNH6SkJexAW5v7xkW46txNJ0y9nRhkQN1LaiI6ahRmkMdOO32SSDn
H3YUal9AZlWbtW0dDGCYV48Uh+4RVGgBITImK8O0uWs6vu3Xa35mHDMInfaABlL3BmGNJJTx6A39
z6hBK2cvvG/tyW/qoIbNudCXUNmrLRhmB3r9Qfsv0wPE7Gzb1NaEXUXts9mhw/RmE+loTqERCh5o
jJdVkOxoB388o0kogeVQdL58YhSsAfTxg2Jke6izp8LY8qpuyNHDYYYJDgdMcc54+UNkPHCoB13/
S5DjoqwH8K+LYcPhhI/fy4ZGwBnbMNT/eYFohVkBJFs2/FSqhH5IX1uJrCy+UN5Hz1kiVorQvJpg
Zy39IoY8FoetVEgPtmtNASyw7i5zqjCkfXIgsa4IciwdspZ2b0lLo2jFg8mDGgo6Kz9SyRhAXV49
iXVXJGpqNsZH+a5SYT+hPRNcJ1ANRRdm9KZ29izxW3B4vpv2U5tbei4MkNsC20yvnEqb1sE8iAKH
rL5knVbo29U7zsYC5uTvltW2wed6Dq21O9/M9OUwaPbDKbsvUkPW2/mV0HHyeeGKszwDhjdWN5uX
8knBsOaBdgy4s+thJpOiAiWmVm0cKShsU71YLG5PxZ7TLTMGptH+W44UC4EH7HwPoDNBHkpCSgWn
doW4oZyvw6wtcIM1a9KnuCZ4oicqinWRZKaVLAu5PftE6WhdrWIMYo908BSQMxoYlxrAX+VfhKFg
MalNTga+Q/iLZYwEjwsHPSEBEPfUeirzn4e+/UUM2318O3yCPzJhxP7/onJAIA6CDQaC32tN+Qqb
/WnS7vLzsNfUHMFVMrxEWcdVnmsLgy92gbuEWN3w+qlbl0+9581RKhCd7ePCt98FvV38T42A+Qch
5yc9lcz3RmY87jA9OjiJ7d0ArKjNWUVRl1Z4VeS05+CeKRaAZwDHG2PUDYGo0QN9UB/ghsJqh5O8
zVKT6Hv5Bh4rqDGyfe5EzZXBeMy9ju5cc7DR4OrYGbJt//skRIh+rMeUxU1/X3oIjJG9EhVukiLf
jPqMbBs6fsZsupWxcjVNiJulYRWDm4h89ovKpWb40UspYlvRlhZE2eVyQG1Y7vrZYaEMsS3VheI8
2uHf8jkYDe+hnDI++DYNVwFp5YfTmJk1xE+Q+7fKOZzCTOj0Fvsl6w2xr29oRatj+T5hkklUnG5O
vYDdGrMI5ufnbK66Q81gAoBqLKPb4PDmpY74ZSQvmnKZ7tvTH/J+6GrR3Qew0QjeUYSpZrRPP5Lt
zjpj9yNZOzewgC3w/brzj7Px7sy8Id9z4pikTEKmU7Aj2SymPiwcfyEhxe5X1H7Bs53ArPv+9TI0
TWFn34EpFtUUr/6J/hSOqGK177yKL2inh1iN7wicIjkKZnzCVJkRABA6WqxzFg4ixbzPgEbUNIdv
/+OEbsQrK3x7LoQeir7b92huqEMlkqj3mrbwWgsFml/JFwK1QAO5HqQ0BvHPb7YgAG3OEKvsDr/S
5w5XpGL9WTO/zINWchAgtMrKsP0d20fYoohQMsVGi5242ndFD091flY5ctUwAke3oI1ZFQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
KiGptJTgfqBYZS72wh69LJC9ftH0usQfbwCqWpq6rKTKyZSFHTqV9jYUREWmB723cGIc30akrb7R
rwk5hSsJOQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
oDh97TlkJefnKqv55omMQ/ZmMIg5SM6QuYpKgFYNODgbGF/5rc6rWbGwOe1hjIKPsO4/NT2klxXD
dt/hQZgrEafpc7fubpzvKuNtQF+0ilkrCJk7x82TwqQqlkD6KjaK+gGEmn3f6bTnG2oJhMHvCq4N
oHgqcLMkAtVCbl7CV20=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UfZCiEyJnA/VEE1lagPKMLZO1eFTrp5Fl/4XJFOl/8RBa04oZceVStDRlIUZIPo+k64+DsBVE/Is
RDsD2clfc3tIUHljYua9C+fiefafd0S7sxl/KDIf/ckKq6+B9ZMhQn6IVYshE4nKILXVv5gMy8Ve
CWff7IRU8Em7/9UL0d1dfiXZ3Y8j82CjbhGHczhsjD6GJZ15wF8PKEpjOkb1P350SW3C0e9smHby
E7vXpaztRvdAJmoQpW1om8fK3yzc9y0v5IXkAmckmHIquyrKkUWmpXsVFiFKHz7Bo8l/MA7tUTme
WcxrSiFOlHJJJWKv1Zi+21XopBRiPWUYLfHCeA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
t7et/RrkK1Y6zv5kUSWgI+KUOfrQNKE1oxsTklop5j7rCvYvz/esR+1xd+zy2pURy+aItRfHFC12
1QexHPPIuxafV4o3ncaEzKeqXaXEcZ9fFhn12dGGYqDJIH3UU5oieiew7kPUloN9++bvo2pOWzBh
Qh1U8PoY9vRvl9BvsOA=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
YfY3lGfEL2wTVsCSvOs4aQEMyq5AjKxYTAmPhnUtuSw9Zfza9lSS4dUKme1tZMjup4f/4ZHcEEFf
5BDmD7MEClBNe5kobK4ccmcyDi4tOv9gXn5aulmst1MbI1xTX6AkMmg0FdCkxaA8sUIzO41p26SA
yiSDKgkccfxANLylEkrbFCz/kh87DkijKjEtWxZNYg/Uk744fJW+ABuy6iGIDL8oNdeM+Kun4ZvX
9CyHlgKbXc1IJXR/MfFXKhd+HXxrq6dA/mBxFLgexORkHopz6C0YN0o4VwiQPS3pMM62qYD/MAFi
TfU/KLPX2Tq6yP6vaF/wWpHUYnbmBrt+IxsBpw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39040)
`protect data_block
PLwkw0PPpG8za61yFvf7uHCEIsn5JyR5eXWeh8UmEpQ90SjHbQCCdxbMxVFPgRsX6dzUvY/bwUKX
73cgWIL5Nx5Bd6NLtOMmM5+HVk46iRKt6Qh2zCiDKqA1rnT+TPHP+yBHVsCmLATtxB5i1eJGidg7
Zaj3TvQz8uF0Kmr4KP4eQbBCs8UInm3ZmhMiZHW/plAVheJUGzvIBcgNzNN/b69mtzKJUU0M1LxQ
QgE1JW/Z7pEOZnqko4NvGqGdES4QRjoGHVhsBMlwWGKLzAbcgT0iWxfmVdZ7pd1gCEMtwCHT8NDM
ijkbueYX79BLUtbmLxKYwpAkeNcjTkijtr7QL3j9y9e9Rzq1CBRvQSErNz2xKDqgdcs3KWwn5NGp
CwpJglDH7bGxMD6fhywtoakENUpoe3WScMiPBa1Wd5jd5MXNCfDpVNAWZjMY6Ftj+1ootv2EkYYM
mnOpB7vr3bg54MU2nrz7uumZ43gvBDabYzXtR3SuvGv4s0gBcKCxIa0s4ifzw9s8QEsmoIfy+5rU
YvN7RNfrctwwn+PXl/zCqae0ZJhEnPTg5gAwCVf4+o3yYgUYfMR+m1Msz6uDxSSTkVRQmGV6do/V
cwldBXBF6u7RSHOkjVeIXJ9Md+GQpKP7Z5Cdy/efxUHAhBstIwfoTWw3JDhxyt2w0ZeVPQ2yguJ5
glmuPI2k7d8WmmfSHuHsOX2kC5y5ndWVQ4Wu7UoEajkp+lIK5njj2KDYMi/EWnY1Hd010539yxH4
0rERIqxhfQ12U3Eq4RUDyjDDjlJFQg+4UJYBCBWD5v2ZhcNO1O7FWFpCrKhw+4KhEhc1K7pb8p6s
8AjG0ATd1NAKkh090Xrui4AyJ10BUUDqF3y7lf1am6Ixq1aKgC9VcS3eeOhLCS93YtpsBp93IXQF
OgQR52rGHHv0hZivGASHdYpc4Ocu1yfOjDT1AIgqB7LZpdsEFwr4QlawyUsRQqqZH66me2LGfXlo
Ba2uxMzTJRxXFy1VkdikTk+u96SErOq5Rd1+u91bP2C0hp8xNnNkDaPZda1X1Bup1pdF08GdbJRc
iPucJgQDJ9xGPH2SXP8eD7v7xaYwlqZoekIdwgqdRI9EZ7bLxg2XCsOFn5YPGFmfL9rIMxesIGx9
buOfhOaTuhJdFT4ACfg12yZrn8YQGoaEQWxCrjfmqUSnQ/KCupl3jwFPEam1RrE4zwWeamVXoXi4
Wl/kGSa4usLDQL4vApePOw9urRL9VgLWs9sspqMp5psaKF2+G6+DyjsChPCgqjYy8CF6FjnV/Ycy
ROvdJE7Eo1z5h3uhEUPAFdtYYjBH07bzFBi/Mji00EMyYmtlpEIEVq+zSVBlTWVzB9XeBm+THaM1
o7mSZn4/dHZdRSy/34aQ7fj47GkELaf7fIEyp2vC8Ada+CiZcrE3pLEOSc71+B4xtXlk4h6yui9v
muYL6OTWHD/glgvcIgrqyxID63EPAc2rSsWU5oyRxXa+fOO1Au+yB406wPKo89z8bSkSPV5V0yIr
YM8JBPjmd696R+KI4rkl23gpy7kcVhVIax4HpP63vhErlnEXU+Ab/lt/omlnmfIltuPpMiGSWvjI
yrb8Z+DpSycYr+H7GBzVEmhrhTIrEl3yVDX4DHpbe12f30m9jF+c7V04y1KhuXY8YHMrBZs2G6sM
7kegM3eD3TzgftI7e1btQ9WfmQh4D36LIPMzcC9+j1tsBVwZctzCNBdHVsvBA3xJR+hdtko2kaYP
AL9wS+wNb56YAwNcIPMpewg0wQt41qnVpYxXJ6sjnCTJe2eOqseRAl5D+kG1UqXnr2GnzxQT2l39
iVr0zQCBUmiaVC6yIK77tdn9Ltwv6mYpi0tzts69Tif9X0AU9jEM66OD40LENgP8pTMLi4Xx58Tq
KiTGq0ABmWdBPfPZiJI8X4rDsrHv1b1imgIaUp8V2tJhmRabWMj7iVLlF085m8Hi+qk2LS9fkcGM
A6PKk5ui9QsXc5tZl5VJ2UGWy2uNO6e3pXxGH1f66fpz8MftNnssvStMNV/4qovaDbtacxoTohZR
ZfbDXsxReD1kDHgDuD88DaYzYQPGRY2uSnXP2qkq26ebKB4Oj4lJradT1s3EFL7AEURhzTay18lh
1a2Y4a8B9oRaJ+FeKE0zTHhFk6tdtdgOSRoT1RMho/s5nDmvWeRDS3bVXfK3tsuWXkKg8ftfauwW
HpFfWxgzV9WNsLfRS3qCFqdL4kbBTuWc9NEfUEP7o7nn16tojOBHwxV+GD4v7R+YDQvzu+TLBoK1
96xoREB2AtOruyMk3wqBjsYhq7nnXZbmZZHwA0qCyha9dB80woHzy2U1L10ynUE/Xz7FCYmlsV6G
CGLx/nQ9PrKCVeB0xyFt+epVXlKmi7Kwi4ookGZrWeoVkkvLPfrY2P3Y/sfeTeFq8E4AaBo+O8HB
+npQWD5/66JMtEvyiJuZb6kRCb2t5yfReQMf8GzHqei+q15wEDPEg2kBOeQlnUMj5yJ8FTu4tBgs
zlqzsunzjeKpjPPN6s5bqiY8LrlUEdUPpswBpXIqW7iKdTtCNnR5ZzrPafziMOT4+nM6MTE10w0q
/pPIpnZYNZZtDD/+sjWFRvWxvz7WYTk0ghcf/7vnjLXtvGNvr1f4LOMXOE2aXZYajcWA9gKyKLPY
+otHCR5Q2EbTT32dWCfUr5EA29kp8Q7Zh2WwETEyGnKI0YT532BNF3eWQAPFoXsCPEvOdiZ1ZdfW
5Tj5SyP4FPens7Z3giy4tE5C9d0CPsiv9K2pP9gDV3nOBo7m0mxArLz+r7/cY2w5BGlm/DBr4uP/
ydG+5ca50DDxsDZ8bFc4DhNkFiBlu0dEg52mmDZ4mKs461VJ5wEbOnLMQDPH/2Ar3z5FH0m3aXVf
tLQqlzvdPMFMXCh6TZKu5xN9vJxECKk9jpAeFwJ3IFRWPuOqspDafJjWCqjGxmeZqwDNka9vxo/F
ktYEeWBolZvkzSmnuivketkXdYC4KphXaMrlZsTZREIiI6S1LTYiVu+TFnYhnHRLjTWTf5Id8Lwj
6FNIu9KgUYMcBQOnhghNLsU9Tuyq8/AvgP6dbc29cZjffK/3muLG8cFRHqjNnkH0RyIUpGwecsiN
zxNY4qnzRkBwYK5aRvCL0iXBaiOVRsDdq0kOXsNNGZpVSp1yyJbz+Lo4EB9+2tcufooa2Sul+QlD
jMJmc4Ecm/FKGvXaBbIv3jSN2Izyd1PTt3zMTnaHgGnYsIt9JWUXBG+PT24zApPRysbjWcfcHQt+
hKoclalHPb11xQi6THMFIM5ix4YNJNWQIb5uO9Vc3JAOgAe2Mqw2XlUlEV9h3eKO8FuOoeix3fmY
8k3ZzKIyldAd7IWTSt+lojS2snVXEDRtcJ11FpzCS3TQuAqn4xOihfd6PbSAMd1qwA6ruG/MwxVq
ieRZBOKCp07yYUcRMSA1KMqalbQIOb3rz7lVclBBSm+T0aMgTw/9Cij/haBRtCjhOjIe8adm9iRI
IS58SPEXD7HcFoL8QLa1pIPDoX2vY4rB0JKuZfyo6kZHsNhUc0x1uy0dvQdy1GD3res+xOoLULSE
xjQXa+ggSP3xoIvapAYZC+UG6G7mO3ujuGXv3KbBQl2qo6lXklFcmwnATw1z9VyhTkNGnknCA43K
grzHNGDet8h4SQDcknEKe3u4lJbpepeQTqe7/Ho372wvvxYus8NHcRqi1TTOQDqMBYfYKJkSn9XN
OV/cG12KOqo3W6j5yCp3Jp8WdUUgOvX6kQBbFOQMqx4/jaYsC4KTF1Z9XFFWMCLiuw8s8YUWl4VA
U1XgeNjHC6lsBbUO2kYx/C46ndWH4Xm1e4iTsEXRSXpFgYbtpS0/eNPgKytm64M8rLLIH0NUYxAa
n6cJRwLM3hTprT6MYXMH4QC2aDUv3zKQIZ7F3FRHJEu1vvzVyEyBramVNqkBzlfLy+uCZLKGopNB
mqw4/0Pru9pQWDZR6H+ut1ZG+Cf2W+Rdqb/t/YRflI0ZiZy38m3C5O5ceHRO66lLtyW/er5OJ9Wx
JQKJiWvTWlIkljws72x7/T1as08g7GYZxj10Y85SnE4KjL0BjUoWSSLdcz9/ueEIO0zduhzV57ks
2CP7szD/0AZD2RuM/emQNG6kZSAkyyoh3njLm7M2Oql4u8gag4dl0Ny8Syst7h9i9wRej4+hvakg
MoMg8jqRR5hiD+H6EHvCmgAfaA1Ieu2I/L6cB14AGjpABG0qQS44SLXbw1uDRimbF+EtmFZEC/Qo
l9QALRbVOi6pg9ap1Os0gxY6Nb8ODJbQpdPEp1vqYlinHRUpE4pweJ+asEgIekKONI34sJQdw11z
ILaW61DSwgibeemf6L8nF3DAzfCbx6p+Mx0Dn/obw2X+PBAcnesZSjCPVDWi1GxjJqDn9MeMyx3Q
YnzrRUirNNHDNOD27eA19ehuBPiPgE2B4iRG4X8VBifVjZGr/Ow4dJ/mCBQFiydT/3bfYKQhiR1z
q93bo1mkU/+bYi88JR05aFbYuEhJqYwXk+rbzobdfxFODpeL/C2sWWf2r6ut+F++LCAd1dYen5lb
YhNLLXoP9dSe+AGEJLHfUYBrL0oavp2qSaIz35NGUDY3tewt/OSZwTw8ehg+l9uiuyHfxFLOkPP1
ofzzXDaur3LmJREi9SzwnbFnEheQK4stetYfk5mAbeJbe5AiStP46kbhmvGuHmPt96fj9nBwjXPW
xJxI+BCFhnEjbTg7iyEV0Hn9TdbzeIvmHUXac6WZODBANqys8Z+8YzFVvFBU1PINlV2YHltxR49u
+Cbg0lVhsTiJ+daCvpBk31GkTDbpvbD4O5/bmPy9gNCo337ajlsl3yXqQuR+a4hrEi/uB2GHKPNu
sBRYWAfXpf51Ih9DtbK/Og2gpbddhAADkAVWN1gyEY2lB57cUrNx6gq5hA8vr/GuszwnsMhTNcEY
q4ickwDOj5UitnuxK41lfAU77pgKr7dq6X61xkOhnKI+j2iqsrRimOHqfOLQ+5ZmMW5d6X5HqKhP
GJcZs1OjfUmMCbrf+n7uDBeTQYkJO/oFtiFIvvvbmk+f+kJPZAoqIDm9q87rSWnDXsK1T+JRzW+R
7N3P3XTLez2b1I5q3kvuAjwf/Vz+cvW65upALfSJN7jpc9mvhhF3P1ajq3cNR1PnyQlOIei8yXfi
ORUMNRrZDs4NPCX9BFHTcJHhmDksfVzErmy3IrJgWuIlaaf8fPXfNJSgYsjXdbGgOweq+YIxND3a
O/ZxbhTSdO7QIwSu7sXUBZZaNkijp8BMWIIrfdgmIRdRjOSxsByYEjagfw7cmyFDgiABtSa1/Mt0
toiXBHbVEBZvjrFLjE+GtUZR0KN2MSrdxBkWlBKsRdAqmxj0l1m6Xi4X83GuCxrEj3p7YUT0WuPv
7dP6Fond0KmhupuCa+nDBVfZB8Z9ged57Q6dgg9H2dRn4Ig/X/mcVKHmxg9T3KnALMPTNYy0g7qs
Hb6J+9IaHYiRVjJxnsvr+8qpRBsRdYa1hhBDT5/BZulchOxYEzG41YIUnIgT2enKESBSW4k/9Skb
Scs/C3Wj40OOJopb2+yXpjKawnlm8O39aUkzN077PKXzTPow1uDiuYF7l4Xg+HvF55G/L8FKr3yl
H7xHzHs6aBOX9F+eS7waobw6bpeuc7aMT67hfRIK+uhbaInVIv8lEaDur/f1JKPBy9rU+811YaQZ
1r/A+IbQTfcOQi2C7LOkvBr+RF3QUy5F6y8Y8jkSTOmgeJKOWP3n0vnOMhe9t48l9MFf+SOHPAzg
0R8RPS80WTISdIE1Gk415IdTE1SUmQGTDB9Wyge2YdcpAP4otTCQ9KNh8+efVUyA6EVVbEI8WMe0
C9UFjnSyzsaBbDS00id6ZSoroP50Dob4CqMWpUCmftgX1c/kBvF+Zg/jFb8kg6x4JKAoiMHvtceb
Dy2Mgm0oE51NYZ7/Kd+3wLA8w9b0ApTLjJvkSEzwkNa6JCZIf94NeHLPb6AtXRWgRUsZTnt8v8kP
mnuUqmV0pmL1lF5TFv1p4XdDW5j7g8nRyhWkUP4Oxpi385rDdq1ddu5u/0l5ApCO5xJpDh35RSzd
nLu0o19rE28iZNGR/5WLcrmXMNivGQPVBxkShNpUu2XtiSaH2A1VjGDomKXlIgwaDIYvlSUZLlaw
+ezNwyNxIkSZZFkTtPZWLVcnvUm7fKTHvExKxrf0AAfjhSS75bUIApRhlRHlRPNMPxDtNvhU9qRI
lvi/UAc1yhW+ZDylFtE5908irFbFI3E+UFj4a9guM0bwJ4zLngg55913KNHLNq5rTmrAbtq0qSRY
KcG7VcNn6tFzGewpj7w7IgAGAHk3Jz1CP1HJI7oJjqTLSXICzybojonApCfVKr42I6hNaLGw/zY2
6HON8EC6joa2meTVtMXRIyq3vBizbr8GUuJJLztIdfOnrGSYl1xHxM3cowv2IXzwOHldJICTuKHw
NPxf2ghsLswKbzu5VxraCNs8WwPJXZ84CcPWK+JBtg+paiJwLrOAEq1CphknpTkrQUa/HPL4Z6T1
3nblEpYZ//Se+rF3HNpqMsNVPrFBeuzAeAnLSpthHGOwg4DLXgp+O84SqzGNA6QxuowaWJjgBTHA
QyxFE+KOIF4GSBbzoMuyG5RGWeEGw8G86MdinQ7PRI46zZ2/5LBGT1wdRkx9GBCV5aPEv9YYPFZY
p9rusahHPJ9wuGbc3M4K0ku6oJrdk49Q3P+uJH+K7RU77J4LoxhT11CsohI4ijKUCSQufVysiaUX
byq8+5bpGDNtU55mZMNJ2tAbuemoFqrCVOvgetrPdFI96NQw8d/v5DuTwIpb0e7+TQdvifM37HFj
F7nMe3bsf1a2HBQrpRfJxZjYAH/eN9GK28yuUhafYTsLLkoZ5IMfWwQl02siIer42iEU1Bkgucj3
zCmhNrDEy2SvwE6vkJNBcZJyly23+qN+CAOEAGuHIfoXH1sVbaA2wuCoRD1n0GB4iFvTjZGAlPNw
9GiFYkUnKZUtr/IqCSwzjH4SnoYkc+RqZAyvdYd767TDluJcuHPRKmtzHhvZUD1rtckFHCZ4LzGg
RMz8LGHxKmI4fUdT/gHtEc5jV40lakZGt41jE0bwbAu31bQDmK1lkYUBTxUO/0goQ1TAH+fo2kN0
2WTb9hSQGavXmIQV1cBlOJDUELIZFoDSeBXU/iahBiEZpWdVq+ZAjcuJfBIzFCV/rQ4aYLgRCAli
nX50HkApMJYT8kIxZIgp3MtK8lkhZcKweyGpNct7Ud98imR5t0GlFw6AfX/uvfcVNcH4MmxcsD2F
K8ZsdYqBzM2Ux2BJ6BxGnOJ+okzWBG7SAltS9zlVxPbqz2Da71zSnWGqlwcdl/7NghSejVKXxmnU
Rr3rbOFRaGosflQXHwCuMDCpFFxrM8KsUOdtlLaudNI4hj5RSQjVL3/8rDFU9qWsGV/RzCvbnIDj
RLm5wqaf0lw9JIE9C4xt+nCHrFDIzex2OWAH9qyw1nmqDLoUhnQlq7aSiCLJ40074STbD5CKTkNU
+G4if/ol/LAX7lOfnnXoQuQan0ws3heILbUozc7eTbCqUyF4/ZmI9taH6wlEHZvT1HAwZHBZpx1H
wSSwgTfyrcQCvGoJVQMdXBzPq53+h78Y/4oPMukhghvKAe7OwrXLsxaDEYgi2O5n5nStLxPSalLs
OMpPgdhGM5RTcApxuLbeWP+Pnmtm86ez65wfQl9WZoVphRqsCaoo8vf6gjfJiX5bhUJQJzsmOhit
Flu81RRCWR/ZitXNsHCBCd+zXzvHY+VjW2aK6o0MXl0upPUSQ9n1YfjtecqbOanrVCtzcMMLCMpd
KtEp7WYA1UpetANp+OJIc4pVMRqljNGyTkqjB180fWy5Wz6Jvj7dzY7+qLqRVUdjmTI3OpBpABvT
QcoVRelmk4lotuNy41rFNQZDXBoXRYb2kuI/09DxdtkhOWzpJVrAjdu35NVsKdbD8ocP+QzTDEa+
UmezD7TODAy6q07tOsOf7cF3UHexCElGGNh3A8hkOElHCrDbhrGNFQrdwlJRqE4ksYOvW1c5srij
uDMoV34nVfiCnlcJeSs1cd9NLfkSMmWQ3cgzjRh0FAiU9zQrmy2aJTTgLlzE1micCESgPWjLDW5a
PSbnaX4NTaI2Lf1NV1pmHSu7GzBAiG1mAecu2ZS7+jc8UW5+ANBXniTbWUH66VwpZX96MTxee1SZ
wKW3Gbn5npOdXCfOHAlON0AtwiSUjrLYjsXnFD7/WqBp+V5CHr3B9NVUMlPFDms95Rvvmnh3YrSh
QlwyJxP0JcVPvRLbo4/Rl5S2jBj4RbSBJcp+Fy+UWDpGmFQOMVeQw5svT7ACfxE8AyKYtDbgHFoR
VRmYommKAcBuZCu2UF9FMenPS86L35WjcpKK4PTpMZARz+H4vmc63mVqZCsxUoWT7C3YBVUIPoMy
8owU7A80A6fLPw3NsWqekE+S8NYklq2dxEgwj2Usz7Yq149nALVgZ7L8Ea9SkzgWW5nKO/VC5pcX
+VvrNByBbGTFnjoU4uAh5BxhUwvgyOsidCgDRoXn5giV+5QSYzKXZoMA4HDzZeFdqpYXKDy4aNps
9hGNdg3Oo11cFZ/oPJuE7VLVIUSBtsrnWVmvsYGUhB3kVEjy2vaCsSrj2ujSZGG+Tsq6Beyq+Fr7
xnunWJtIAmMQVqzNtKH4oLLw2vZn5nOqH2ghQIrBWa9so0JgMqWKAYb0hIEUAWR6vR3pOSvPc+gq
TSYF6XQ0AbYdn5DGgzT/kXgaPoEilyWTJ3zW61HrvAgjIji9H8U8IWtFTX+M7n5mz1HP3zHkAk9m
vHx5JMeT3ArgI1QsQKjVg6Xzq1WplmEWBc6jtMrGWkOUeFuN8JGSgE8U7yHhJgoycl9LYJ8IMu9Z
EsmGw7DkafsW1BIXW07GhEF1BBnJxbgSe8IM45NEncag0wZl6DEuIAE7xm+8PM8pIcei+9+BfRIs
iLu1N8LXj0aPAOyvMk+gee18dLrv6nTRdD+t1EMtw9F165yz85fMAnLqeppDAw1vFKdos+ZaaIkz
+2Ns8Diy1c4wppb+v7YG7mMBIM8BRcNWiGnigZCwaRo/ew9RJvcmJmG2vB9v2YGgTZEzhuQPisiz
VY/3Hcg8ardcWzYzs09eyR3vr6o9goN6WHlBsHQzfHzSu+UvzvexPUpAAmzKFKociVbaT18cn8Ak
/15MNHN7iNDcg7J+CClKTLG6OcmCxbBowbwCN1/TVrL1+7PodnGKrpChnPa78AcE5KbeHw16z0Wt
JjY+jqCdG4gsOR3R+SodShdrVhDgNQO0Hfa8h7rWnDTzIFS9+ixNMBPCgfKjvmUB+oVGGe57g93s
9wNqqHIhE/gZGALJ5oz1o9NCASEEuTrIF/XyrJ0GrbkCYPe5cPieQi1np2WoCzrf8uH0Xf0bqge9
b88DdenWKNIZFcCxn6DULPf8cqefe8IKOodP1JjHUcOomnIRmsGNWJNP8PNfnrPKJ+S/vSjWlqHb
pjOEabfOauZjBpSjZ6Z1yRQ79WEgs4YaG5MV9g9xAYG3IZ3pLh3vIFsQP/GfJauxhAH847tCq7A9
IfFWrYXphbpG5jB/8ar9yS2lXL7JrBafmEdZjDN5IbDaVAPWCIwkikbXf3LJHXZpf/klaifzobEb
OeEQnHJFQhHNgkres8LMCTmUiAzQSd07yjkbM9ZYn2qTNrxTAttpFXAQqNpz/yFiY75uL+Nwev6L
widB3D+a8JrtJkrg2sdOuu8Vhj97YuELmZb0c3ycZvFvATa0Wcxj3OQLaLwD3bnsPay48I5MVp43
P7YbQzsby1hXOFHk0T1cT1phF9fX8fZQyU+8GkgsDvAtVKmSQq59F6JNnB4+2JooLgj+cBhGPhRC
atHIt6Gz+S5ZuilZ0wzgrt1x/PNGwht0L3yoXHu8N9gCgiXBJdrcwASfgOneDwTHyMUKew3sLtAj
2pIjIn8AqU6x3gx6e5PSfhZWP1d7UHpYmC7ik2J8bOuvwLuJ60cwgP769PthPPAaJkTGgxRC1tEa
SE12JnY1b8Q9UjlCdnLHrvoHYP2HCTdYUblD8a3mKSSEjH6lzlcQqckhnQACFMZ9GCjgy6q43Idv
AOH/aFocbEBHKBzXGx+s7Mhj3CAg1ywrBrDW46L2C+gx8j+GDdRyqfdkFDqeYKhinyI8p47+qFcv
kHl3Db8OXwTtQCCv6QGmZmZ9IpHWMjsw9uVHzgeMLLwI5RjftIY6y0iIWy9Qe+nZWNEJFHEYA8j4
jeEFjxmq1y33B9CmgXpNnowOoA8wqJkDNKzHaFhwscju8ZAmwb/ZF07VUDpPyuvoDiu9F//6BuQ4
zdzAtwHEca0Y8OiU3bxMKRL7JA+A2vC0FFUb+yMJ0nbmoxKY6wmI2OJt/hD5OgvWFSl5nA86pEnk
55M62eZWOTLfghSKmT1A8ND1vfdn8gZ+JhVG2NfZtIVZeII23QBMqSmAxe7nER2jpyOz6x6Eg5lN
xVC2ksflf1/9XTHjFACH5EuXd9/WjOHZqCsBW5feF8MPbDaUCccskjaMDSqZg5kU1GC42uyv/q5W
EI3CTuQRiZLhVcYpbQjju5JfYsN4KJEfGwyoInizAbj5C+snf2WQTYKejzZnEtGyJNirrVz7+Sx0
ab2PpezCPhhW32/P5FBH/DQ4RujOnAbMWjwoYUhpSpj5FCRBCkorAT8MTXwltS0KY7zt2+bn9Mer
ifPv91jPJBou//YIj/ug/Udtnl4a3nI0468dJVSMp8NqWLFWR+aASIEAlptkarAHqCz4Yt1kMxIK
WUR7L8src0g9q8fqkaVhR5VNobErsuxfqApPdCh1ffsa/+JBaKOzub3NwdNKMpPE8MYehHTbTSzd
dTZK1l8iSCpwiVvfooNsgPFBF3wgu5FEyJE5F/Qy4DNu89NeEXf+nRPvVS1bPnUzLf5hf9pauiDl
/1MrhUMGYczTcuApDinjYTAnz6BskFzCBvF5QmFbwlENWlSAO0NtAPKfw/DyeBwzP1NixM0T4ukb
EMwudX3+6qo6QGyHHvpAPHMQ2GqFmh+Riktj7PUfvRr6idPCwqYk8JqDrWEJUTfrlwGswKsrpQF/
75rByieoMZDbPXd9lJs3A+tbuqA8g14e6NGDI66pdi4dTjapCDbrvFXXXXT5ccBqvN0G7v+LfEw4
q/oNqirB1AQQKpZwd0m8iysfGY86O7UpkFi+Be1ie5yKvY9PFKcXNS47M5DUXaJVZargoodvbL0C
XPkTyc7eWpxpg/NMQZjjhvE0uuzEdg6pH478eji9tlPYD28r5JntOCxfHXgaVuFxIuY74tCGhwwo
DGn6aQMb5wLL49ydu1lok+ynUAOsdHKF4/QOkiCXfX1b5Sf6019kEJjzXHh0MqOt29DBmugZ3e5x
rUknzGPaI+tC1vN2DePhTfCgameci/CEd4Wl8YirU93/rZvTbphAZNRJO5GqMHBM8dmnIoBZqJfQ
6YwEqNt9e/uy2Y7zRHvaf7R3ORzrUw3ZRNTgW9tXqpTDT1pKpik+X2pqN2L4FWoeboF3OqHmWr9e
2K+dgSxkhNSpP9QpVh6t0G4oJXA3vVMsWkbpIyXzcl9X1TYDnFGaPXtTmLfA26z16OaIsdOeTu+0
UAfoVlx8SoIiyoiCt2Ejutwd+bUqx7EYoLKhh15bhSZ1W1vs7EpehX0DqZFSqkh50mQMMrglHz7r
sesQxuolnj+OS30axg8nILVpVwRJPdAL1TgCgLvTc7dAi5ajbpc6M1f/j0rBfNkpIfl1T5kgGZGK
MsDfgZY+HuAGN0refzBVGo7d7P8C36xowLik36vTNloBcI0+wrRyCMsFUlTyKoB8sVJMNXJerCgg
P/CNzJBIIRN1TYio59Gpwa1ZgoMtSNS1nprLSJy4jK3wL49uVRvspt09bMI2SvNumZG6aLKo4arp
Pd2DmPnWd0DcWw/Tp7q5rVE+fPnAcGndOmhuCaltS8jMC0tBwUDATqyoK6OE+ihuiweHSW5N97+2
pmrJtOAs9pQo4Oky56zsR3CHFTtez5iDA4TWZVFcgx/7LN+3bqoeig4b/Z9Px5/+6EM02goo0jlL
dEDnLwuRCV2f50vz17EZiHBImqkCI3xRdPqwehiLa59iUe7iCKvhvYwqQ+vzG/N/4thuePMT9cHs
qJaP+wFLcRVNt9eOE4P6+N8RsjjSpjob2xd+nIn/JFhzuXzLJwkFwshjhyfBrmta8Dj5AGZtinQ1
gnOxgyryYYM/scoSjXjehA5SpCyL7vTssHDTGce1/b/B5QSmlFB1svgrqXr/Do4rLe4MRM0FVU8R
v6BWihl6ajz5k+zUObt+amNaYmeYw+XL9qMkyIZ6K2xFwtfQqQSE2EeWVHGNvoswUh8rXTkryknO
wgOovPxN2nrm6MOSlUKImyFXouQWOQC5hngXLfAhJs4S9lmc6Yrq/6ugFyuPtNWpE6v5YuuFgIqt
2WOeXRB3SpY80Heslp4J3vZQP0grRLB8Kns1S9qp5BbBqxugyxVTJc1UUbAHfoT7gwIJWcaSpKFS
pit5cPMM8OYJ3ZrqMFk8XGGjegJ+xHjF7+gV2rm6FJl+Wd7369ukiqAEUAV0+9LTsMPDFhGu/2FA
YYGmTAK1xB/QskLPKqRjo0oxafqEQfp2YqOvTJILeGdSLGlTnSGHOtcBaBF5CkMKASX9H+1zsPv+
bT8Mgif6my9m19pUtLHEAMKozVq8Q/XdbCWZRN+kPpCUjWLQjBL1SiprKpW8TcLYedt7uhsj0mP3
ckqOBqR4JeOEIaj4XphAaJwJ+rLkHAZa244MnHr2REgkkTbt8XpGOU20c3CTGcBiQpIboPNKCZDF
8aqbq1vo9kmQCu7fNVrywikZd+qPSxZzoHILVrGAt50wLyrzHFMLltK4cQQon2zDlZ25SCWrsvZu
uIpd4Km5sX2Alzp1qjvnnSXsZI5kDpNt3dfRqXuLLlZFADu6VEa9GC/OOiqK4l+eclvaMdcCZfr/
fGmImVc8VSYSKJE/gPJ+E5YMfCwgNBO9qf6NgRfsXq5qZSxdHHlAS+OfuAxnFDeuW+V/XMdb45D3
Fluzha0tegP5Vw8Zutv3uJVWr6oXdpSKXUQPLk+MYmTy4b2h25q+AI7Hs0gWicU0Mw8MhhWhJ4A1
LRj3EhuHIs+UaY+qLiuqRu12XwE+MSzEf/uwNiX7l7gv1558WO42HberDmMblzMm8z/TJn/qcvDD
il5pi17fDycS/jKLsweJwEmqYUEhhi1DKBhia54Pu5XGQVMzOGyMhAfHaIPIjZDNI0vBKcSfnMOS
J17izqnUbEJZ9GqX0cNAwsUfKl/TAEkvg5Fi2ckIQ7OFw15U03bhwZAMSpkUQIgcLEEOrmM4hFgw
8Df8b1zORVAeXGApKvZDp6C6qHKo5QnYFjZ1BstEx5bWbmSs7GBdC/u5PPmx0JPXlhg9Uz33aFUT
x58yJ7K5Qp0AzLbOf+O2EJ1AtzORW4HXirCBA9d1VH7KE6TiWTGNCTdIenFbMOWAFvOxXcYvCXYZ
K9JqS8T2go9QGdWUKA7MYI7vw7UnmoW4KRv/iWNprm7AbFaW2kcy1C/fN5mVwbkbsUh3sIA6r5AW
Zr3W208IAzbkZywCLKTnF9EE4SnRcb6475B8+EI4RGSoKafa5m5K66tz3OcCZlxMw9pKorcGMLZ8
A6YNQrSVx37XaaB2ePEJe1yf0s3PWBMx2uFSbDEm/9+J3U60EGMilP9F9tw7SAlIZa7d+Ms5QkXw
tH5iSqtp9/0xiEQY/568jPSh/URg2H92tvmKYUxOrB9Gua7K75wfO1pUnLbIKxEYC047udF3WEZy
lD8iQ1vYpjtaO8hvOug324/QCqcase5D7vmtKwBzynlW4aQWzuNcgjWoViDLZ7krPmigvDf2LS3l
RIecQYzZlFc4PY2Qk7sT3AEdj90sVSxdxQfxEsKWNYIpt2WQUYcyrocoTAVTPzSApX5n6hq4UJtg
8+Pa+vWnH/In4PH46VEwjnrZoTvhAtUOXvnl4cGoXTZaKgLVz/UVre4zmarF0kFneTf4pm0sPv6Q
Lqb0S0tOCMphG3QF4M3kdeZ9IXXhG75MOvLa6Y727V4ch45y7P6JDS7ZBhCEsuGyoqwriGxY86rL
K/VUCLByyroMGjtFi+xN/TJe/ecX8UpfeG4Y4H/FfCSK52jyrDvqG8rVLEusnT11yMpYYjRYZav+
Tb1ulTgjulDDy3FCKIOeQijIaG0sBpUoC1Ps/Ps7LUHFxR6jypvq4Hzt9c1M4rJNrub5PIn/k8KO
jnbc2ajuMdVgns6N+yEe8wgkZU0OzGa2Kgb36ammm3Jbgg6PG+I7kfN4URMJeiMQ1y++m3aebkR3
QQyFifRbBp9B8P5ZhSIqSKn2B+gpLzBSsqY4OMEkYa9v8LmX6y2fEPjyv4F9FbZ6VPRtmy31Zi8Y
boNi//C3gb2Q0lLe1Fw1fGRmn/9U5iQlaWXEFApiRMVOJOR6w6OYkmFBWgjkMVKeXFlDeyaNLmvt
KcLx/WGAlPVYN98/drNvw7Ge7NhyxBAW9xuLGjcIrAawwEyJkMSsSvilU8DJB/bBzWdipV8xM6S2
y5Pq4FmZBnqzuTMzpq3bTk2Q/eO78gtohmUoy2eBKTo6FSRVF/e2kUpqeQ6rN9Nz+D4HjGqwmwcK
L0wfANmtBcIHgEVqhwUoV3nBhx91RJmIsP+3B3UCgh534Wp3rVO/xkaac5OX/eQFwRhLnFUfHLDu
NB7UUaf96LAah3PH5/jOaOu7SMNhdyL77M9wmUsOaxaqZiXZG9zTtXDPkLIASozn6fCSlma/UUG2
8ViQ1x1pocAH6FK2H3KfKmmTB57l3QKiva0ULJlVBvUxt6+b6Bvi+MmNxPc8QQpDbhZj4wXFJVxj
3SM++9bMnK8OYv4WD+eTQVvNmF8kAAx/PGMSsCrcp+L/KcIiwodidjqwkJEWBMwuoJFMEpMHkv7B
lY/DSNO6lP0gikXte1BB5xw/U8B0m79GX3hAjKMy+y3VfMhuN5Ye2V1t+lQkrUbdYFP64MwLwzCZ
EYODqO0JXM/wvSgJdC5MFsVa9w50hYfvzn0qTnhtSViuInvETZKdpM2Xqh6fE60hB0ORraSj9+yN
/9oKRcPmxC2R45PXh/niMEsjclIrFE46U4RzB8TMmNuOiRIBUdP87PA1mfUr+PaDipkZEFkYroxQ
sdbWUI0wcZx3lNAbF4oNcGb5Z3aQP7kt7JYKgbfBysmPKFg9KNO/WRr/0t/Xm6AogKLCqKgI187R
/j6PpYrukxzI2t3Vsw7NvpOc/IVJuSCxtr9yeGLw4yPVSdG0wzDnNdeITYx1wJfFRAicMojEheLj
Ht4eo3AieFgJRhVBiIba6rtWLZiFWCPph1KTHp+eBAXYq740Kx9ufDKgbT4IoZpvAZX8lCEYZp5Z
8ay3WSIZNm2m567yABtIbqPyNGQgz5NmMF8KJ9+quubK2bXjQK46peejH77PlZwl5Yv0PD87De9v
ckU1DVHiGeBnQlpz+/QXrogytfB7wfd6bDE2Ek4I1oAYJDAuHO2hE93/b31LWZOUMUXwdQczJCZM
lSX3lzkC6z9k8gizYyCVA435qgYJt52zjyKSgWLLCsW0FTJQsHXCbN90maGtYB/XLWFcO7039vBZ
2eBPjwGIGRKu2Yeazo2PITcZnl8CDWsGXyVvXoNQPnaN+RQ0ApK1OVZY2tLTsl8gPdN5d56flOcM
V81+8Ipaotx4qJST7qWpEtbNo3dqSMtzK2PA/2co147jUe2Qw01M2XA7dZXalo7814A5jSRTRVc4
MbAhZmP7ZWp/3Hjt7qHjKHNdqWMt5cpKSVzpc7gOe8+KESt8pmc/1v9FOIHA89r9pO3qxvN5irEE
dOG2WissAYi/U617ibWGxYSevCfseHYMwQvBR4VZQSPTftdokqcA3Ta5l2KfJorY2rXUL+adq0x0
Wjh14DmT3zK/Bcr3XufWYoviV7oYS/6CIjgkaGHhs2hJBOiaE4djvmMLZ6qDheBnEnT2IE6g9FoW
KgJ6VS/JCFTy63RM4w/eAWuOD0+oypWW3Vqn46W1U3I644NKTaXdIIE1sPcTbzl9AUy6JPTky7mE
7YA2hpqTN1Fl5F+t/X0gMLE0W5mRpl84vqteiYRkpqC9+soBSqzEGvqFmgf8yRJPma4taDqp5/KX
PitB/Rh1yFCNQ5uaz5uGYtA+1nVTsyz12/1V/2qk4nEHhTLLsOZM+E3GTxqWIufTG2+R9iwBjJf7
yK+bcbyNkHt5AtDGTqnhv+4fMPmwCKahgQ/cnU8HcA9PYunoBuFuNuaXqAYM3B1edToL+gDrkEMW
Xh3/4Y9oa/Q3HE6mSGvgql9a7lTowFPWgdxC+1SCrDJMN3iKafgQhH2tZVFbQTtqZZ9Zo/j1PDyT
GsDCiBvasOIuuUcRBOw6NkhM0BpaXWek2HiFl1tYl5Mf5r/WfbER3hBwuBEI8LloJjTRdbBlSRpN
4cpQdFplWkwYvK1l4PjrVw0HaPHjxfXRRxnrn/gjIdYD8GgzgnCT1qA7cd57TzbZsKmXlqHDU7av
6yULnpIYuGFopuOkshAd/CAJzbMzlnDeC38gU5VRGFR5FQLznV9LvMTJ+emhCqbEvi5xBCwG4ohW
j6d13EwwaugsePXGqC+DUeYz0iz6UWuIp2qhtQTXO2livaRsoOnYTD8zJ/qKhauQc5WWBwjgWmpr
sR1by/pvz648/i3u41WL+b4XTVdBzfYFmLx4I8D4WA2BOV9B7IZxmIYCLwOujl8zq9GXt6rHzj+a
iLgm8pjOZhbqK7vhwiRbVfCuAZ+mbgiWmYMh/RzsHRe+Int/c4OG/V9KDz44m1Dr8TpxPbjJNbBl
xPER1+ijvgLoY23jwsqy5HAhjeYWjAPGV9KvRje6VxvccOatkTIG5s0Y3kN+XqCxhHdQD7+T70VB
CTZoRwFe8WLJqiMk5WxM9J1400ANFLaTimdk/ObzNdbyGhnRs1w4xkcxmbHlDKyI5OHckDtDiVC5
AuYNfuXWv76uD7r/JqCSdS6OySVzauWZs6yrE1mQnkgUcG6pGuUcy9ONisggOhHsVpZSoLcL+AWK
JgW+XcyKHxhL5f8UIk9/hHXgrL0g9L/nYmxuNngQHv3mxmuym5Mjvlwm+e6V8bsDRLuABXHNjmh4
X6JBEDdPCPmT7ZVnloEO7I7LYoh4NPXDQpEUEjWXfTicS1iX/AuP0owGVqVIlLXbk5mSoxIBDYt2
/JcjrbCsoXyzvuaH1rDr4GtTPYqwgITDS150hinbtCwXnJBmEQa3flmTS69BDH9+UuJkHXfTvNrN
IpM/XU1ub0O4R5VNHWBk76X/piNPiDCtqaA1sRiMi+YwMxvnq2alQuvEuRXNsliRFQ1YiDS5AOD+
yEKwRwDeqMicyZiiLwA0CQC3FiCufKFJsttOaOGIPh97lWEfR6cGJTBgtzj+wFC6F5HhxUDTHBsO
6WoMEb/kQ7yBrbPQ9wkFNQG2eKs6jZuwftQ4QHmBhmwHbUsr8Adw+8UA96PW1P2hj8737T9YOSc1
bzyFXGVpTph8ln+WC+UKyE+KevUioJasiPGBQEd/Q4ZfAoPbLaFelzM7/AbLnDWcIfkfwgHAR7GE
2DKUsXjeiWQloMu0mwDUB1o/zq/jPfLRJjnG6LDUp4homWEuv16jJiszg1NmOQqucd35yoPuJWAl
4VQMfOUhiRnsFWj7METYN8Ka01uc//2R6O70dA2JArLF5YTCwOk/0wnIoj/rBvpQUTdVzuAf2Lmj
VFRVcdjHwcuohzDXy5EcCpFW/mTBbj0rTYUJZea7aNkj+Fv8jvbvEAJfOPg58jlixTSQow0JdODN
tsmh9e2qg2sfyXaYbjqsIXxkU689IqlMpo96B7NA9cvzPVDQmU0TDijA3WWh8YYHE+BXz29MU3TQ
cWMa5lnauEAEDcNtHjUj7F+oSaW5dEXqEYTqSj4eisPdXg3nOHnv8gXUXjylOqBJuOACYbXXjJ8x
80xglHFeel0W6Gmos8+utyJITLPgOVCSZYxiDIN/R0pnrrfVSxbkfoQh34LtbVFnJPSilYHcXnxA
WLslcrcXc9J9qoJydHTFWR6tmUg6Ih2Huaq627IQfo8J4ohWM96sD2mBP4LZ8U1AWy+T8tmtBph5
OkggrW5CNtEc/ouge49NeemXgcWZAGooVehuJy/Y+znLWlWgujSGEyxNdmbqrCnxt/RSAOmhxArr
IOgtMJpgcqhlBip9e2lTw+sTcT1xcSqEbXD5eQ6ZiLvOyH6Pmd3Jz7PenqKB3DF4P5eEn7QTOMpT
20+lruo2vVWvZRXi6GvpY/cKsQr0ynYQQJsO4GOWIqTt6cubC7dezxDcdx5/PWLG/sMKSgqo8lN+
/YF7qJWJ6zRFH6dUzcyiUbPaIUuG0kc4eI/cWlAEgjnOl0gNslRFOPDvIvbjm/X0dSafkdknNGHL
oaufeYYAFvpOpwNC/vZrssKw4g6aZ/f1+dKbGSLdf8/dHktKMuZeMPUxE8CBTSjAvUrloXpx5VFb
VWsofFuV/z9veco8MUkfbn6g00dvCX/Y9Fe0wBEMUicRE0Wsbd1ezYmF2fJ+XLGolXnrKMvmIrkY
htNSvGeHawix2OeBALpK6IK/rHnr4ztQTpYAiGPH/8Kpf9NIs+EDiPL362TwNVA9Ugfl5pWRarpQ
+NP8RRuznVd54evccEVkFkqkRrNRXgTtoVKmf77Df8Rj7n9sR7IosgxKs+XP4dvqHag4ZDl8Vmiv
JLZSIjpm/CqiUTjyC2yfcdme5E+jvv39AGce9KxLA0h6mu7mURgdLCH58ovRaGK05Pcj5LKQyT1O
6rjkhGzkPBQGdd4UbxPG/zsi8dgI7eQuP7Tgf5YEPsxPmcw1snZmHE/QxDRxA7QKLYgC17ke+hbU
kKIbo2X95fCAbSIAk/IhKHEJTMYc/M2rMwljFFUW1pQ0Q3PeGzKqHka2ZUGgFEArbMhMIyEeQigZ
ImH7DsgivH/MlrcSJvLKFSHE3WgtVk/WgcOJJyoFNKJ43p9Bsg/xer3M1LbwPcXSSeHyGRDk8/tc
61fYorrW8qIPmWadB3xy5DU2VCfomkNaQ0bef08OkWfDLksgfXDwMwXTZkEQxCUlEcEwuzm6yi+w
Hf437dpjB8g4ZLMGAXBhnuT8CtvVnFJsp4T1E22QgRQ/1YnHXT0ddQnV9S4/d+0E2FT3B/U/ZeBx
DtMuCb3oVX41R1CNzn8fQgOxoFFqqLBD8Eey1Knnwc+P/5mNRT9QhtPOxZ8sPHOuB48g/ImBK2Vv
GgYH2rkY0URbJLLKhdpSd7HTQ3dTJi6XYnHESbZT+GYQbNWeVwUqe+QaASpp7BYySOUSPBMCTkhA
s5dIfG4xrQccPAv2evRQrDXWj/1dm07at31Kc6fpmAoDrZbkncKTJF/nRGDx/Cs4VJJG1pYy+zR7
teFO0TKMnidfGZi89wH17na4iLYKfA/xUJZXY0LecSxdDfk5OvYYPWXfaX5vQ57WV/2PgCMTZ2ju
OXPZoncWWYuNf0XyudItF2DiIY4zwm6aogP5oj1eTTspGRwdmQ9326NztYWKt8/J9tuIP5RN8vQm
z2tlSQp5XgYvyknk0WZKWxTkTVsN7ongN/iu13AME1UV6MDWYd2J7ctXzx4mnh64TJwIMwusa8i3
mn/xDx+hZ83QPREUOGdD/DmhKFtXn8een64dorU1HNvFaf5Lfaf4lAxWEUlqxrEcvjMzdqokyp+0
Qrh93cRB0QeYuiAz+dbbQg9bFOH0V3sS7vXiJ2C1bmzkVbyO9HBFCLQVcx6Z9/dmoi7HNXE6yeK3
t1kREmiUI5FxtCvXpMAcaWIgx+zF/YbrGUnEd5VsU1aCF9O+2tHpteKmFRdfxF3qhyl3BBarrtaJ
HByOIlUzJx5OUgmxeunuAB30fT3d4/2h3tEU7sodn1LgciJpZcVOhYCrJ0rJHaGWwVxgmgRvUcYz
ZjYd2rV/3+EE0pGW9UQbhMRLwNPH0hIN/9Jl30D1C1qoiKtAVbWsSKfjs0I0Xy5v49tP6P9coFLM
O11ZbWskTJ4D9JR/dGfutc/LeSF6aOrzYClbAKvHgbiKmNeM/6QEcxZsmU8VtZVa1OMcnmqfZ9S9
g2K50qpUemvBnXnd2oyZ+6Wn8cl1uf7ve91vrYsuBMwCTdJDTXE4bEgchxr3in6wBnlpa/AUmblG
i3jP/Lm2Hu693sgIN1BGuhm8W2Yl7VkSWce52dwX9Y3/7ElwGOx1DhMGfRcnp6mO4Vwvqxeg3bQE
WdxyDaVNS6c1kvltXqgSJZKXGGW5s5Yqehj0Pru4LxmKI0ygZ5pJ/V4QjBJL4C20/gexuw/LJfDC
agvQpnUjXE9I6aLhTfEOCZqZHKltB74myWMnNj0BqKyVQX0Ptz09r2R+CTj8uJg+Md5qlfiL3Vge
LqeVbCz2qvJQPEKQKhlB+0Jb6l7pr4W7cdmzE/sJx0sW44FpoE3E8bpdYFAHpJ/Skz6jbrzGXwmR
tQSmmwNZ66RI7feN+9FL3tWp9o7/++ME+OB3ivLGD8jA9NMMw2gpTUj5+76cJU/OgyLKLvM/vCj5
g9heGF3H4ajlCReKIQ5SOPFvmdF6jTGSBiPa2ckMpdD7ltniZ5Wsejl5d2PXOYTJacYAcCyHb3kS
ak9GxLbH6ef6b3cKssfrWJ1UGgFdNqGVQUsQVPt02nR5GVf+XauG4gamplKSUWI+hWlQbQK/CMnZ
x78v3yIFi9hzVpXPUfVvI1/PxsW51862hr54B7015uV8tjt+02l6dwK4R/rEVqefd1stPyqPoiks
7Wcr01TPtsxrOcaJmH1+iZrygdrV1AzxGRXG/sas7BTOij1wkUH1eLtMkxdxH3tzSFCrNiLcUgnt
3HRE/fj3PId0hz5YVWeQC0NwLytoACmrsQE3vsGG0dFGvuFG2vCcokOOgbTeKJw71M1UB8WNCziO
Lc9MQ7hbVjyv/fQyDf7PdGzQRVyFQrD34+0arKapOwDKsVmUfIpLQLOPz7drYW58ZMhjrIBEC2XU
2/WDdIiSfpX1/OZEp02wIa6vXBKFhxMO+Vs/8ryd365zJKUzJ3lHi9Mon4ZLIjl4PJUEEe1Yi2Tr
VUV6lxIvVnqE3tXUgSDb8OmE0xT6Esr2Jh0b5/lrFZjCFSd9erf0iEEnpNzYUzVD1YcJXvuwoofV
8d75SvvgEVxbtVDJ97hsQDlvi68QCQBHbnnEaxwC1xhD1sYBRPx2Xf6Xl7We3qNz2wabewuvxwcH
B60qJf2fhAEbPmW5JtjtH644OBWCwrVrC5OCGVy6pV07GqzIDDroCIJQmvEA7yNZpvsEuSP1JarG
tHGYGzhrDuGry8ysWBUdhb09SVRL8o5WddUuNs60RXyyIxtQdNny4PRaEeJwml7ajDM1dcCXxF3w
o6fb6dji+WiM2vq1rcZc8OS5VSN7i+njQ52l1hc1t17Z2Fl9uJRpeQHS6so/vZVO8wYgMI9YcqxY
yT/T3Ruc5zKwaCGe8XJEwiSmJHrBRfOQnqs0TkKihTO+88goj+0U4bpB5zaOnpltUL06J9FQiiYp
suu0W5JaXdMnyAgRadt6EamCrCEsR5fc/IIUE0TNNRCdN9EmPpmKuQdXITxUP56uJ2ShTXYUgNpE
yB5kzU28thKrOoJXjTCSib1EdJJ9SQ4xb6bFFWSyFvn8daWK3GbYRtlBs9VE/bJ1UBkqce6mvLlu
9GOwTHa4p6Hs6OVDbVe6VNHB6ts/GvU1T8w3KziRR//NxmxkZElH4Q4aqTrPlCxHOjgaj5hCu8zl
npsmuEl43PXxESIIrn6efvxKTLGYe/vdOy8LBh68//XxrwXMQQkM/j5U/HmUVSaeLck9IqNXnP90
OakXFHcTyccqDdtl4Emxf4o+A/Jfo7WeKl0e7L746LVLJ1GT0+XTqcG1VP5FRPl62fBnnuvfHuep
UzJ2zj3PB6tEPzQN4jpeq5TP4V1pPgssOGQteYkog1+mPZSS0GA2KkFCDlpyYj5WKeI5IqGn4dQY
O/J3sEl+SNntqESsxOUgW+2QlW0VTRYeg8KFeySJ4PNQMoyN7OwTtxsXgI04m/NmQZMsQmHwqB9Z
0nClCmjlSWn+vBurZ3/6MG18MJHd8dK2bkqzFIbrOZRvPBkErvClNRfmKZCEyWxVtRhOsq9w/hPU
zM3fZax7ZEhKcvw57GDXVEAD7seSCFQHpb6usunR3dR4gfiiYF10T1FutdovO0P8q5v2dNIN2M/c
TtmXveh/z85j3DREGR6hr9TO84wBUwRV7A+Hrry/FfMzs9g7+ao40wNBgG/oHIZ4JJctfVh/UU7H
zAS8s8y5dIh/4wBEp7c5HfE3aPb4gtJvNVY+11p6BG5oabe9NzBsYcRJZYmXDeCtTehgM5OmSjL7
yGEzF7TSUR7hPjknBvD9U6dxX58z6dqdTCDC2M0ikdcBhjb/rD8r4uEqqNkWs8V5r5Mm+XY0naJF
qPQDDeIRA71vvzNCLzgrPu6RMBUx4ymS8TqxuwpNnbtdtDA/jsV2zB2uqswQMUXUS5G6AaDt3eHi
+T7L/UiR3abFRyB5BFhrrvSxPQhuzoTezExkgnuFRFt8d290OgE/isLCdDhBRZibwAbu7rtNxTmB
/XWehkXzd3Dq/OJHtsH4oSHUXQbOfhrdVaxtOO6OxtZvEDFbX2evqXGnUG3k0GB9WvkuKGdTHB5h
vFo2JnwDPDlDIKo2dZYkMTlmx3SUDkXbrhTedlkIwU1IOSQV7OuJSQ0GD0fHX0S/uVfkmdPBLx4c
83h/RihJlRA6NyqxcTqAxERALalj1w05RIXw3BoZgyQs5lXyfY592BhjXBpfqoMrZ2ZgDxaJoFaJ
vmFlnb8rd4+GnZ11tr1xfEwa+f/g3RiBwGKgF54ssKct5CA/ZMvsny4nnCfRMKZxZ9wDybUUARZ8
b/dNc3eGgvAIWVffYv/L6XtJQ4Sj5nmOubiAq+TaYifNhH5f+SysN4Gie1YzHLfkTyf4FGyUZlO1
bMhDOR66IItdluSabNXzV2mzdAgG2zQegF3KWdFilvk/BlXT2ciio3mJqnNXj+CRndflUmRvPuBK
nfQGgcnlZa+Fj+qUzqkikWlbphDCRIYBs2emd3X/CpOvRI19Xv/quVj6A09UmjQSCDxDhwGzdFJr
wltqQxHxy2y4erQpV/31jMyz8CZunPNYO9Ve3HPDrnrHAkNFMYUjUHGUkcjIZUjqnFX8ymv2YKvv
szRoJpRXFVIg3yHMVO3QJUE7jlT6rVLzGKA+0LQZbT5UtRP28rIW1GaIvvEGo1plgzn2Xe3M4nlp
er6yCe3VSUBEzk/jNWSO2/5/JXNldFpN6y6Ho31zx4SEYVyjXcqYTHqo1e8rEl5Y+roRpqc1CRBY
Vib3OOmk2YUhMUXKXFAjc8CVJpnWJP3+W+U36rfAeE+Q64gf56ldqCdqpUUIw80Gf2TJMw7qzhyC
FeX1jU+XVrzu8aaYLkSffDXK306pdoSmw1nhI4OhHg8Xlj1wtVSo/nh76SJDlENCcQkHaBuFVDG0
GXhG3IuQikP7gSHcat4D+pIyTiD5/52OdePs68wB9qyvaG3zcTCI6IjhyLfvwDTKNMbJZGAcF6Wq
r64+j/lDN/rpSoXUR6/vrbUUVu7uujnt/12r8ax9Xzlcil4yLfV+0QhEK+S7LvyxDSYShtZm0j0l
He9dhmWax5ErpgyvWnOE85h1vh7thdOPQeYd2LuoDpMc1TxVQ3wZPypNvPr6M20QpdHHIXCe+x2r
ycq19ewd9I16XNjn8xSVAXMHf5UmdNd5iyiI0jkgwP4tRNUpL6XEYb0pAdPmfnhfbl8idr5I8Cu9
fwpxWSRnbPtekLfVh4TBs+SlqXHr1QW0SxvWw3I/APp1aQ+sMc/AdwfgI6rVm0LEGuYSLPQYGgcJ
kl84SovYYFiP0Nr4tx/zCFpBv2xtYcWfEXgzKkkI9LfjuLIxBk6MnHxpkdoSIdZKDuhmKd/LPSlx
JkTqiQd0KAvpu5ivMy9Zec3MqRSZVOsSN/yhYBD6bQYGZTAwRIELppEEsp6g/i3RJVsyr+Z90e0n
pH5OdUYFtSyH07Xe5QF1qe6WiZnwwYk3xt4rcrUHVFBxw0hBvV7Avy4d9EQsW5kXlFV1dDB0C2LD
VSeA4FNBm3dcB1R1Zu5KgxbSKO8xguKyUpyhGxNH5GqfE9qcg8vSu9FHP+4RRTM02LBQqaf2QKb9
UlcgGHOy5q71tKT4a2lk+Y+0U63ASs58ZsJ74Q298FewqEKoqocyROo5qdeqh9A6HsOjYMOzU0rM
4qVcwkgsaCTvYNryJOn9Pyqb098ggcTgglGLaNhon6q+Im6ofsDeEk93V2AlyF6UKQyGrLMxQL7O
S5etyE0wOU+rFZvKqEPIr5xtNUAkS/+Ks97N/CT6tVcHsK+ubegdwKsIfsai3SI2HR+JOR+ot3bn
Os7ACYPLtu36ayVDMklnvvUS5+dNWIJsn5OIZZDXeZfnHzB31ppp6kj8lzNO8j2yo3fGtr2raxdd
q00tyCqvUn/9lYZN9mhCBtXL1YbjfSyjOJhwMkXN9qE6cUpSbx48leABT4EguA5pLzk1P1wewSH1
zk/edymFkKiqwnfB/rWDX9J1pz7UeTQQZfPt1CsKfn+GFTErpVecJJNRUv8GT/1RcSysUzM97N4j
rael7aCf2iqDHGgYjeE6xAnMlKFILRxhh4PYVcz/v5vob0O/2ue9XXUqQ2eBVdlyEtIE+QVHt5Kk
0uufdRo4HiE6ss/oIe8OTUC4VRRjPJmie/T9TWRBXtmxAuGTw8qOz5H7769IyPTdgYfOMZzK/aOg
MDsGPh/KmB3oK3S127qElIBJg/PVTDmQXhDH5spkNc9tQlVRQ3QPHr2eM87Qy9/0xCuO2z6PZW0s
flrq26xHKlD95nxZc9i1/D9xKjmY3L1NW5u4tqEwNJT6yirOvBDMR2Ti+3WNNNh8DjBeXlT1LVFS
nAELtqkbGbBuOD8kUnVhM5jGHwpNgqnUGlZYsAYPYWXoIh9QzLaq7reXziJz1V2JNoeuJ7HpULnt
ioXsLBM7AYO3brujJJ1EqbETyq+otYvpDUdK0vdsd/PQvbZEtiXWUsivsVQDA4U/DALXMkKo3sqn
m+M4nLgDSHPhTt4kQ9j5DQY1wnrKhFpglFWOBt+bGdwaKYhuArQsuaIAKSPfLuofEkXnSVOeUNNR
TUKMjZwbn1rTL9iToLwX0LEsvXgSzAkysJZ1Ol/5pY9UGowQVGOUjEYb58UcRJYfiHkrTQ3EEwzZ
/1K501CU4tVVJ3GG+826R6pWDRVvIypgEe8IUtI9cVldd9rNrqxoEV8JreTpyKqvZ0NFuogJ6VDH
SXY9mNWoGx0S/UjFQYBpebZCboNtafyCb/Qr5ftTK+Tcy/fxNOvyccnPFzRA31L1W/7j2MHtcPG6
LtS+Vj5Av4qXj8scpxnR6lVm3uNkgEO8n3MDXPmKRyfo3LIj5NQF+Ko2cqvSNiZep0/OHbIg3xok
AEk4+4Wlp3su3Uss/ANtVBd8j/ZbWpT/Hu5pSkjVtZYAh1JAdhnmtbRPRSxBAeaX0yzpeo5F8aWL
o1ZFZicUakatcBna3Wlz2yL5Wmm+Me1dQI5r0S91qJa8m3V9YsrhqHip03Io6nxmAVODPUOcfJh5
1CE3eWKfjSpnJLnxIN9YVTmUuZW0RFkvTHA0uOIJYcuoamwMe246hxT8l/k/XeZCypxwBQCbcEDD
f4vpubN3Ako1849ECoxGoGOxC7r0V4maC70+mdoXR38CJj+9vbmFVWUzi04xaGX1/l9ZbMd0HF/6
xyT3tSJTgPW9gCG1rx5OPX//rjyakIIUqI+u5WirLZxv5uFApdinxf9LgIvx+X3OxXcBYUhSNkLY
g+wqS04j+prGT5m4uOI2RDYS8qzKomN/kBX++Xxhq0F209WCv1e19cDEcJTAZomqXtqB1uzO9cI/
wLmKl12G1vc9OEO4fvgNYR6x1wRWnjMiL0jovaQ2PsU/rMmgFoQV0Ds0ffR7Kx8V/gjFHRVZVOnt
SF8Kg6H6CJdUCCt2YpB6MLNvdZZXTMTok1zmzOPnYprAHVJ4GbYVv++sfe0K11/ir3pRQrU8s9cS
tmmL303tTjBjzEZIfwT4ekvQl6hwzy5Z3+X0wFApoxuoFTWdg0AFvY2HHrVDwuKZ57etyL0A9Yg0
VW347eAUORaUJ8O4yuF7qj3MquqtxNTm9pXEs/RCQYWeX5UDRhnL5DTybdRUOc9erFz7UxdIA4bk
rC+MZrxo7XXLSRsFUfYxXaqIIuZ3rNNaIyZO9xfSZMOal7L9QTV5Dg+hU/aZXsRQq9jfmlqNBWwc
EgZilOTH9WdoIbXXkwpI3DQ4Dhqkw0KmU2oCOygtvyEOhN+eBpz72E3EhF7K03o695yzo7X4Mr24
yI56CM72i41491+Ufgu5v+tJhjC/GuXDMakG4JldxNOi6baA1EdtW3LY3nwXbNoyz5KoKx9TefHL
EFnTKnPkwG07imorcvqFf3bPP+ZCxoPuvXbvVBp4K34+sUwExIUBBCrUlInLxHSQn/urjDK3nIL8
1vsOHvOWaBKiGFyUBZw7iMxMOzU7lTUnDSMX8V/Elr2NPeEjKZ/sX4r+vSgWYPqH8QiizuQqReSt
Owu4KcfF2nNOQdusJaBkIGobkm46S5Kb2iaVkNkEMGL/8fjgV4X85Wdg7gpWDizz2Gl2l7C3cPPQ
zwxmpLSjSqJo58mMHSfipmUyfSipDL69xcv0NKg3YQhzwBiRYBecaWr/B6stV+pVr08oxIO71ihT
egiiMOllL3bg5P9UyzjGUdwkWjfydXfZxB1VMaFXv6yYWA+5I7AvRfSSQ/IkfRc4NXj1cJE/xVLA
K9L9+EmlqB81N5AHSsGNblgOCVFOVKl5A7aY04OtroTA3heOvsnQWCpOIysTAj8FrCCuIqZDd01e
iht4UtyxI1ithA+p7JbfJAKQ5p/32h3m5tdz4vH3hoakH9YMcBk4PppkhkNBtFTekQg2k+Lqh0zh
iBZvRjCtnBnVa5jEt9rfC41s5ugNnKvQxotR43dmbMYN+2zgpxI/MSkK/bTVtWUq+l6tqXRp9E5b
Uay+7veR5haDoJbMe5u+a218Mqq5Gpgfy+RWZdzG4JCE3QodIrQdhPdIoX01Tl4MA7/32XTabfNL
q8/2HacYKt85vOriUmdjAEdaelcOKx9OYQpYgweRHm/Y5d3Fa48sK8a/AYlihEzEGWHb+YQPXQR6
bqlOz3Aanpj4juwcGc+mViJwPzcy5+KB5SD9ol8lntNy2XzHKMdSGNJdNHKwjKaaj6kU2PHntlqx
UEyn69noz4iWvdWWnUT8AxH81faOB+WHjq2H+N/yxFj4/bQEBj6KiIkMBvJjr1cH207tkgemMTuH
ltha0yVEWZokmdfaL/6GttrqU1ETrr5hD3R+ikbT024sLFndWAanM91Wh7E+Bn5jc9vEjZZJGivh
0yVfdfoqx39v74Y4kTkC9k4AllBZuqVY4UzzR0PdMmJNZNRXaJFLA6uLQjXzX6xvCOMcS6i9S//E
Ja+ap/f7D9N0zwitwap9VJo8wWGu6kpqAWrdIORm8Swvla3NgudeqxGy96FU78dchO9zPTZFCC+q
gY4wEwKlbGhUHJjEd01czkbJlhMzWAFKp8UbKOEchERJdG7t3Jj6uAOyjcxjBGkDlwqa/+lPznqn
m/zpK/+qCuG+/ZHS4Y5i3+FPgiYSNCryqZlFZCDZAZnNS+hebnbRlh3kIar1oUrXGgOdtOdHjNQ0
Qr5qo0uSw4w+AS9VhEGodiMtuY3+l4DP0qeMD65FI7szTykiVsYDv0Bd5XN3Y/kb6zZp5BAoyq0K
eXm0Nebp7oDwybTazmzZpxcecIqHtrtO+tg9/3DHqYyJz4zfO32qDTJAQlwz6nqnFB2npzvIZxXx
syL0aba2OHHMu/8lNg7Thq8x3Q4qil5DR9NaJKxpF1nn5LJxVlgh28hY9W4Ckk13r76x5XMjVMbc
s49oVvs2K3Yru6ZQaIZ6cWL+J0HatdnNJcGEdn2gNsyPJ5UL2rUM+77L0+qx7O3eQ2u9LDQ3HEmy
dKXcnournUWgRCILXfE2g6/D/vdC1yR2mwkdPGzzkmbzhrqmrxTmzD5RmdD+393kTs9hRIc6G84X
8QjnXAR+c9A4XtuD4IPQCGhaMKEeLMt/7eWtol/s6N8A2E326WHiue508FfHhLZHAwpKdhkfbXXP
fJErD5DylQ5IN27XbHBfM3ZyKKWvBKpiTjcdyjT+m639/99axPp2QqTJDIt63Ay98mn4xK5YMH3a
ymxNztAPUwDsW/6qsg23VTrn+ro13mlOb9RxWIWgejupjkCVCaLGMtetVi8PfiVB6K0FDctazeLF
GADK7MrnngGMCjkvILQUNnhI7DGcoKQFw0JmwDdzrbm1A/wFsSFM2hxzC1xGO4gm7hQfVjweMqrj
QdkiuRI2y2gbQLFkwgXmHZzYMy9muingKLlpWkcf74v2vphsdmQfAttMrY5mcwRQv9+BznNZCVaT
6+y/uxMhHtFIYaS6WGiYxEN6jwdPBDeqJ2I7i5L99cKPOzvL6+HSFkD24/xX3YQfGURKZrd+fE/j
05tEdATP9dvgs/0ZzKscar/LnClz5pCYq1hZoc6+BkYYuVqKCa8ZsgLq7Dp3Cb36H22Q/mHvLyWO
rZXaF/q0NEkksBc6JpmYphHQunrQ0O5aG1ummw6z1Rbse4KxH5lQtGsEINQkuFJpn3qIX/jnHGcy
ZcpdWT0ZWnYeNYhcQ1Qet22dfLVg8ymyNnk82+RpZJZq2XB/dGXuRunuRpH32b7vri+z34ffiHUS
JAP56W3TGlCd4t6omoACWeE/NbaGlwxLn3j33191nxJ+aIo3D+2cgi7T1RXk3vrXvGhq4o6rGV3k
IMqbOT6gw9TNF7lnXcwzdmDZlFrz7rO7UeJFsW1L9tvuERb1Elfscaeb7ld5+ZPgDa2Y886lVCcu
YuxOQjcw3BPIp5Z/ccOizJiUlgnXVRx1JkmC5O7kPzNbhg2ZX8FQyFyRloTyvRJWs4O3G7e/ZxA+
SgzaQwNWAi/xbD4tok7UJDMcT3bR3jQUrUMSQBHM9wSuEwHWY2eVNQdg5mffmkeq9sc+1BmVKlbx
SgVL35sXIKDYr+D3yB8IaiQl8GSouRMC2KMUJOBslU/zcf8VnupCwtQ2qA6sK3TTRLlK+aVStfff
ogjg2pboMjvW/GWw4xfo5V1nanPn8gsMBKr6fvG/f3v/NVcJ/rQ407FmFdUUpmPEkcw1C7va2aBq
tglxYsave2nMIOrKxJSthU6kJwYB+5KoG97ErXm/f7T/nEv/yTLms7VP61ttynI+1AxLSjk1VSnS
iNclpGLYHWBR0X33HKLkDubLZPtg0+jLihMztwkHrW9SZ9+Mii6TFrfAhWQb8k6mVbn1b2PBoKoc
QiUbMo8kkS/S5aNZhPCqfONVQyNvC17sA7LvSzaYKEHbS/g3xQv0vdxeKXDG5DD+EHdWMuOVV577
4HoS/RkzZ328lOm4sHo53KO4dOd+qkF0U3nIDZiJRHkHnuDiQb6UGm1l1uBjKNM8cZJ2kZ1yKR5X
S5MrfJQgkXii2Dy3euztpt/4o7NGLs6Ng9yO5AdUn7bpp67IXRGnBtzaGouDvlpa6rtSOUEKe6RS
RmQ2N3mtwfUgZIue27L6M6r9tCeIv0pZ1BvFCFa/VeIozy/AoZ9FX4jrh9e1C+jWRwgfCDE5zXiE
r8S+b3mnll5LtKxHuvmkaSvCQNQgRj9nPrGKz5HUq4HZtpXxxDtbKastneCkRQSX0NhPaJcAzM4R
xv4d9x55DYeKjzmhLgeFnmPjImepsiCsV3IZ/oloiywoi9P9WxZ16DumYRSc+zASRN5Qr54V0Yie
va24jRYvVbaNVdGB7Qrm40o8dPDxgwpqsJmhUEzIgQahRqV0+R99gKvQtUj08FVbydrFSrvPrDgR
h9PbglSmJqYoEwp8bq8bNthbkSjdz5n+Kmz175IjRKG+yUMQXDjm6rQR1y7ZeCTkeYw/rtO07GIo
Z+wR+KdECt3kJ0x2sn4qfejnbB2Dm3O+ZTqNjV0x5ZfEdYrxhMstUYBt0fjBTy/0L/u0PgjWUtWK
u5s9okpITz8FCvZah9AxToWHvp9MHXyRCz4IGOX3o2ItZa2zLIngjgdlKbt/1ruQnpGIuf8hFc35
Tv/uA3mSCsbVpa28rWvQBEHVNKEG66D3fBR52BoM0j2ymF0NaNw6wgq1zD+9KDOQh5VYeFiGeUj4
0US4q8yHEecyhX3P4PjjixNR/qnvnFQjOKCVrs4aSck2DFUKkgxT+C2txgKyG+WN4tX8fZHFDrLq
IA7rb/rH6oo7rbuWTtLr9OWLHZk12dDL8SyhhpgAMYSDJnHgZ6y5i4ytI2VVMc9R0Vp80pify6su
jGKVJYdxaYEB3ccP6NkxvMYBwnK1NvH9ry0sadDCUDmTQNMsNku8S4x7BZIFSBugVqBHxasZzmsG
29/3k818CTmjBjmT5bgYNy0JVO+ETCs7JHGOOKmUQnuZ28IC2/jJ2MBtKIr2Bo86RG61oo6sXmDn
j7VROjRBr4AbWTGpfJe4OaOX9Z5oxKEOWaVPzii/SDmHavd9PWnXpwgkqRxXPGZ5TUB9Vz2Z6Sun
UQhdPuKCzFwXtl/Fs5/zCiJByz1Nw/H8khE96z/xXmTYK7sdcwb3PnomRtx7eDeSgWEP0JzNvN2p
0C1zRmLnl5+Fl8hygxMWV1cVCQXiUt7X47KO1w6dDCicnAnZollmQEAGoOdE0CRffAp0nv/rxIGH
WBejU4WCbuWWvWqzRuzkBdhS/DE1Uc7p5Q1FP05ZNAFz3NsTqfPVWIw38EqyNU+2SNugJKk96MAS
6FCzjIiuqv9LMmfvZ0m5GLzOrSssOwALMHENxa7tuG9g5B6ptEpnmL+I+zux2HPS9tO2XyyNMmc9
1wifec/U37ItrUyuGhw0E3vEsnpxCzm1WO1Z5A6BEZNRaZ3XtePO5Me+29kwebKjbMP4i95px7Qm
XdaiH1jEqW/jO5qb/JF/eG5vMmgyaPxbocs1hVDKbYp4nxragsvjAlXnU5V+vMwhjcDym2lQ3u18
YrhlSJOrM4FtdMfxnHkxXmW4GWx9ZZfZNyKyFB4yj+I7FEAj9B0VyciP98RjqMU/8ay87A1xtZA9
kL1TYs3NYbE8LVp9cFUAl/Ak784NdHMVVQPhb9qhxI3u17LebAcyOqhtRf+h7E6I2vjP3xTob5Qn
mGI3xkpRdgPGbYKjjlEg3wvF9iXNM5ba+XcDu06UdcOfhk6Py+G8cEkPNJ0gDpchDNAOawR0RxpP
NqN/TnRwM+Vdiru3RAUhG5ymACtp38cLC6OxtVB8dkHxBzptxZn4+J2OGCIGWGYFR+ZZztujZxgQ
Jy+vIjpOMLjmxGiZNxx2WrMhhiNiWdVNzb+vA/2KMRVoGlVovW9rdN0VBwxduqqCqrFsQXZaGqpC
8MqVzWHu3CAlU6DB/hKS3cB6SaxD0KCSimOtK5ZK01kUI/XZZLKzD/HlkihKs4UJ5cjnMIFipTGx
p5TBr0kNhjRPfIGw6dbEJUzenp41c48vifBzG/HEykxGRx0aLK/5J+0u1C0lvFwrsr2bkbfqf1Wm
8VUcSQXfLwTk4sGV0QFhC11sHIhpu90n2B7AaGPjMZndfXng83+IQfmTFzLGAphdQ8jemFrxuBT3
a8LZziVF+czl+qGtMVkRfAU0ZgPuoJA0wZCdZCVWquH/V/zgn5SXi9Y317hIAApO9ps35asV6RQ8
H86g6Pz/y1SxuycHcMpjAuT6gNUKSmeC5Dg8AKQ6eBveEdWT04lHygVi3cD7SIkBcC8XlbIXKfDR
uFnO951KpUhqor1NCti7m4MBTIlS4+oegvCua2y+NVdZXmdAydjECVN8cqFbYDDdoGTzlAupw7pD
gI0jHNGD4z/CfLKSnjNcjKuZbr8AhbWikhunSyCf+pU77FH4ANYa8dTgrEVypLXafqwhWBAVnA0G
0hO+OIzuw/WYgMhqtTDwUdQhTGMbfj05G/YpgoCdLQM+/poSSxnV/wnHfinAb/d3pdlv0pS1dWfI
UTILxKBtp9fM6EhVyGuRmjZOEHEHot4OKev049wQBW4NslXSPXrEvtfZkEd8A0FFQH0rYUgwtvIg
9OQkCGZHxRX6yoFblNxpL5dbSL4eSTQwcjJMpkS25AzNKVHeSkrm8MPpf3HqLJRkqI0PKTMyh8kD
FGBpBGyGiDzviR0goFZfqxCRo+mON6dlhf0Zavd9ZQmRTB2j0AuHQJTkLgDIU14Y2TfdXyWGkd9n
brp8q0JIjpWyMMzi/Bej+3EPTypVxobakca1GCHlFMzkomDIUJhmyJ7JzvKUHsstpaOCpxeDdFxp
n4uCcs9eCgAWL4GJmAD4GSN3KOd+wlr+ARzfqhLAuiRQTpXsnlVfGZtJSUaTYl6UXigoMRwi/M8R
hJDS7N7WruL6xRvK6UNUE4I4DLqJadNUNrwBOnB4+yiUoQjxzS6eZhQiZPbBMQzs3FFASSA2KYGM
in3uPlJLDAfLQK6IB7uU561RrqMCsQtAU/yT9keXj+UcS02WbgLAtlcVfGsuGNa6gb6vEJiLm5jM
cuLgzDi9ZSM3hq7/E06lr4A5GwpWN0yDTwWyUJXFLYi4zLYKW5akd1tugFpf6k91XSgurLeA6JTf
QHvvNdoeNGxJzyiOda9gaoTi0orXmUm1IN9/5Y02hC2PEOVB4ujGfeStIv5aknRZLtCuo8sTJZJr
KLTNZpE/OsVJJqZkeXu4+7MAkNATaPY6a+oCydxWOv9g7ieUTilNGQtH483bQTStSefZ0uFKGIhK
QsqQIoJMm+0XFx5wExyjncAYopnYzqTN7LwNVT9EQzRFpJzR6cPYb+9U6RqnEOSj4ISNjBTRFmNx
p/yuWmeARzEA6p7DuolbOAYTzF1Q8bYJr/PJpi6csTfkYRvW3SIsRjp3z0+Ip/8KDJjRJoOeZrsN
20F/PgteixJVS4qNkqvQ/5eoiTfszATnZfSREFotcr84NA8NF2OQZlSebwqQpqxBLcRWm2yyU/VY
n2A/kVQwgmjmab3zfCuPoeQVV4M9R7z7jtGyffjiAXnbpcMSeLd1CsNKQoaXZ/LQbBgatPT3PLAu
ipMKE3+phjgsx/MM0tI/XXDrJmRHNOtSHiWkAAYcymA24i4YMKEkRdeIgyo4zYjwBfB5N2lRj8/S
HrF/tT6e6oSzdA31tFpBwzzFm+WDeHfyIrgRLVc9H4Q/b8l3x+OJ0FCrvHypFtDaDj8zkJQT81Vp
cbNfOUgqhT8BQbCL6lOY9SSnWxocifb9LTu5CdQlbR3auaNb3JqLvO01V/v/Ku01V+I5KE2Wkmn+
wf69EOEzhBYssn9NUdjq3gGGkryDRzX+nYFzB7WfKI3oZKHyLT4KdTXsS1WcuTzZbcVXXal1f5fb
6SZqS+cnoXEOr2HolPT0cjDPaM4gNXoNY3C5s1uwW5O42mS/c9U6dUcFwZruHHBXdqOAZ3cPuSd0
TWXbpYt7SdXeD50ENve6CYy6tImGRL/Knn9qwLo+vMUrbLZKjsyAdXh3teODVHv58YLWRTxyRQ0H
w60Os7jihLm3aEqIDATiW7mtj5QTkXl8UtzLwrmG1trPqynEWD6JlKRdEWbY6CPfNK0io61NAki2
D7HdfEJUyA6n6BZ8BDzDpAjAmmiq9T4PDDCj4dC7DCPOWt5NsiPn7BpNFHpkF4vYILyn2d+WDfX7
6XxVRjFiHSAxRXZNVQnDT+KAeDejx+SvsO8nuSC/v9pim3i/gQLaIhDz7Xv3i7BsZxbhixwDgfl/
MXjWHbOCxL0E+HtiMkQhfr+UlccPahMWOPiASb8TJLbTlqveNjiveRZUons243tn4rScP9WalHb4
EB8O/VF8o6Ns9xhLT5GllltoX1LD3KZInnB3cL2N8sdzV8xU0Am+bf0lR1cvpICfV1/GQ7h/uvwE
Uj4HggUiBEt5UmZrT0DoywIcildhTMX0PgF+5+yBZQ9+B3fWZMra27httoWOu1tW5e/41iz9Ytwq
N2OUxPbc9tVLTnsIWJRf3t5rB9Isr/ioefjg5Kdm/kc6WkeF29mACQ+us2qiPbZZ5l5iXXXEazAt
T26K8t/7q2Zr34QrtfbaGNBmnZ/TzXUWRUEUyRm31SN4HwzI36e8B+BJntbqZSvUB0xXAP+Ks6pg
+GmVQXbuwbv+MliRLsS/cY6fxLirdfzI3DJZQLMS/vw906zcuFEO2tQ3Mzwsi//ZJp/Bf794znaV
pArLqbAk/LGUvP78FjAlxBCoiG2OMBQ5a2u8soCVwLnEQY9m62erRZD2pyPR0jHCT/ZJ/9cUOhpW
V5BAJiBFgJz7GZMhy5VpvZHh09eatFQH9Qqefq5IfvjQRYbezJQ79fZXIHA3YfGN4U3mcrkVFjP0
xzYHdJgBXGyJ/5bSDn9lf6gECEraOpTmed+u34OL66QzPvr3Fb9fRG51UJe7ykAdn61jH+7+NsVa
3sQYFbs5mzELLNHKDJNzxH1Puhg8OVS15xwUccX5wmw2SNocBGPiAllIKZgzo4kq688jXCk2eTDY
MukiomAgfl3TjqkXKY269HtacdKPC6x2VKGgDPuXUhimfqyx4kfIexLMg5TV59PKzEEM/nzxDXwf
Iz8xggJwThLm6IMAF9KqbpYaciEaZFsklD+J3iyQmLOWI6Sw33M1WEeZGmonKzF+ax8XQ+3AgXzO
O2YL1VISpIcvAQnmMVpcMpDNKQNMMp68DFpQvmB7jMyF+VWdoKXsN4hnUBHbmC13rNI+DHxx7kQB
DjGrg49ZVADwUj7NgIX2Y98AfctkyoAAv00FDBNNVDFBqieVDBt7U9t91aZyiWDokLiU4acRE2jR
FBDwCfDomFQCXG16ScBifW2YhObFmz7gRloH3Pp0/Z6yPiXXAZa7Utuoi3I7Rk/P09B7/KOn0Bb+
s2IK8GInCALJRfr2L5vNeMmsXAnORnCdy6ejSl4dVkOiWczFdLqoMDyp+H5JeW573gMZzUn8fpWn
RpM+24RrRKVcBzfEJHlvchnbCOitFR7KND4NK+BzslrOZ+Enu4j75zxD3B+A4tuQxHJZL9gOkulJ
WNv44SC3brl050qYV7ZhqFIbNeHPmp/28NgGvAvBp9wSzNoQh2ysR9CyLj+9BFUR8p1mi55x2h5g
cZSKXUrE67wo5Z4CcZLKF0rmsjXoq5656R5oyMTDaxft/1GfIce/1wIm/c7E5bevFtp1JWCyGGA8
oTAP0bEkHtVLNHY+3K7Fw7oZhdZq9lUGmEXQGiHl+bSc0ERJWOPKVgHh/lAjeDxom5UnWeARSxYa
HbOxP4P6sTAIMracfII981ng0j3P/ApBThtPygrYLDglub4u5EGwfpK037fu6rY07CnCxdAzCHMS
pevM6vzt/VB3bpbEXZHpthnlzkYqPfQMnfHb2rpCic6o5q0bm3cJag8vGIUHPk2TvN6VQI1fWqGI
7Przj4gXt/rHR9UwWPTUE77NGxkamMFf2DCifGkgZUPWX5bFfryC6AUD0qM8DDxiw5MCeYrE+Yb/
qdJr4gwh/rfEbUdDRUJlaXFIZCdaiiufrWll7RdQJP8LHF2Z9wB/Rf5CHJv9Q0UJFe0idwU0FFcn
yJaWH3vdjAS0sn9hN1UV7IBMEYqY1qQ09Qf1nBQQeCcDcMU6JHrHKIxDrOkaNRas6D2N45WJloZM
O1Db4W3RuuRMdfc34YPe7Es3rVSCCrIEVN7adYbMKccXXk+lRH19BYqC+u7oWe/NhihKbvIN9yhv
RmObVor8aYbrYHJJijjXAyJjlgGnyhVQqGl310zqjVxoMqi61VfWW9NvFrj8iq27JGFG91Ij1PDP
wQy2XffAL1aGSHcOgFkLHhmk+FkP8F0RVY3gQSxdksumhKRdIdTiUvh6Bbx9IvZRRoQkmPys+4bD
H5ZTQ0TCelaFOfpAHI7g+8tSrClZih8yun4qz5vWJGp3nI7hKcflkTF0w0LH/A7GGBUVrQrs/AqR
n7MYJeqMS1GArTOjz82BThduoFFxF1hlWjDDM+dRe8vNIvzukkpQ2pnBaqUfP1Xv/oRI56i/0k2A
5cuChAaHg9CLvfqfUkoyUjO3DeJTcDCPz6SqMQYBcQqSEZXNTlL2/QHa+UmJOODIbpXdA5pQ7Gnx
5Wxroe9QozZTfmBQEuKrda8elk68sNUGsgm9IKzyQqkiue/AjdrFs0pDfXETEJMHA+SDC0KaynLP
nrQtihUxPHDWeEgINbccZ5hDql8yEgthI/gZXBXutDolpZhUylCGOg+Tp15XpVTs7MWEepDz83qO
3yN58x5C7Njxg3l0BIevZtPsNkYFIKCRyURgLXhcuA5CJfWblax2cS/43X2q1uF67hO1hJgvEqQc
8Jr7Xi1ge0sZ1aorBAz/9ZhR/++Qt9WDYVFraTyqqUEt53j734HI8uUUoyRLQpe/wPj4JCcsDSYd
0KXphl2DEfwQO+ts3myiQ6USMa8EURFGXVKqMQDUJfWVD67HOX6roIcsMuzywqPFWZQMAIBgK5dl
o9vxmtEFi91LCwv+tY1JW9g1v940hhd/3HizxZ+G6OUw2jOByjG2oDvR+e0WlxqAEqmh3QQiWDOK
ndPTKQCjX6H+SsPQZBfakydqK97P2n73hH00sh6fdtJ8BqWQDJ0xbmCHGmwEGwlmERNK7Z+qSGuM
wz8EEPmsHLIIbcJ26531cS9N5zh9icDwgBRV+IaZ4eTj1YP7XwZHuaVcWLbl/iyGO4MmWh2BXlhJ
OYBUflJYA5a47HviFZcu6NXZd8Yo6W1t9hlFk7nWin3/B8Ycd2i9laOE8Im5/w7nlB3tPlRQ1GSB
xDjX8PGHqnTilFhezAw4uM1IdvPfFZB9TmQuzk2LK+G86QIiQ6f07DwPVEVrfRSGtoNxYutTptbe
C7biwEhoQDTH18VUYyJLlpUzVJGfm/gsj/uu0UtXF38Og7TLDwDt2C/jEbhXTzFo9PRS680ypByJ
ESnxqWriY8Sj8bFTRGWvMFD05H4+xK3BQG5GkiCEUsEDLh1lRpVzGEYGTPO2uSL22rfYc7cOebas
wKRHKQnNEX8h8Q5qJUZ9PGh9skqUdm4LhWFBekuf1PKkrlIu5VjL1raEt6YHc54owfDsyZr/dSSK
RUA6z39FUOgAyyQxedurJVHyMQA40E3gJYPbkxPw7hWCX5ux5ivVH/ZFIwIVLQIQHO9VKjEeWwFO
AwLnP8inX2YLFekHHbn58e1jedSqkRlDBXu7aIzCFc+6Rmtk7uJ168MtqklvDYY68aC+NGV8AAsx
UYzWrBI7pI8w/mVSb1PJ6QcNXY8LVcJ4zJatCWq3sQkwUHOjnslTzDbWLZhHIDikteM9W5gKP0h3
C2dIQ8xwESj85rV0yIICkqaS7NjBV8GvdVO7D4CLRKFkW/i6ajvgdYPWIulaxAI7gcpzXnLx+Gm7
al2DfW8GIap819vhB6ktHeqhX2gMjmAG6MNTi60/SI++dCJM/IoFWMDXDUewUD8a9JSvmWSyEz1C
6hs+7U3xsTXHt51LkMGrLEYZxdnOHfGIoMW1AWPMrZauYuhQV5r3THo45uUeMewP7KQ+jDv/2cOb
IK5nvVD8UHBfl015ahthWJTfs4tQvLWIgeaCed8J/DuQysSIcCse6exIAiV3asXbIYwEM233qVP1
6P5Lyk7M5KbcKuL+LiPlnRUDAfpR8RaUyXwOMPwZjwB9KlJQBEPxcXasQpcZHoAbUVgky9egOiPx
fMWGPnUX5aX9HT/RkNE8m5jSgBThlc1/HEhO368MCHcE8b60gHua5A0q2biOfTvreFet0XgGEUUL
pgtbjH3IVbxzJ4GoJgP7OYo3yHYv8e+ITeuiDQBHOSgBoaD7qy16+uCc426vSB9oJI8xSN5EHfcf
+OT313r+P18FdbMYkuyQvkFQAQ1DmmaeCvCEb+vRek8lQzs+wbx2d25axPbQUOzRvSRvKjZ3cNAR
s7mN61sggycOOJT/m8sodfaST+LfOfz2wD5X+mOySoaBaCKHbdli5aRaat8/GyNN4yj//yysEG17
1fotvZ/QEtacFCZ65h0NnCEMbrJuPrpSrmMditVr3A7TJSL1oqrK9Ke7Kp/nsyJEMylau/gkpPZu
jFKXnICl+dpUS4gfXyVE7sLDAtUcNDijKOsXxV7a68YZbRSYVxuZ2nSKLN2BZhI6Gl6MaSWpKQd/
rrIV3hwtp2tdkd0TmgA0sMiGDvZ+FZaQl8CxQd+cA+YV2bcYeDCMi0Q8Z0Y8NfJci7kmHodLD3MS
z1aipPgyBVwq8d5AlqH7hFoMCg9P+hJT5dNKIvez+LoxujzDLAJIqpliKWev5nfU24K+qrZlGIhi
+nfm/LXbQBUD95EELb36sWA+w0U7gKRG5uH/SyM+SIhVDVgN6qtOGVBsAJ+Psb5hu5CCYCfiYE5r
1hNRkRKIHKqlcb1wGk/5zFHKwmQMPXqA+1p9FHssEAT5ZI06sQZAXrN6Oyno7D8AAtKddFoEriJL
jG0N/TaUecmYSleIKi91Q5noEKS7s3Kazul53M9v1qkKNaWweYuwsts6lhpn2DSEK4xk5G4K5wN4
ikDh6UUprDq+D6nCloNV9xNcCDOHZJdrDbVUT10+tj4SqgzpeE5llh7APsz4WJlUVfr1t9LHhT0G
IwjytEP6Ojp6o38yVVMG92ssHVGeZ8jujbHbZt46r3WJXKMw045lYtNDDWpcYxQ5a029Yq+wXCL4
m45rW28sIbZu0s1PvxijE7rKosy8O/+L6fxVmMVHTveKlBjEDcnIndJ0s8fcw+EqQY9Vj9pKF1ES
pXPEEUh2Dk1AZtGWLVQ24czDsG3QIW8F1fcvmuKt5l71yZbOQypPU17kI3pOvJVd2VXu6Mcn/qpx
gZCIOa8Yq9nX22SBObfpcHmAHljcc9eG+BdPl//ti+NcmcP5boO/PDdaDX6VJoT07GBksaEgkkG2
OFnHR+Xz88cuPckSd7vcDvqizNRJbrGjpqC04XSitfiiloKKWDk9+9YHn6Q8qEqD7HHY0Np/cPXI
6JGt54omaSQqvKwIqk0W1ocpbX9js1bAox/jo1tDcrhkVyImk2B5/4wcIgTQqHeWpAOUUmoVxLg+
GE9qL4XUwc0IWfvfOWRJ5HL26mg9tX3xzqk9hO6hxCsStEd7B09zPMYhd36V9H+vvepskaTfTaF9
0nlbDa7I8FSwNclkhBfv1Ki2YBGVqOWqqFvBXKpG0pdboYcSwZlRehxMigCmZ5gDNi+nz2Zn+CRp
F9gzKanpDupNWpePY74yor4M9zctT6Bi5+ChU4E0y/KXjtglbbeLMEN+v7LvT13bmd2KF2d0rDZp
xNf3Ugec3ybDLqGH0f0hI7Q9w65+K3wK65Q5S8HM53DGnEq1rE0Q9TXmAzz8AX4A/JT5HJDJYKJc
xO2rbawCRIeOGJCjyzeomd/LYIYo4a2kwntCmIRQCA5ACmViap0nUnx6WvaG6UoyE4rqAfRTIZZQ
OJ1seqNCi+fkESOJrNcBC/Ku8kiIAmqxr6f/u+95upPgzcdxkZPtjTJT9dTWH2iGFiGCc+yA8vEy
bFPD2rJUEbTRwx0W5UMfbSEi6bMeBWys7Zg3Od8yBKkeZpu3biMf5VnVj0r1QPgugjHYXWylk3u8
imF1VotpbP9itro3rCX5a69t4xIFn+uLUYgXaw9U1fpU3u23c/WjpDjJvh0FxCbXQ23WsWzMrxC8
uuyIHgl77tTU/VGCOxwrfkxiIT9Se9KxZkuZcVErwhkZzL15/H5/CwkbIcuGTV+VzhvuDrh3pVps
9zj2/sPQcJk9XmOeWnCsSBrIzTtnyGf7xWGxNDQnAy5htlTUbzepnIamPqtMZl5Pp2aIeBMtVqMQ
4sQECRUgziETu5fgpspM4AnS9IHtWHO+Z/C9/+SS5uhpH4y9LrugYpuZ28/RDQFfUbJAsd7kFxiL
+mRhK0kvH6xtuShX3349QzTEJy01lFFLFM3qFOJYAegN5Pef9ysY+trXSjF+U/mBsMxjxHRa0yaj
s90znL1XPEXeiKYOLh1QmFAKDpNT0DQFDHcgn9yUf/9GxjMn1lcQaB8hK1JEQC3bchElRAKbsNbq
PPoPufusbVrIZAqGOaGT5OgaEwAbXVwYF5hpaiTJ8IE7a8IiaIZrjO3H7Jid6p2T5TLDKBs+fQ4a
dsfi64D7qaNOBx26r/FACrVKt7KlNGOrbEL/aYpYOFlWiVNrhJDdxBf9A16xuW17K5+88dYFebt+
KlPm3AZbItzTjbfMQ3J3+G+O+iReYrNN9JYCe8+hkyxfNHQuRNYCKovpAFLriVkjG23iJrZcj5U4
bkj9RyPEl9uS5Eug5zYGHviFi8BXQKK5I/d6GTq7ZGfsj+FS+3Em9JDozdHMmIlEcmTCtCqRiC6P
McAfhcmGJn3Qu2okpmPXlnmI9hhN0hb9p8BBW7U1WqkBapgTWToY+jBvvAfUcSzkQLJDLfTjeH+u
ifBg1W1iJn0YEXVPtoTMZhQaXZUGSR78dtvlIMAjxOv2nMZgrukgWXq/UbvWCJ3dqk7K9Z2W4xt4
GEp/RSa8rESrDjbB7rlUjBPo8wy8PuwCoZdJfhlAi4So7krR8BcnQmpu2EEZ+YXtlTVryo3JMkeS
s6anYdpm2+LPs7azI5QHxVzcGvbLKyuNd9HyoBR0Aga+dZMyUuXZYJhNpGMGWoLhsV38Ke2QUuur
Be3QxUrzT+M4FGqM6LzHaUhUW5BaaLJvCsqcmrwnxywSZUgZjzZlHS21gAAXfQ34lK3rRKo3+kf5
jSQnEbW5Yp7/mBOg7NNEhYBFQYeAqT5xo591QFBZ9P2Zj9Dixqkidpu+0JAr5HCLPAFXTWIwkm9v
YLyeQ0K4+iB5mEeBcBMIak13qy2n91gPK2x7aVYODQupswtjIwXA35TgQYkd+xjjw7gBoPIMhXqx
QrRSgl2DhHbmSNds8DTt2uE0DiZskNI3MUixnEwPMW2WBQ5XB63h7dTWcxyhpwZ8P8/Tvcy/PAXX
f0K4i4IR4b6iyJQHjbGKQ0Njgh+3EYYyq37hotcDlMqbO4rdgOd62ODpzQnXreJvjfyQnY1JilSy
6lI5+pryrPy7SK9Nee4uUtZmm6zPmDWnofPIaN9Xi0WgPcLinuwrImfqbr1xq9vjf8Vn30QUW0Ij
QJK0W5iCN+fe0xn3ZvxzH0r+d0po9pWvQVmZHFY6OuBXOlvkntRUL9hrtJk6zxO7T4a6DO3Aj1P8
PsdJBojuSAKqSW370+NId/1vMtbCYDZHrIM5VhPlunBF+1XOL4oXYNDZV1WEev488XzWom/T34VG
xMjrLE/MA4LmBEL4ASAJ0/2J9sMmjxnhTneVfvBJSyJdmL5JTutPDx4cEH9TZooCzFkCS9Uixzl5
UMHWttiXok/bltLIGavFLmm6PMhvyw/n7knxegBBQ/9z1StIrkjdStL5bZCJ9is8i8WmdYxGPSrI
gpJxYYydCecaFeOquG8KYCmwsZEB3fveQJGruGxbLPT4n5Z2mBdJzR53HVSV365UdcSA2mEhqXla
GAms+onoh01mjFHZXz2Y+qHNG0onbKko+BCFfc151/mUyKJre4MFGFc2j3zlxno1MoCpe0m7nrBo
dlPZuClHoc5POkqIjexIYgFE5nhfsXkyrVoYeFUtlZYt89r3/bOYJ19eJh/3+Nn1Kz/9DgzaCHip
tY1kBYthFRQK1k0h4MJdOe2uUNCoOcModJk9ZmXMI7i9SRWGXRWi7U2Epf+y3oirHwjo5sugpmVa
13d9C242WewN8M3+nQugpf8Hiisifm/hEGX/u7CH9ML82jnfh/PqYF4lJQ7bzIS2E+Gn+Ld2LZ6L
JyDPdiftUCvtaXVNOPSanVausvuVbncyq6j0uIi/lbptQE28fGH8HufISMU8Bzfig3fep14K+iu4
UDalOz+xbQCuTEevzohRCABZ07/Qv097Wkaamy/Zy7j24rrWaJT6tRgEuDSIbsrVMpZ256jrFhQO
NtHuFFQpzWx7ZTL1aTFsJizO4K51NXWzT3zk06xCrBcXQg3FXe4t9yTAIzHvOceqe82/CTbnNDgR
FEwO997530k2+qM1oVoI60ep+xVxBjepVsPwfa7QcejF70Pe8S1lk7byBS8Cu+XRddNyBAs54Cd3
MRArFPqCawIddEOlZ2MJKjj0MhhvCetWqdlxooiyEaq6EcMr8NegnIGUaeYSgPY6vjMyK6LONgIg
ha8pVQTk9tQPLBrOictRRllktLCl/YwyEjtS96jneXM0ayAc24waZEMFHPM/0Sm0hoI0wnyU9jpK
LgngEDShjjsgJJR0JsZ1GHeiVqf+tfppqZ3UbildjlCB08BsrePgtMjHQYURqCMBAQkXURTk2mYC
pdBpIFuEEBjh75sZyah+iIu1KgWeb2ixFFn1hgM+2BsBQDe0JzLT30f6sDCPVXOZiP1ifsjhbC84
Z70DprX1dkNo/0S/IsJmtXQ7Hbg82tn65aAMfWRhuKx4SeqPqJaCjKlTFR/8bc452cmRhML68wEi
o0NaRizJx0p7cK1lnFXIK9U8R61N3/WpPjCxWyxrHQx6RZPpFadqTIDSjROzFWOmzuVX1pzV1hDK
SSmZo5O59QbzkETXWVqNf4mVnPek5XH30AqXKqAWB9sO+kXjqcsF55kdgcs1shgNfDCT0LzuTzug
/C8eBbIh83bEguwN51XuilPuAMJi7B1c5vh7QW26AvfFM0sp9BhDfHI3+cxbHx21CXWz4beaSVgo
CftvxAByYT9D1i0sm5oXZbK+y7mwkeODn9lwYfjn8goL1qiwagqTz0v/0AXEW+F7U5LvPZZlazKF
1600BHIX+vDRRWZjAHkAZxroY34An1azxM1bGieXW0VTiSo2mpmFDXZR5YF0O68mZaXMsuCWNIIQ
TcWn5hthBAufOr+/VWc39QwxpAyw0xzTh9b3pFjsKWzgOsP2tP+EkIFkTQIh3NErNoxtz9dQFddR
yDlRFZ/yEy2ZKrJ0iZ/aWyd77zxw3RPFyIoO1aANK4k9DG3AGhcWDKERzJVOPeFiZjpPiWEg0cl4
NNjnGC+G0juyGMpK6QLAX20vtx27G9Bs4I64g0m9Jv0H4lsxTFjrhaM7GGRMEa1Du4cgn+5R9ya+
fRlbXXI6GsS0tmYBwsDEgZyA0Vk/HrIox3ux9OMFhbFZ7YGi8uL0NuQCNyvxEbaOCxDapSPfGtpc
NWXk0bGsMIVFv5r0+3FF6bEE2UjPiLeO1EO8X36arIefqOVNgHOf5LiJIZjAt9mrusqMOqCPyeAX
V2IKAdY0Mh4WDt2AUc2guBfuSmKak9cIvgKGVHMUTntF8Oabe9UxYl1KMcQD7yCJY0qE14WsqLXX
XCbnlL73Yqz5O4OGjVXFywyV9M1/gQ4cXCtHcg9RbXCyNCFn2gVIBiiBbmrLGdt+FhBDWeIvx8eI
DKG7XX4hNP/Lzj1tsHsrZUMoEeCU+B2GTRZCr20uYI/GJNmATuFFvBE+dsaW5LIGAKAQD7tRHEkm
yZcDzNHed/CKm5eYx+LXHMv2N+xrtJSCi+/HAyN4TZGzYyA8qOKuhig5YKk8qxWpjVh11NhbbGq+
2Llw4nt3A2jr/5DkJYrxvocIvTNwmE3bC2aG2023vTtdNFqc0odhKtEslJangdvQ/k9fJOQpRbvB
Tu6rXNtzupMFxoZHjGq0X+YekXY4EjnHk7gMjnTTasVeONGLsML/GDymnSoZCG52KNKBsulcJQd4
1z4sTmGkRhFOLkb+5KVIS3vjIsa3k+ns3y5PA6zcRfe+vKRaR7MpIOGXhjazhb7ZQ0Jt2sxvF0yF
itwNsWvCgTjkL77waAhEAFsUSrQu7msy0UL++T5a07UzE2gyMmRWoXLG6x4CZkZ7i2jl/5Fnpxno
aza6BdQNgujzTmi9V8tsa1rtzElBdcJdPHRRdJzdMsEf8mNs6zfbRk9S9aM1M+QqlP00IE+ZSIdU
Sd3ZhVg6bTgykUjDTQMD6rYdvmtX6snGcZgGXB4IynQfTJ7yKE6ryFcM1N/cRiOBCFycLBCLl/y9
rWB8EFY+18eRLcy4YnT+3Rg0pSYye6zI3cAjE0+1MOxck8AAdInQ2fkot8az9KGGIFitfknwJhPv
gPcNRSopWStiNt0+W/0TvaVIlQATOJooq13xdsMhRhmEJo3Do1055P04Gvbf1Q+5gDLsFTjMghi4
RSuDXylldrTBJ3tGjMAa4MIZGbQxVq1WPHCZY21kTUzQWzqg4C/nutLa6lp3YJWrrL0dMLJGkpG9
+gBwq23d2She3osLuDCHmJfPyhzlF46bptIj+Y5s5665V0ZhTtTGkIePMZymsm45c9fZegcDWjTz
mCIfjoe5p1l8Z7yygUwXYwim24Qd0bk1vvgsq0feIF8o0ZNbI5pDOgghsGcjYlq87d7gQ4Ho4Cda
vgJvHuY5gnKe86OliWbOX7WIe6eUbs+uIFFGPCufIicIgVYfwyBH9j3wImtN571rd/g6J76oREQM
swE9ALvJbqId1H4zEzpLaQVRWgGO+PMcb2q+u6NdKOn9EaONX0Vn0f5Ry+UVceQT6HRG6xePtSPl
WxQL6Egw2HG211JrnI4/EslOMTyQDqEqrmUYHNW3m02vYqSN77gnLHDjT4DxW4YbJ5gBbvSQv/zJ
J/+xwMf9TbP1FjQrwm4OWwdfPPRlIXc4N/IOOCoDA/nMr+6pAlk+r8uf/QKkWxHwqlcnQxUtQbG1
Sqtd5EGLv80pDhTPPnLqFtqHF3TsUCbgBDemUPoDouUvS6Ta4bC8YJZQl6CTIenDC9oYCcpFu0Tp
b4m3QshRotZeIqc/6ZO6lgo2V8UC5lrn2HSJtjBcoZxIPPoRtsh2iE1W+xWq3fuQA02/tKzwVIXN
wpjGgSPI4/mFXyf5XTin6wyCu5l4KGGwFMNwIWoq6bcNxYpjNDTTymse+RvDn6rEYPnzwJmTFGe2
Q4+NcuEu7alFcTEr2QuxZUbBs2WPg1e6azPmakPBK1rniQRvNWF0Du3A9LWyk3wA1AzxccNg4HeG
tuaSwJDrEHLcLm+EjruOX9PYG+cVNSYXcvGbDoMrJa8tp4Cxt3faaIgVhzCNZQbNRsg8XUqUiymL
gYuBnVxdUYYdl4bWoCMpCDoH0ce1LPiu9sokDwOCX/KnBh6Dd1aJEdySjsh+cf/gD/rDQKyZ/S1G
JFdBeO18K419j66UwBeHUMxbSF9dNXYuwIZyJqFbjJBjBAWO345S+nuMkA4t9v8HlfDaS3tdetUX
AHz7oYIzGiiLv/ZDpJWJZDUbGQSd8iIR0ZiVzrMNCuxmFcreBP4ePnximogfWXxRPXKioRltnU4R
SjeAmYXtj/7zHx2CKG4KafJ9sJPmNQtaqDZLSnzgt0p1iTKFSYG2p5a63fe6TEt2diYzrS9AJM4B
bC0wvBbYO17cYTxTjz7462bnBE+Ck4ldCvvhkGHlwaTTgEc0lAW/W958Qr3alPBts3uM/MUkHhmy
t7tTxR5OO0ZdKnL2E56isNvofjJOuKqMYAXUEgo5xhYWpPElYONjEP7n0pdBcdOJPeg/D+6ZuyjO
A2STMvmorOZcVrpscYZXyTWYpEMXWXaOPZa+EYkvRTc/3B6A2cLCmS8ZUUvE/xkviFfQxmkp9pqQ
pGbH44VqgbatGd5BYh4+7xuSHdHLYuaQFAb1AJ31BtDEKet3Gbei0fr+kBKrtBZaIAmj3xTJ3V64
0PVqG4jKwDnYaZSVNhwE/23dBkbK5UbcFICfhRs38SrVYFhIBw1p+4FuJL5SaFTkrl37qG1jppWP
EvBbMDUkfVZa6M8nUBc/Y9yP+eR5nE2VA8/SrEcdK0Fa0clL4Xo+imLtWabPWCauv9n/u4dMIbzl
IQhs9IUKU0In/ssgmF0oZJJzeiOL4BB27S0uaMakDSdR3656Bod0WIIPWoe2IqTWbziQOWf/BMEp
9u0+H9rIPaA23tW3YO5gYd05Zc9Q/0mArkpNWEhmPGJB5L04pS2bnBZQIGFkTyyYR5B9wSpbEvue
YiuzefoZomcUQ7a6G7xUctgDMCuHpDTIjdSJjwSEJfS1ScigA4275tLLo0VLZDKbdj8XUQlbz9Yt
gKb50q0j+2JAY9bhU3wc2nDBqIHFBgby/2S34Yse1SLMPKXu+OU9kBmq6YGmrrzQyrCrswtosNsc
SmlvQ9xMJWmlJmOI69t0WbKtbPrZ/YmvifMOZo7yfPKZxAMNxT/jWcOFQaUUQKCxa7yd6KYl2TGB
gR2ZpNL2kLjHjWf9vX3u0uMMVVyWOVK/UDbZ56ZZDovWAgxpwFoKraGhaWa6d89r11ci/RorXNZy
Z6AM/n0UaX21jGdHnbhsXmQ0nJ1oxHmknr0mqWFFo2yRSVomDiekWsnXY9eNqVv3W9gnT7WdiFNb
1mOQmUD6jUJkic7VhhYtP5UhAK4sVyDrw+E04pFtL8L24RUBsTyxSeL3eLcBTDIvSL5o/AVh5eNT
et6f8ZCfIxcdS6hGEIfcZ/l666oKyz/o8FWuBsxYs10cYdr8Oykef2UoR7VRR2scVxCyZjennfWl
TRWQrn/eBMGZmjfhxFUccpamOo/rWQg/0afxhj+2KXLunHZbCHngbtdxx/sI5BLUat7IZ7C0nXr8
tvxRHcWDug3EiFhpTaopr+n1ii6R7MRmjMpmt+GQhtZ4HVvbyGB4pWkvTjefdakfco+Io6+HjVJn
y2X5GQ+XOKWRpTsIrmQHNUH55S0gpNtkRu+XxaRRUG7388ZP+qQNOexdqfedflN8A+IjQVFJaj2p
kH12fg365lmafBXQU2SFwyr8gMX+Q9s6EDP2U3+o8bYAuRoaewpCKVlkJzVHYVDF2Ru6E64Jz8zk
sN+TrisgJI2GhgefRKHZmWmT7VjVfiP55SE+MH1ltwj92MNOom9u6mum3RHRiqskJFP1zln7B7NZ
uUdnzspnmoTsTaFo+hyC+toJaV5o7wmA5GFHQnTffpVEYRfUOHDvcl7Na+mqfbxbbg0CPYnoVTCP
eyvuegSCIk3ABE7cZwW+WzMM9BWC2beiRaqkTZeXBDTdmqOALLUWcLBuTX65FE1YGittCvDIprVo
1tjXwecAUALayE4NCHRbqOUuMcmexg4ne9Bv65pToYJlgXgf8yPwmatz5z/j2rSU9L5BaU0CZSh+
QODMdPootCB+YQTdVTshlkE6TzwM60Qm98E1hF9U4ZrZGYN+nIfIqYwvZ3qB3EE4/gOLLfvBm+b6
2ZdSI5cnzOdk9BqEJNNrrOwTDocu28VevRdz+/uQTcWkMJRkjN/+i36ty0xY6DEfBXDh+nm9kwmw
n+46DrfXb/pl9ni07v/aZrvyk+OeBx9rXgz6Pzei1X0/dRwLQvcS/LjV7x7MFp9TON5PHpwHUn9R
Yjtiw/8/cEGdsC0JqPKFNJotHF/UxTpUKndEUqwxGLp4YmSxuCRWO/Fhq2J+QfaRHOnScBLoM2/7
vSAkhIFfapa8rDja3rpKqbV40YSK2Ac5TiYmVAoE9r3XB+hDZP6dcp6lgyqNgM2QIwrrLCAcFphP
EgCWvFhje4+EwqsYJtME9+5eC0OrvPhiL8mDE5mdDpyHy7flB8un5YiXS8AHxPFd+/bbGWBGIkA5
KJVRLCQzwK3LCldG0Q5st2tdQuXpczgFXOm1FQPp8t2fBZT9jov2UXmGxJFfupsDYe/PeYUHrXmB
7bfxQelNI/DayCtZfSc6HfVJ+Jo6KYy0VgdYjKXwGDctE3QkhBg6+Zkvvyktf/Efp0HwWHLB/XR3
eMhVcpAq8vX9rOxvWpZzqWQZjlkqDLsnKrk8t+64g9egZrvWv63V7sU1UjGlH9vw9WG/bUMJgHJ+
kmaIBD/E0+KAhqpRKQnPAmhGpl5TDIEe4yzXBtdcLOSRJUBGdVibwk1spdqE2zkJewJQjKfAaKvb
vLnh3wggkSwLGKLyKcPbHS+s7Wa0NfbQYtXRlNQou+yI7B+6TKoOWDBAwEkerHOH/5OcieIvDXjr
ureEWhsUY/mi9BmhZvY41iL8h6o+4Id2RMvgn9VuGpjQja2VXwAZLg6HOB2FYbVnFEZL3nfQLOUX
TOJqUb68eNVau4lXtxFehXS6ZF1zg7tfJi7Rubpp0ZGxGl8+tu0vCMG3wMIK7ru98kZhmB+iCLwO
R32cowmZ7zi5+Jw4ZogUjzt8SjUzsZlM8biLOjdPdhZ6PIj1JkdfqyUnvyPggjdgL3MSPRwQ7P/Q
m8zyUq6CbliQJapJ4W0RA46f7qdU6vmRUx1vXrekwaNaXnO375M+sYKtfk7RT0ZzGwox87KJpPht
0Z26N6+BaT8BVIv/jDu9fESEWKdMjh6r377iDiMVBDqhVNR0DJnwMmBSI5cZddb+ChzRVS2PpzoX
oMy8vy27epwuQA6wYeCKn5WBXwh85fv7/Ufat6Uul0yWCreGxzKKwDzyIdpenaQccvO4Wn1iow7G
vaTHU8hC45cbMY5sjTwnuygtGqODsM+Jkq0S+/szKaOHrGuVOxQrDXPF6aswmnIzrVjmKtQ8tJIH
A0TZW+OLsP936uqRgC5c3UjHKE6I05UNcObY4hR3CXRyu/VGYdYs2t8k3MmsGH4hgJIVnf3uH/9r
jMJ2Leq7VBrpkdbA+u/JsMaxDha44MMc5DIYDFdEBuASQi+gKkcg9YXybukCt34Zq2drrbgwzZiU
BYiRj47WPcECJBPK8qoZdbnrI8T/6LRkadBjKb3kDtlG6r9CoVlwWWOaezKfcovJWNXUR2YvLtzt
EmLa2jIEt9vO5kz4oTmZvzbqeUuJvttpAPGtCqtBAtP8TvVtQnrEmx5rAA74qD4kzRaQ79dvUpNj
RdQxJ+GU2ZTv5BxAqMKT4LOZ7RszKoDC7HtAgq7DWMN9WnQc04ayi7DqoC31sK8bN3n3831rwn6U
9Ei5v74Relex9mtQMmMZruxuVpiPnkyM2xY6UHfq31piMW8m430CZFOBcHbmp614BU6WdlmR6vog
BBkTagxqCboeR292R0c/DjOFEJdJUBxgjpisHMB3/eN5z10Orax8+fx0xwCHN/rkOt//RAXO9FC5
kxhIPi4LnhM/XaGUuWNdF7SWa7a1YPcgc4bqP+KbdnCzlNsdZ6aFxQP7ZtQU07XH6Gg1QrqGSsiG
cyuOcwnvwsqFJ7OVBBNB2aiTuaoSvHuZYHoTGbNJC9uyV3oHWFlLVtQ+j+IAtESF6yNNuYnkMwuB
B0ChSXE6yFUTJ5La7D6DAH7KX1GBU0W8SNJvkC9l/9Sk4g0UAF+efjtbA1R4wcVKWqKTjVO9cUC/
yU7bLwzLervq323pbx7FJwtSH7Wbp0iqp4gUNWvwO4htnpcG2gGQs26ueer3TG7nm1rOXvRcHdu8
4tpv0V+7f+/a1ItwvD/lrJDvYAqyWyogHrdlmSE1YZ+iaZ83cK4i+kg9fkwnoMz9VZimZfoTCc8d
vE2PbYQuNn4dCKFsyYmPh6EVdn8A/ar5NWvONFLy9CnIfE77AKoct9+Sj0egDv9JErZ89N6tgiTw
B+klNXTiGOQloZ4dDd4Dd6cQB/twpkrci6EpUutEVGixJtPPXckEdviyael598V+SKkL+D2YwuNx
lH8E5N13VQ3IZIdjaCLvd0VwlD5EAmJqRRRTag48ogGi+Qfd3voDCDPZpn7jFX29FYQKRcHFsMM8
4uZtUXyl08YdroJMrXGIH0HlLTnSKY6/n2np/xc2P8tvWB0M1MVYKyU+/Q2/90He5rWQN36TkGR2
xoRSuxJkEK17oqlrIabKH0WIdijxJhCs3i8XuhXpDtYjfg8dY6pnOnzPbM2Xefxzg9socrmHkY7A
voYm7wRy7ze3f7/Xxz+p33WE8r29n6TBcHdnQNaD5AcwjTU3xYqvsxQ1xCRPSwbn/MwIfQSw5+JX
whRKeg7RFZvac64lS0zkT/lKUASbfzIwqrSSKQ4NTzYdfIzy6N/bZ71d70GElOaSOaDbGdlj1Ve/
ksz2b+d4Kgv4jvi435cVcCjEYq1Qm/P/vOW/K26coregiasYAoRdxd+VP6ItlXOXCQdFrJUcC45k
MYoUR1kmcdv9nSZh07MArCnEdxpmLytzr9cI8oV9MMmEcFhPZLk/DoGlReXkvKMr/B5Yhsq+hGxh
ZADSurxDSN3lJ82jgrIOCoeRRYXhLY2VYOy/DJHYCsnc+iNuvaboIZgatRcCo3E61oRo15NDZ+kd
N7E5Hjco/+3bk5ozJ3WagYk/nbs5iq0euczatpp9jct/fUlBiGqgaMBJzwMIvozTgDgAg/CHLpIW
BRdli4vaB8TKMsJSZyfclFxYyHwpLMjK750jsypCwXG3E3w07mexVNVhiKhNdJphoPgEfpn5Zq8i
ueBWcpCJ5ScnC+TMwDEvklTRNH6SkJexAW5v7xkW46txNJ0y9nRhkQN1LaiI6ahRmkMdOO32SSDn
H3YUal9AZlWbtW0dDGCYV48Uh+4RVGgBITImK8O0uWs6vu3Xa35mHDMInfaABlL3BmGNJJTx6A39
z6hBK2cvvG/tyW/qoIbNudCXUNmrLRhmB3r9Qfsv0wPE7Gzb1NaEXUXts9mhw/RmE+loTqERCh5o
jJdVkOxoB388o0kogeVQdL58YhSsAfTxg2Jke6izp8LY8qpuyNHDYYYJDgdMcc54+UNkPHCoB13/
S5DjoqwH8K+LYcPhhI/fy4ZGwBnbMNT/eYFohVkBJFs2/FSqhH5IX1uJrCy+UN5Hz1kiVorQvJpg
Zy39IoY8FoetVEgPtmtNASyw7i5zqjCkfXIgsa4IciwdspZ2b0lLo2jFg8mDGgo6Kz9SyRhAXV49
iXVXJGpqNsZH+a5SYT+hPRNcJ1ANRRdm9KZ29izxW3B4vpv2U5tbei4MkNsC20yvnEqb1sE8iAKH
rL5knVbo29U7zsYC5uTvltW2wed6Dq21O9/M9OUwaPbDKbsvUkPW2/mV0HHyeeGKszwDhjdWN5uX
8knBsOaBdgy4s+thJpOiAiWmVm0cKShsU71YLG5PxZ7TLTMGptH+W44UC4EH7HwPoDNBHkpCSgWn
doW4oZyvw6wtcIM1a9KnuCZ4oicqinWRZKaVLAu5PftE6WhdrWIMYo908BSQMxoYlxrAX+VfhKFg
MalNTga+Q/iLZYwEjwsHPSEBEPfUeirzn4e+/UUM2318O3yCPzJhxP7/onJAIA6CDQaC32tN+Qqb
/WnS7vLzsNfUHMFVMrxEWcdVnmsLgy92gbuEWN3w+qlbl0+9581RKhCd7ePCt98FvV38T42A+Qch
5yc9lcz3RmY87jA9OjiJ7d0ArKjNWUVRl1Z4VeS05+CeKRaAZwDHG2PUDYGo0QN9UB/ghsJqh5O8
zVKT6Hv5Bh4rqDGyfe5EzZXBeMy9ju5cc7DR4OrYGbJt//skRIh+rMeUxU1/X3oIjJG9EhVukiLf
jPqMbBs6fsZsupWxcjVNiJulYRWDm4h89ovKpWb40UspYlvRlhZE2eVyQG1Y7vrZYaEMsS3VheI8
2uHf8jkYDe+hnDI++DYNVwFp5YfTmJk1xE+Q+7fKOZzCTOj0Fvsl6w2xr29oRatj+T5hkklUnG5O
vYDdGrMI5ufnbK66Q81gAoBqLKPb4PDmpY74ZSQvmnKZ7tvTH/J+6GrR3Qew0QjeUYSpZrRPP5Lt
zjpj9yNZOzewgC3w/brzj7Px7sy8Id9z4pikTEKmU7Aj2SymPiwcfyEhxe5X1H7Bs53ArPv+9TI0
TWFn34EpFtUUr/6J/hSOqGK177yKL2inh1iN7wicIjkKZnzCVJkRABA6WqxzFg4ixbzPgEbUNIdv
/+OEbsQrK3x7LoQeir7b92huqEMlkqj3mrbwWgsFml/JFwK1QAO5HqQ0BvHPb7YgAG3OEKvsDr/S
5w5XpGL9WTO/zINWchAgtMrKsP0d20fYoohQMsVGi5242ndFD091flY5ctUwAke3oI1ZFQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
KiGptJTgfqBYZS72wh69LJC9ftH0usQfbwCqWpq6rKTKyZSFHTqV9jYUREWmB723cGIc30akrb7R
rwk5hSsJOQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
oDh97TlkJefnKqv55omMQ/ZmMIg5SM6QuYpKgFYNODgbGF/5rc6rWbGwOe1hjIKPsO4/NT2klxXD
dt/hQZgrEafpc7fubpzvKuNtQF+0ilkrCJk7x82TwqQqlkD6KjaK+gGEmn3f6bTnG2oJhMHvCq4N
oHgqcLMkAtVCbl7CV20=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UfZCiEyJnA/VEE1lagPKMLZO1eFTrp5Fl/4XJFOl/8RBa04oZceVStDRlIUZIPo+k64+DsBVE/Is
RDsD2clfc3tIUHljYua9C+fiefafd0S7sxl/KDIf/ckKq6+B9ZMhQn6IVYshE4nKILXVv5gMy8Ve
CWff7IRU8Em7/9UL0d1dfiXZ3Y8j82CjbhGHczhsjD6GJZ15wF8PKEpjOkb1P350SW3C0e9smHby
E7vXpaztRvdAJmoQpW1om8fK3yzc9y0v5IXkAmckmHIquyrKkUWmpXsVFiFKHz7Bo8l/MA7tUTme
WcxrSiFOlHJJJWKv1Zi+21XopBRiPWUYLfHCeA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
t7et/RrkK1Y6zv5kUSWgI+KUOfrQNKE1oxsTklop5j7rCvYvz/esR+1xd+zy2pURy+aItRfHFC12
1QexHPPIuxafV4o3ncaEzKeqXaXEcZ9fFhn12dGGYqDJIH3UU5oieiew7kPUloN9++bvo2pOWzBh
Qh1U8PoY9vRvl9BvsOA=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
YfY3lGfEL2wTVsCSvOs4aQEMyq5AjKxYTAmPhnUtuSw9Zfza9lSS4dUKme1tZMjup4f/4ZHcEEFf
5BDmD7MEClBNe5kobK4ccmcyDi4tOv9gXn5aulmst1MbI1xTX6AkMmg0FdCkxaA8sUIzO41p26SA
yiSDKgkccfxANLylEkrbFCz/kh87DkijKjEtWxZNYg/Uk744fJW+ABuy6iGIDL8oNdeM+Kun4ZvX
9CyHlgKbXc1IJXR/MfFXKhd+HXxrq6dA/mBxFLgexORkHopz6C0YN0o4VwiQPS3pMM62qYD/MAFi
TfU/KLPX2Tq6yP6vaF/wWpHUYnbmBrt+IxsBpw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39040)
`protect data_block
PLwkw0PPpG8za61yFvf7uHCEIsn5JyR5eXWeh8UmEpQ90SjHbQCCdxbMxVFPgRsX6dzUvY/bwUKX
73cgWIL5Nx5Bd6NLtOMmM5+HVk46iRKt6Qh2zCiDKqA1rnT+TPHP+yBHVsCmLATtxB5i1eJGidg7
Zaj3TvQz8uF0Kmr4KP4eQbBCs8UInm3ZmhMiZHW/plAVheJUGzvIBcgNzNN/b69mtzKJUU0M1LxQ
QgE1JW/Z7pEOZnqko4NvGqGdES4QRjoGHVhsBMlwWGKLzAbcgT0iWxfmVdZ7pd1gCEMtwCHT8NDM
ijkbueYX79BLUtbmLxKYwpAkeNcjTkijtr7QL3j9y9e9Rzq1CBRvQSErNz2xKDqgdcs3KWwn5NGp
CwpJglDH7bGxMD6fhywtoakENUpoe3WScMiPBa1Wd5jd5MXNCfDpVNAWZjMY6Ftj+1ootv2EkYYM
mnOpB7vr3bg54MU2nrz7uumZ43gvBDabYzXtR3SuvGv4s0gBcKCxIa0s4ifzw9s8QEsmoIfy+5rU
YvN7RNfrctwwn+PXl/zCqae0ZJhEnPTg5gAwCVf4+o3yYgUYfMR+m1Msz6uDxSSTkVRQmGV6do/V
cwldBXBF6u7RSHOkjVeIXJ9Md+GQpKP7Z5Cdy/efxUHAhBstIwfoTWw3JDhxyt2w0ZeVPQ2yguJ5
glmuPI2k7d8WmmfSHuHsOX2kC5y5ndWVQ4Wu7UoEajkp+lIK5njj2KDYMi/EWnY1Hd010539yxH4
0rERIqxhfQ12U3Eq4RUDyjDDjlJFQg+4UJYBCBWD5v2ZhcNO1O7FWFpCrKhw+4KhEhc1K7pb8p6s
8AjG0ATd1NAKkh090Xrui4AyJ10BUUDqF3y7lf1am6Ixq1aKgC9VcS3eeOhLCS93YtpsBp93IXQF
OgQR52rGHHv0hZivGASHdYpc4Ocu1yfOjDT1AIgqB7LZpdsEFwr4QlawyUsRQqqZH66me2LGfXlo
Ba2uxMzTJRxXFy1VkdikTk+u96SErOq5Rd1+u91bP2C0hp8xNnNkDaPZda1X1Bup1pdF08GdbJRc
iPucJgQDJ9xGPH2SXP8eD7v7xaYwlqZoekIdwgqdRI9EZ7bLxg2XCsOFn5YPGFmfL9rIMxesIGx9
buOfhOaTuhJdFT4ACfg12yZrn8YQGoaEQWxCrjfmqUSnQ/KCupl3jwFPEam1RrE4zwWeamVXoXi4
Wl/kGSa4usLDQL4vApePOw9urRL9VgLWs9sspqMp5psaKF2+G6+DyjsChPCgqjYy8CF6FjnV/Ycy
ROvdJE7Eo1z5h3uhEUPAFdtYYjBH07bzFBi/Mji00EMyYmtlpEIEVq+zSVBlTWVzB9XeBm+THaM1
o7mSZn4/dHZdRSy/34aQ7fj47GkELaf7fIEyp2vC8Ada+CiZcrE3pLEOSc71+B4xtXlk4h6yui9v
muYL6OTWHD/glgvcIgrqyxID63EPAc2rSsWU5oyRxXa+fOO1Au+yB406wPKo89z8bSkSPV5V0yIr
YM8JBPjmd696R+KI4rkl23gpy7kcVhVIax4HpP63vhErlnEXU+Ab/lt/omlnmfIltuPpMiGSWvjI
yrb8Z+DpSycYr+H7GBzVEmhrhTIrEl3yVDX4DHpbe12f30m9jF+c7V04y1KhuXY8YHMrBZs2G6sM
7kegM3eD3TzgftI7e1btQ9WfmQh4D36LIPMzcC9+j1tsBVwZctzCNBdHVsvBA3xJR+hdtko2kaYP
AL9wS+wNb56YAwNcIPMpewg0wQt41qnVpYxXJ6sjnCTJe2eOqseRAl5D+kG1UqXnr2GnzxQT2l39
iVr0zQCBUmiaVC6yIK77tdn9Ltwv6mYpi0tzts69Tif9X0AU9jEM66OD40LENgP8pTMLi4Xx58Tq
KiTGq0ABmWdBPfPZiJI8X4rDsrHv1b1imgIaUp8V2tJhmRabWMj7iVLlF085m8Hi+qk2LS9fkcGM
A6PKk5ui9QsXc5tZl5VJ2UGWy2uNO6e3pXxGH1f66fpz8MftNnssvStMNV/4qovaDbtacxoTohZR
ZfbDXsxReD1kDHgDuD88DaYzYQPGRY2uSnXP2qkq26ebKB4Oj4lJradT1s3EFL7AEURhzTay18lh
1a2Y4a8B9oRaJ+FeKE0zTHhFk6tdtdgOSRoT1RMho/s5nDmvWeRDS3bVXfK3tsuWXkKg8ftfauwW
HpFfWxgzV9WNsLfRS3qCFqdL4kbBTuWc9NEfUEP7o7nn16tojOBHwxV+GD4v7R+YDQvzu+TLBoK1
96xoREB2AtOruyMk3wqBjsYhq7nnXZbmZZHwA0qCyha9dB80woHzy2U1L10ynUE/Xz7FCYmlsV6G
CGLx/nQ9PrKCVeB0xyFt+epVXlKmi7Kwi4ookGZrWeoVkkvLPfrY2P3Y/sfeTeFq8E4AaBo+O8HB
+npQWD5/66JMtEvyiJuZb6kRCb2t5yfReQMf8GzHqei+q15wEDPEg2kBOeQlnUMj5yJ8FTu4tBgs
zlqzsunzjeKpjPPN6s5bqiY8LrlUEdUPpswBpXIqW7iKdTtCNnR5ZzrPafziMOT4+nM6MTE10w0q
/pPIpnZYNZZtDD/+sjWFRvWxvz7WYTk0ghcf/7vnjLXtvGNvr1f4LOMXOE2aXZYajcWA9gKyKLPY
+otHCR5Q2EbTT32dWCfUr5EA29kp8Q7Zh2WwETEyGnKI0YT532BNF3eWQAPFoXsCPEvOdiZ1ZdfW
5Tj5SyP4FPens7Z3giy4tE5C9d0CPsiv9K2pP9gDV3nOBo7m0mxArLz+r7/cY2w5BGlm/DBr4uP/
ydG+5ca50DDxsDZ8bFc4DhNkFiBlu0dEg52mmDZ4mKs461VJ5wEbOnLMQDPH/2Ar3z5FH0m3aXVf
tLQqlzvdPMFMXCh6TZKu5xN9vJxECKk9jpAeFwJ3IFRWPuOqspDafJjWCqjGxmeZqwDNka9vxo/F
ktYEeWBolZvkzSmnuivketkXdYC4KphXaMrlZsTZREIiI6S1LTYiVu+TFnYhnHRLjTWTf5Id8Lwj
6FNIu9KgUYMcBQOnhghNLsU9Tuyq8/AvgP6dbc29cZjffK/3muLG8cFRHqjNnkH0RyIUpGwecsiN
zxNY4qnzRkBwYK5aRvCL0iXBaiOVRsDdq0kOXsNNGZpVSp1yyJbz+Lo4EB9+2tcufooa2Sul+QlD
jMJmc4Ecm/FKGvXaBbIv3jSN2Izyd1PTt3zMTnaHgGnYsIt9JWUXBG+PT24zApPRysbjWcfcHQt+
hKoclalHPb11xQi6THMFIM5ix4YNJNWQIb5uO9Vc3JAOgAe2Mqw2XlUlEV9h3eKO8FuOoeix3fmY
8k3ZzKIyldAd7IWTSt+lojS2snVXEDRtcJ11FpzCS3TQuAqn4xOihfd6PbSAMd1qwA6ruG/MwxVq
ieRZBOKCp07yYUcRMSA1KMqalbQIOb3rz7lVclBBSm+T0aMgTw/9Cij/haBRtCjhOjIe8adm9iRI
IS58SPEXD7HcFoL8QLa1pIPDoX2vY4rB0JKuZfyo6kZHsNhUc0x1uy0dvQdy1GD3res+xOoLULSE
xjQXa+ggSP3xoIvapAYZC+UG6G7mO3ujuGXv3KbBQl2qo6lXklFcmwnATw1z9VyhTkNGnknCA43K
grzHNGDet8h4SQDcknEKe3u4lJbpepeQTqe7/Ho372wvvxYus8NHcRqi1TTOQDqMBYfYKJkSn9XN
OV/cG12KOqo3W6j5yCp3Jp8WdUUgOvX6kQBbFOQMqx4/jaYsC4KTF1Z9XFFWMCLiuw8s8YUWl4VA
U1XgeNjHC6lsBbUO2kYx/C46ndWH4Xm1e4iTsEXRSXpFgYbtpS0/eNPgKytm64M8rLLIH0NUYxAa
n6cJRwLM3hTprT6MYXMH4QC2aDUv3zKQIZ7F3FRHJEu1vvzVyEyBramVNqkBzlfLy+uCZLKGopNB
mqw4/0Pru9pQWDZR6H+ut1ZG+Cf2W+Rdqb/t/YRflI0ZiZy38m3C5O5ceHRO66lLtyW/er5OJ9Wx
JQKJiWvTWlIkljws72x7/T1as08g7GYZxj10Y85SnE4KjL0BjUoWSSLdcz9/ueEIO0zduhzV57ks
2CP7szD/0AZD2RuM/emQNG6kZSAkyyoh3njLm7M2Oql4u8gag4dl0Ny8Syst7h9i9wRej4+hvakg
MoMg8jqRR5hiD+H6EHvCmgAfaA1Ieu2I/L6cB14AGjpABG0qQS44SLXbw1uDRimbF+EtmFZEC/Qo
l9QALRbVOi6pg9ap1Os0gxY6Nb8ODJbQpdPEp1vqYlinHRUpE4pweJ+asEgIekKONI34sJQdw11z
ILaW61DSwgibeemf6L8nF3DAzfCbx6p+Mx0Dn/obw2X+PBAcnesZSjCPVDWi1GxjJqDn9MeMyx3Q
YnzrRUirNNHDNOD27eA19ehuBPiPgE2B4iRG4X8VBifVjZGr/Ow4dJ/mCBQFiydT/3bfYKQhiR1z
q93bo1mkU/+bYi88JR05aFbYuEhJqYwXk+rbzobdfxFODpeL/C2sWWf2r6ut+F++LCAd1dYen5lb
YhNLLXoP9dSe+AGEJLHfUYBrL0oavp2qSaIz35NGUDY3tewt/OSZwTw8ehg+l9uiuyHfxFLOkPP1
ofzzXDaur3LmJREi9SzwnbFnEheQK4stetYfk5mAbeJbe5AiStP46kbhmvGuHmPt96fj9nBwjXPW
xJxI+BCFhnEjbTg7iyEV0Hn9TdbzeIvmHUXac6WZODBANqys8Z+8YzFVvFBU1PINlV2YHltxR49u
+Cbg0lVhsTiJ+daCvpBk31GkTDbpvbD4O5/bmPy9gNCo337ajlsl3yXqQuR+a4hrEi/uB2GHKPNu
sBRYWAfXpf51Ih9DtbK/Og2gpbddhAADkAVWN1gyEY2lB57cUrNx6gq5hA8vr/GuszwnsMhTNcEY
q4ickwDOj5UitnuxK41lfAU77pgKr7dq6X61xkOhnKI+j2iqsrRimOHqfOLQ+5ZmMW5d6X5HqKhP
GJcZs1OjfUmMCbrf+n7uDBeTQYkJO/oFtiFIvvvbmk+f+kJPZAoqIDm9q87rSWnDXsK1T+JRzW+R
7N3P3XTLez2b1I5q3kvuAjwf/Vz+cvW65upALfSJN7jpc9mvhhF3P1ajq3cNR1PnyQlOIei8yXfi
ORUMNRrZDs4NPCX9BFHTcJHhmDksfVzErmy3IrJgWuIlaaf8fPXfNJSgYsjXdbGgOweq+YIxND3a
O/ZxbhTSdO7QIwSu7sXUBZZaNkijp8BMWIIrfdgmIRdRjOSxsByYEjagfw7cmyFDgiABtSa1/Mt0
toiXBHbVEBZvjrFLjE+GtUZR0KN2MSrdxBkWlBKsRdAqmxj0l1m6Xi4X83GuCxrEj3p7YUT0WuPv
7dP6Fond0KmhupuCa+nDBVfZB8Z9ged57Q6dgg9H2dRn4Ig/X/mcVKHmxg9T3KnALMPTNYy0g7qs
Hb6J+9IaHYiRVjJxnsvr+8qpRBsRdYa1hhBDT5/BZulchOxYEzG41YIUnIgT2enKESBSW4k/9Skb
Scs/C3Wj40OOJopb2+yXpjKawnlm8O39aUkzN077PKXzTPow1uDiuYF7l4Xg+HvF55G/L8FKr3yl
H7xHzHs6aBOX9F+eS7waobw6bpeuc7aMT67hfRIK+uhbaInVIv8lEaDur/f1JKPBy9rU+811YaQZ
1r/A+IbQTfcOQi2C7LOkvBr+RF3QUy5F6y8Y8jkSTOmgeJKOWP3n0vnOMhe9t48l9MFf+SOHPAzg
0R8RPS80WTISdIE1Gk415IdTE1SUmQGTDB9Wyge2YdcpAP4otTCQ9KNh8+efVUyA6EVVbEI8WMe0
C9UFjnSyzsaBbDS00id6ZSoroP50Dob4CqMWpUCmftgX1c/kBvF+Zg/jFb8kg6x4JKAoiMHvtceb
Dy2Mgm0oE51NYZ7/Kd+3wLA8w9b0ApTLjJvkSEzwkNa6JCZIf94NeHLPb6AtXRWgRUsZTnt8v8kP
mnuUqmV0pmL1lF5TFv1p4XdDW5j7g8nRyhWkUP4Oxpi385rDdq1ddu5u/0l5ApCO5xJpDh35RSzd
nLu0o19rE28iZNGR/5WLcrmXMNivGQPVBxkShNpUu2XtiSaH2A1VjGDomKXlIgwaDIYvlSUZLlaw
+ezNwyNxIkSZZFkTtPZWLVcnvUm7fKTHvExKxrf0AAfjhSS75bUIApRhlRHlRPNMPxDtNvhU9qRI
lvi/UAc1yhW+ZDylFtE5908irFbFI3E+UFj4a9guM0bwJ4zLngg55913KNHLNq5rTmrAbtq0qSRY
KcG7VcNn6tFzGewpj7w7IgAGAHk3Jz1CP1HJI7oJjqTLSXICzybojonApCfVKr42I6hNaLGw/zY2
6HON8EC6joa2meTVtMXRIyq3vBizbr8GUuJJLztIdfOnrGSYl1xHxM3cowv2IXzwOHldJICTuKHw
NPxf2ghsLswKbzu5VxraCNs8WwPJXZ84CcPWK+JBtg+paiJwLrOAEq1CphknpTkrQUa/HPL4Z6T1
3nblEpYZ//Se+rF3HNpqMsNVPrFBeuzAeAnLSpthHGOwg4DLXgp+O84SqzGNA6QxuowaWJjgBTHA
QyxFE+KOIF4GSBbzoMuyG5RGWeEGw8G86MdinQ7PRI46zZ2/5LBGT1wdRkx9GBCV5aPEv9YYPFZY
p9rusahHPJ9wuGbc3M4K0ku6oJrdk49Q3P+uJH+K7RU77J4LoxhT11CsohI4ijKUCSQufVysiaUX
byq8+5bpGDNtU55mZMNJ2tAbuemoFqrCVOvgetrPdFI96NQw8d/v5DuTwIpb0e7+TQdvifM37HFj
F7nMe3bsf1a2HBQrpRfJxZjYAH/eN9GK28yuUhafYTsLLkoZ5IMfWwQl02siIer42iEU1Bkgucj3
zCmhNrDEy2SvwE6vkJNBcZJyly23+qN+CAOEAGuHIfoXH1sVbaA2wuCoRD1n0GB4iFvTjZGAlPNw
9GiFYkUnKZUtr/IqCSwzjH4SnoYkc+RqZAyvdYd767TDluJcuHPRKmtzHhvZUD1rtckFHCZ4LzGg
RMz8LGHxKmI4fUdT/gHtEc5jV40lakZGt41jE0bwbAu31bQDmK1lkYUBTxUO/0goQ1TAH+fo2kN0
2WTb9hSQGavXmIQV1cBlOJDUELIZFoDSeBXU/iahBiEZpWdVq+ZAjcuJfBIzFCV/rQ4aYLgRCAli
nX50HkApMJYT8kIxZIgp3MtK8lkhZcKweyGpNct7Ud98imR5t0GlFw6AfX/uvfcVNcH4MmxcsD2F
K8ZsdYqBzM2Ux2BJ6BxGnOJ+okzWBG7SAltS9zlVxPbqz2Da71zSnWGqlwcdl/7NghSejVKXxmnU
Rr3rbOFRaGosflQXHwCuMDCpFFxrM8KsUOdtlLaudNI4hj5RSQjVL3/8rDFU9qWsGV/RzCvbnIDj
RLm5wqaf0lw9JIE9C4xt+nCHrFDIzex2OWAH9qyw1nmqDLoUhnQlq7aSiCLJ40074STbD5CKTkNU
+G4if/ol/LAX7lOfnnXoQuQan0ws3heILbUozc7eTbCqUyF4/ZmI9taH6wlEHZvT1HAwZHBZpx1H
wSSwgTfyrcQCvGoJVQMdXBzPq53+h78Y/4oPMukhghvKAe7OwrXLsxaDEYgi2O5n5nStLxPSalLs
OMpPgdhGM5RTcApxuLbeWP+Pnmtm86ez65wfQl9WZoVphRqsCaoo8vf6gjfJiX5bhUJQJzsmOhit
Flu81RRCWR/ZitXNsHCBCd+zXzvHY+VjW2aK6o0MXl0upPUSQ9n1YfjtecqbOanrVCtzcMMLCMpd
KtEp7WYA1UpetANp+OJIc4pVMRqljNGyTkqjB180fWy5Wz6Jvj7dzY7+qLqRVUdjmTI3OpBpABvT
QcoVRelmk4lotuNy41rFNQZDXBoXRYb2kuI/09DxdtkhOWzpJVrAjdu35NVsKdbD8ocP+QzTDEa+
UmezD7TODAy6q07tOsOf7cF3UHexCElGGNh3A8hkOElHCrDbhrGNFQrdwlJRqE4ksYOvW1c5srij
uDMoV34nVfiCnlcJeSs1cd9NLfkSMmWQ3cgzjRh0FAiU9zQrmy2aJTTgLlzE1micCESgPWjLDW5a
PSbnaX4NTaI2Lf1NV1pmHSu7GzBAiG1mAecu2ZS7+jc8UW5+ANBXniTbWUH66VwpZX96MTxee1SZ
wKW3Gbn5npOdXCfOHAlON0AtwiSUjrLYjsXnFD7/WqBp+V5CHr3B9NVUMlPFDms95Rvvmnh3YrSh
QlwyJxP0JcVPvRLbo4/Rl5S2jBj4RbSBJcp+Fy+UWDpGmFQOMVeQw5svT7ACfxE8AyKYtDbgHFoR
VRmYommKAcBuZCu2UF9FMenPS86L35WjcpKK4PTpMZARz+H4vmc63mVqZCsxUoWT7C3YBVUIPoMy
8owU7A80A6fLPw3NsWqekE+S8NYklq2dxEgwj2Usz7Yq149nALVgZ7L8Ea9SkzgWW5nKO/VC5pcX
+VvrNByBbGTFnjoU4uAh5BxhUwvgyOsidCgDRoXn5giV+5QSYzKXZoMA4HDzZeFdqpYXKDy4aNps
9hGNdg3Oo11cFZ/oPJuE7VLVIUSBtsrnWVmvsYGUhB3kVEjy2vaCsSrj2ujSZGG+Tsq6Beyq+Fr7
xnunWJtIAmMQVqzNtKH4oLLw2vZn5nOqH2ghQIrBWa9so0JgMqWKAYb0hIEUAWR6vR3pOSvPc+gq
TSYF6XQ0AbYdn5DGgzT/kXgaPoEilyWTJ3zW61HrvAgjIji9H8U8IWtFTX+M7n5mz1HP3zHkAk9m
vHx5JMeT3ArgI1QsQKjVg6Xzq1WplmEWBc6jtMrGWkOUeFuN8JGSgE8U7yHhJgoycl9LYJ8IMu9Z
EsmGw7DkafsW1BIXW07GhEF1BBnJxbgSe8IM45NEncag0wZl6DEuIAE7xm+8PM8pIcei+9+BfRIs
iLu1N8LXj0aPAOyvMk+gee18dLrv6nTRdD+t1EMtw9F165yz85fMAnLqeppDAw1vFKdos+ZaaIkz
+2Ns8Diy1c4wppb+v7YG7mMBIM8BRcNWiGnigZCwaRo/ew9RJvcmJmG2vB9v2YGgTZEzhuQPisiz
VY/3Hcg8ardcWzYzs09eyR3vr6o9goN6WHlBsHQzfHzSu+UvzvexPUpAAmzKFKociVbaT18cn8Ak
/15MNHN7iNDcg7J+CClKTLG6OcmCxbBowbwCN1/TVrL1+7PodnGKrpChnPa78AcE5KbeHw16z0Wt
JjY+jqCdG4gsOR3R+SodShdrVhDgNQO0Hfa8h7rWnDTzIFS9+ixNMBPCgfKjvmUB+oVGGe57g93s
9wNqqHIhE/gZGALJ5oz1o9NCASEEuTrIF/XyrJ0GrbkCYPe5cPieQi1np2WoCzrf8uH0Xf0bqge9
b88DdenWKNIZFcCxn6DULPf8cqefe8IKOodP1JjHUcOomnIRmsGNWJNP8PNfnrPKJ+S/vSjWlqHb
pjOEabfOauZjBpSjZ6Z1yRQ79WEgs4YaG5MV9g9xAYG3IZ3pLh3vIFsQP/GfJauxhAH847tCq7A9
IfFWrYXphbpG5jB/8ar9yS2lXL7JrBafmEdZjDN5IbDaVAPWCIwkikbXf3LJHXZpf/klaifzobEb
OeEQnHJFQhHNgkres8LMCTmUiAzQSd07yjkbM9ZYn2qTNrxTAttpFXAQqNpz/yFiY75uL+Nwev6L
widB3D+a8JrtJkrg2sdOuu8Vhj97YuELmZb0c3ycZvFvATa0Wcxj3OQLaLwD3bnsPay48I5MVp43
P7YbQzsby1hXOFHk0T1cT1phF9fX8fZQyU+8GkgsDvAtVKmSQq59F6JNnB4+2JooLgj+cBhGPhRC
atHIt6Gz+S5ZuilZ0wzgrt1x/PNGwht0L3yoXHu8N9gCgiXBJdrcwASfgOneDwTHyMUKew3sLtAj
2pIjIn8AqU6x3gx6e5PSfhZWP1d7UHpYmC7ik2J8bOuvwLuJ60cwgP769PthPPAaJkTGgxRC1tEa
SE12JnY1b8Q9UjlCdnLHrvoHYP2HCTdYUblD8a3mKSSEjH6lzlcQqckhnQACFMZ9GCjgy6q43Idv
AOH/aFocbEBHKBzXGx+s7Mhj3CAg1ywrBrDW46L2C+gx8j+GDdRyqfdkFDqeYKhinyI8p47+qFcv
kHl3Db8OXwTtQCCv6QGmZmZ9IpHWMjsw9uVHzgeMLLwI5RjftIY6y0iIWy9Qe+nZWNEJFHEYA8j4
jeEFjxmq1y33B9CmgXpNnowOoA8wqJkDNKzHaFhwscju8ZAmwb/ZF07VUDpPyuvoDiu9F//6BuQ4
zdzAtwHEca0Y8OiU3bxMKRL7JA+A2vC0FFUb+yMJ0nbmoxKY6wmI2OJt/hD5OgvWFSl5nA86pEnk
55M62eZWOTLfghSKmT1A8ND1vfdn8gZ+JhVG2NfZtIVZeII23QBMqSmAxe7nER2jpyOz6x6Eg5lN
xVC2ksflf1/9XTHjFACH5EuXd9/WjOHZqCsBW5feF8MPbDaUCccskjaMDSqZg5kU1GC42uyv/q5W
EI3CTuQRiZLhVcYpbQjju5JfYsN4KJEfGwyoInizAbj5C+snf2WQTYKejzZnEtGyJNirrVz7+Sx0
ab2PpezCPhhW32/P5FBH/DQ4RujOnAbMWjwoYUhpSpj5FCRBCkorAT8MTXwltS0KY7zt2+bn9Mer
ifPv91jPJBou//YIj/ug/Udtnl4a3nI0468dJVSMp8NqWLFWR+aASIEAlptkarAHqCz4Yt1kMxIK
WUR7L8src0g9q8fqkaVhR5VNobErsuxfqApPdCh1ffsa/+JBaKOzub3NwdNKMpPE8MYehHTbTSzd
dTZK1l8iSCpwiVvfooNsgPFBF3wgu5FEyJE5F/Qy4DNu89NeEXf+nRPvVS1bPnUzLf5hf9pauiDl
/1MrhUMGYczTcuApDinjYTAnz6BskFzCBvF5QmFbwlENWlSAO0NtAPKfw/DyeBwzP1NixM0T4ukb
EMwudX3+6qo6QGyHHvpAPHMQ2GqFmh+Riktj7PUfvRr6idPCwqYk8JqDrWEJUTfrlwGswKsrpQF/
75rByieoMZDbPXd9lJs3A+tbuqA8g14e6NGDI66pdi4dTjapCDbrvFXXXXT5ccBqvN0G7v+LfEw4
q/oNqirB1AQQKpZwd0m8iysfGY86O7UpkFi+Be1ie5yKvY9PFKcXNS47M5DUXaJVZargoodvbL0C
XPkTyc7eWpxpg/NMQZjjhvE0uuzEdg6pH478eji9tlPYD28r5JntOCxfHXgaVuFxIuY74tCGhwwo
DGn6aQMb5wLL49ydu1lok+ynUAOsdHKF4/QOkiCXfX1b5Sf6019kEJjzXHh0MqOt29DBmugZ3e5x
rUknzGPaI+tC1vN2DePhTfCgameci/CEd4Wl8YirU93/rZvTbphAZNRJO5GqMHBM8dmnIoBZqJfQ
6YwEqNt9e/uy2Y7zRHvaf7R3ORzrUw3ZRNTgW9tXqpTDT1pKpik+X2pqN2L4FWoeboF3OqHmWr9e
2K+dgSxkhNSpP9QpVh6t0G4oJXA3vVMsWkbpIyXzcl9X1TYDnFGaPXtTmLfA26z16OaIsdOeTu+0
UAfoVlx8SoIiyoiCt2Ejutwd+bUqx7EYoLKhh15bhSZ1W1vs7EpehX0DqZFSqkh50mQMMrglHz7r
sesQxuolnj+OS30axg8nILVpVwRJPdAL1TgCgLvTc7dAi5ajbpc6M1f/j0rBfNkpIfl1T5kgGZGK
MsDfgZY+HuAGN0refzBVGo7d7P8C36xowLik36vTNloBcI0+wrRyCMsFUlTyKoB8sVJMNXJerCgg
P/CNzJBIIRN1TYio59Gpwa1ZgoMtSNS1nprLSJy4jK3wL49uVRvspt09bMI2SvNumZG6aLKo4arp
Pd2DmPnWd0DcWw/Tp7q5rVE+fPnAcGndOmhuCaltS8jMC0tBwUDATqyoK6OE+ihuiweHSW5N97+2
pmrJtOAs9pQo4Oky56zsR3CHFTtez5iDA4TWZVFcgx/7LN+3bqoeig4b/Z9Px5/+6EM02goo0jlL
dEDnLwuRCV2f50vz17EZiHBImqkCI3xRdPqwehiLa59iUe7iCKvhvYwqQ+vzG/N/4thuePMT9cHs
qJaP+wFLcRVNt9eOE4P6+N8RsjjSpjob2xd+nIn/JFhzuXzLJwkFwshjhyfBrmta8Dj5AGZtinQ1
gnOxgyryYYM/scoSjXjehA5SpCyL7vTssHDTGce1/b/B5QSmlFB1svgrqXr/Do4rLe4MRM0FVU8R
v6BWihl6ajz5k+zUObt+amNaYmeYw+XL9qMkyIZ6K2xFwtfQqQSE2EeWVHGNvoswUh8rXTkryknO
wgOovPxN2nrm6MOSlUKImyFXouQWOQC5hngXLfAhJs4S9lmc6Yrq/6ugFyuPtNWpE6v5YuuFgIqt
2WOeXRB3SpY80Heslp4J3vZQP0grRLB8Kns1S9qp5BbBqxugyxVTJc1UUbAHfoT7gwIJWcaSpKFS
pit5cPMM8OYJ3ZrqMFk8XGGjegJ+xHjF7+gV2rm6FJl+Wd7369ukiqAEUAV0+9LTsMPDFhGu/2FA
YYGmTAK1xB/QskLPKqRjo0oxafqEQfp2YqOvTJILeGdSLGlTnSGHOtcBaBF5CkMKASX9H+1zsPv+
bT8Mgif6my9m19pUtLHEAMKozVq8Q/XdbCWZRN+kPpCUjWLQjBL1SiprKpW8TcLYedt7uhsj0mP3
ckqOBqR4JeOEIaj4XphAaJwJ+rLkHAZa244MnHr2REgkkTbt8XpGOU20c3CTGcBiQpIboPNKCZDF
8aqbq1vo9kmQCu7fNVrywikZd+qPSxZzoHILVrGAt50wLyrzHFMLltK4cQQon2zDlZ25SCWrsvZu
uIpd4Km5sX2Alzp1qjvnnSXsZI5kDpNt3dfRqXuLLlZFADu6VEa9GC/OOiqK4l+eclvaMdcCZfr/
fGmImVc8VSYSKJE/gPJ+E5YMfCwgNBO9qf6NgRfsXq5qZSxdHHlAS+OfuAxnFDeuW+V/XMdb45D3
Fluzha0tegP5Vw8Zutv3uJVWr6oXdpSKXUQPLk+MYmTy4b2h25q+AI7Hs0gWicU0Mw8MhhWhJ4A1
LRj3EhuHIs+UaY+qLiuqRu12XwE+MSzEf/uwNiX7l7gv1558WO42HberDmMblzMm8z/TJn/qcvDD
il5pi17fDycS/jKLsweJwEmqYUEhhi1DKBhia54Pu5XGQVMzOGyMhAfHaIPIjZDNI0vBKcSfnMOS
J17izqnUbEJZ9GqX0cNAwsUfKl/TAEkvg5Fi2ckIQ7OFw15U03bhwZAMSpkUQIgcLEEOrmM4hFgw
8Df8b1zORVAeXGApKvZDp6C6qHKo5QnYFjZ1BstEx5bWbmSs7GBdC/u5PPmx0JPXlhg9Uz33aFUT
x58yJ7K5Qp0AzLbOf+O2EJ1AtzORW4HXirCBA9d1VH7KE6TiWTGNCTdIenFbMOWAFvOxXcYvCXYZ
K9JqS8T2go9QGdWUKA7MYI7vw7UnmoW4KRv/iWNprm7AbFaW2kcy1C/fN5mVwbkbsUh3sIA6r5AW
Zr3W208IAzbkZywCLKTnF9EE4SnRcb6475B8+EI4RGSoKafa5m5K66tz3OcCZlxMw9pKorcGMLZ8
A6YNQrSVx37XaaB2ePEJe1yf0s3PWBMx2uFSbDEm/9+J3U60EGMilP9F9tw7SAlIZa7d+Ms5QkXw
tH5iSqtp9/0xiEQY/568jPSh/URg2H92tvmKYUxOrB9Gua7K75wfO1pUnLbIKxEYC047udF3WEZy
lD8iQ1vYpjtaO8hvOug324/QCqcase5D7vmtKwBzynlW4aQWzuNcgjWoViDLZ7krPmigvDf2LS3l
RIecQYzZlFc4PY2Qk7sT3AEdj90sVSxdxQfxEsKWNYIpt2WQUYcyrocoTAVTPzSApX5n6hq4UJtg
8+Pa+vWnH/In4PH46VEwjnrZoTvhAtUOXvnl4cGoXTZaKgLVz/UVre4zmarF0kFneTf4pm0sPv6Q
Lqb0S0tOCMphG3QF4M3kdeZ9IXXhG75MOvLa6Y727V4ch45y7P6JDS7ZBhCEsuGyoqwriGxY86rL
K/VUCLByyroMGjtFi+xN/TJe/ecX8UpfeG4Y4H/FfCSK52jyrDvqG8rVLEusnT11yMpYYjRYZav+
Tb1ulTgjulDDy3FCKIOeQijIaG0sBpUoC1Ps/Ps7LUHFxR6jypvq4Hzt9c1M4rJNrub5PIn/k8KO
jnbc2ajuMdVgns6N+yEe8wgkZU0OzGa2Kgb36ammm3Jbgg6PG+I7kfN4URMJeiMQ1y++m3aebkR3
QQyFifRbBp9B8P5ZhSIqSKn2B+gpLzBSsqY4OMEkYa9v8LmX6y2fEPjyv4F9FbZ6VPRtmy31Zi8Y
boNi//C3gb2Q0lLe1Fw1fGRmn/9U5iQlaWXEFApiRMVOJOR6w6OYkmFBWgjkMVKeXFlDeyaNLmvt
KcLx/WGAlPVYN98/drNvw7Ge7NhyxBAW9xuLGjcIrAawwEyJkMSsSvilU8DJB/bBzWdipV8xM6S2
y5Pq4FmZBnqzuTMzpq3bTk2Q/eO78gtohmUoy2eBKTo6FSRVF/e2kUpqeQ6rN9Nz+D4HjGqwmwcK
L0wfANmtBcIHgEVqhwUoV3nBhx91RJmIsP+3B3UCgh534Wp3rVO/xkaac5OX/eQFwRhLnFUfHLDu
NB7UUaf96LAah3PH5/jOaOu7SMNhdyL77M9wmUsOaxaqZiXZG9zTtXDPkLIASozn6fCSlma/UUG2
8ViQ1x1pocAH6FK2H3KfKmmTB57l3QKiva0ULJlVBvUxt6+b6Bvi+MmNxPc8QQpDbhZj4wXFJVxj
3SM++9bMnK8OYv4WD+eTQVvNmF8kAAx/PGMSsCrcp+L/KcIiwodidjqwkJEWBMwuoJFMEpMHkv7B
lY/DSNO6lP0gikXte1BB5xw/U8B0m79GX3hAjKMy+y3VfMhuN5Ye2V1t+lQkrUbdYFP64MwLwzCZ
EYODqO0JXM/wvSgJdC5MFsVa9w50hYfvzn0qTnhtSViuInvETZKdpM2Xqh6fE60hB0ORraSj9+yN
/9oKRcPmxC2R45PXh/niMEsjclIrFE46U4RzB8TMmNuOiRIBUdP87PA1mfUr+PaDipkZEFkYroxQ
sdbWUI0wcZx3lNAbF4oNcGb5Z3aQP7kt7JYKgbfBysmPKFg9KNO/WRr/0t/Xm6AogKLCqKgI187R
/j6PpYrukxzI2t3Vsw7NvpOc/IVJuSCxtr9yeGLw4yPVSdG0wzDnNdeITYx1wJfFRAicMojEheLj
Ht4eo3AieFgJRhVBiIba6rtWLZiFWCPph1KTHp+eBAXYq740Kx9ufDKgbT4IoZpvAZX8lCEYZp5Z
8ay3WSIZNm2m567yABtIbqPyNGQgz5NmMF8KJ9+quubK2bXjQK46peejH77PlZwl5Yv0PD87De9v
ckU1DVHiGeBnQlpz+/QXrogytfB7wfd6bDE2Ek4I1oAYJDAuHO2hE93/b31LWZOUMUXwdQczJCZM
lSX3lzkC6z9k8gizYyCVA435qgYJt52zjyKSgWLLCsW0FTJQsHXCbN90maGtYB/XLWFcO7039vBZ
2eBPjwGIGRKu2Yeazo2PITcZnl8CDWsGXyVvXoNQPnaN+RQ0ApK1OVZY2tLTsl8gPdN5d56flOcM
V81+8Ipaotx4qJST7qWpEtbNo3dqSMtzK2PA/2co147jUe2Qw01M2XA7dZXalo7814A5jSRTRVc4
MbAhZmP7ZWp/3Hjt7qHjKHNdqWMt5cpKSVzpc7gOe8+KESt8pmc/1v9FOIHA89r9pO3qxvN5irEE
dOG2WissAYi/U617ibWGxYSevCfseHYMwQvBR4VZQSPTftdokqcA3Ta5l2KfJorY2rXUL+adq0x0
Wjh14DmT3zK/Bcr3XufWYoviV7oYS/6CIjgkaGHhs2hJBOiaE4djvmMLZ6qDheBnEnT2IE6g9FoW
KgJ6VS/JCFTy63RM4w/eAWuOD0+oypWW3Vqn46W1U3I644NKTaXdIIE1sPcTbzl9AUy6JPTky7mE
7YA2hpqTN1Fl5F+t/X0gMLE0W5mRpl84vqteiYRkpqC9+soBSqzEGvqFmgf8yRJPma4taDqp5/KX
PitB/Rh1yFCNQ5uaz5uGYtA+1nVTsyz12/1V/2qk4nEHhTLLsOZM+E3GTxqWIufTG2+R9iwBjJf7
yK+bcbyNkHt5AtDGTqnhv+4fMPmwCKahgQ/cnU8HcA9PYunoBuFuNuaXqAYM3B1edToL+gDrkEMW
Xh3/4Y9oa/Q3HE6mSGvgql9a7lTowFPWgdxC+1SCrDJMN3iKafgQhH2tZVFbQTtqZZ9Zo/j1PDyT
GsDCiBvasOIuuUcRBOw6NkhM0BpaXWek2HiFl1tYl5Mf5r/WfbER3hBwuBEI8LloJjTRdbBlSRpN
4cpQdFplWkwYvK1l4PjrVw0HaPHjxfXRRxnrn/gjIdYD8GgzgnCT1qA7cd57TzbZsKmXlqHDU7av
6yULnpIYuGFopuOkshAd/CAJzbMzlnDeC38gU5VRGFR5FQLznV9LvMTJ+emhCqbEvi5xBCwG4ohW
j6d13EwwaugsePXGqC+DUeYz0iz6UWuIp2qhtQTXO2livaRsoOnYTD8zJ/qKhauQc5WWBwjgWmpr
sR1by/pvz648/i3u41WL+b4XTVdBzfYFmLx4I8D4WA2BOV9B7IZxmIYCLwOujl8zq9GXt6rHzj+a
iLgm8pjOZhbqK7vhwiRbVfCuAZ+mbgiWmYMh/RzsHRe+Int/c4OG/V9KDz44m1Dr8TpxPbjJNbBl
xPER1+ijvgLoY23jwsqy5HAhjeYWjAPGV9KvRje6VxvccOatkTIG5s0Y3kN+XqCxhHdQD7+T70VB
CTZoRwFe8WLJqiMk5WxM9J1400ANFLaTimdk/ObzNdbyGhnRs1w4xkcxmbHlDKyI5OHckDtDiVC5
AuYNfuXWv76uD7r/JqCSdS6OySVzauWZs6yrE1mQnkgUcG6pGuUcy9ONisggOhHsVpZSoLcL+AWK
JgW+XcyKHxhL5f8UIk9/hHXgrL0g9L/nYmxuNngQHv3mxmuym5Mjvlwm+e6V8bsDRLuABXHNjmh4
X6JBEDdPCPmT7ZVnloEO7I7LYoh4NPXDQpEUEjWXfTicS1iX/AuP0owGVqVIlLXbk5mSoxIBDYt2
/JcjrbCsoXyzvuaH1rDr4GtTPYqwgITDS150hinbtCwXnJBmEQa3flmTS69BDH9+UuJkHXfTvNrN
IpM/XU1ub0O4R5VNHWBk76X/piNPiDCtqaA1sRiMi+YwMxvnq2alQuvEuRXNsliRFQ1YiDS5AOD+
yEKwRwDeqMicyZiiLwA0CQC3FiCufKFJsttOaOGIPh97lWEfR6cGJTBgtzj+wFC6F5HhxUDTHBsO
6WoMEb/kQ7yBrbPQ9wkFNQG2eKs6jZuwftQ4QHmBhmwHbUsr8Adw+8UA96PW1P2hj8737T9YOSc1
bzyFXGVpTph8ln+WC+UKyE+KevUioJasiPGBQEd/Q4ZfAoPbLaFelzM7/AbLnDWcIfkfwgHAR7GE
2DKUsXjeiWQloMu0mwDUB1o/zq/jPfLRJjnG6LDUp4homWEuv16jJiszg1NmOQqucd35yoPuJWAl
4VQMfOUhiRnsFWj7METYN8Ka01uc//2R6O70dA2JArLF5YTCwOk/0wnIoj/rBvpQUTdVzuAf2Lmj
VFRVcdjHwcuohzDXy5EcCpFW/mTBbj0rTYUJZea7aNkj+Fv8jvbvEAJfOPg58jlixTSQow0JdODN
tsmh9e2qg2sfyXaYbjqsIXxkU689IqlMpo96B7NA9cvzPVDQmU0TDijA3WWh8YYHE+BXz29MU3TQ
cWMa5lnauEAEDcNtHjUj7F+oSaW5dEXqEYTqSj4eisPdXg3nOHnv8gXUXjylOqBJuOACYbXXjJ8x
80xglHFeel0W6Gmos8+utyJITLPgOVCSZYxiDIN/R0pnrrfVSxbkfoQh34LtbVFnJPSilYHcXnxA
WLslcrcXc9J9qoJydHTFWR6tmUg6Ih2Huaq627IQfo8J4ohWM96sD2mBP4LZ8U1AWy+T8tmtBph5
OkggrW5CNtEc/ouge49NeemXgcWZAGooVehuJy/Y+znLWlWgujSGEyxNdmbqrCnxt/RSAOmhxArr
IOgtMJpgcqhlBip9e2lTw+sTcT1xcSqEbXD5eQ6ZiLvOyH6Pmd3Jz7PenqKB3DF4P5eEn7QTOMpT
20+lruo2vVWvZRXi6GvpY/cKsQr0ynYQQJsO4GOWIqTt6cubC7dezxDcdx5/PWLG/sMKSgqo8lN+
/YF7qJWJ6zRFH6dUzcyiUbPaIUuG0kc4eI/cWlAEgjnOl0gNslRFOPDvIvbjm/X0dSafkdknNGHL
oaufeYYAFvpOpwNC/vZrssKw4g6aZ/f1+dKbGSLdf8/dHktKMuZeMPUxE8CBTSjAvUrloXpx5VFb
VWsofFuV/z9veco8MUkfbn6g00dvCX/Y9Fe0wBEMUicRE0Wsbd1ezYmF2fJ+XLGolXnrKMvmIrkY
htNSvGeHawix2OeBALpK6IK/rHnr4ztQTpYAiGPH/8Kpf9NIs+EDiPL362TwNVA9Ugfl5pWRarpQ
+NP8RRuznVd54evccEVkFkqkRrNRXgTtoVKmf77Df8Rj7n9sR7IosgxKs+XP4dvqHag4ZDl8Vmiv
JLZSIjpm/CqiUTjyC2yfcdme5E+jvv39AGce9KxLA0h6mu7mURgdLCH58ovRaGK05Pcj5LKQyT1O
6rjkhGzkPBQGdd4UbxPG/zsi8dgI7eQuP7Tgf5YEPsxPmcw1snZmHE/QxDRxA7QKLYgC17ke+hbU
kKIbo2X95fCAbSIAk/IhKHEJTMYc/M2rMwljFFUW1pQ0Q3PeGzKqHka2ZUGgFEArbMhMIyEeQigZ
ImH7DsgivH/MlrcSJvLKFSHE3WgtVk/WgcOJJyoFNKJ43p9Bsg/xer3M1LbwPcXSSeHyGRDk8/tc
61fYorrW8qIPmWadB3xy5DU2VCfomkNaQ0bef08OkWfDLksgfXDwMwXTZkEQxCUlEcEwuzm6yi+w
Hf437dpjB8g4ZLMGAXBhnuT8CtvVnFJsp4T1E22QgRQ/1YnHXT0ddQnV9S4/d+0E2FT3B/U/ZeBx
DtMuCb3oVX41R1CNzn8fQgOxoFFqqLBD8Eey1Knnwc+P/5mNRT9QhtPOxZ8sPHOuB48g/ImBK2Vv
GgYH2rkY0URbJLLKhdpSd7HTQ3dTJi6XYnHESbZT+GYQbNWeVwUqe+QaASpp7BYySOUSPBMCTkhA
s5dIfG4xrQccPAv2evRQrDXWj/1dm07at31Kc6fpmAoDrZbkncKTJF/nRGDx/Cs4VJJG1pYy+zR7
teFO0TKMnidfGZi89wH17na4iLYKfA/xUJZXY0LecSxdDfk5OvYYPWXfaX5vQ57WV/2PgCMTZ2ju
OXPZoncWWYuNf0XyudItF2DiIY4zwm6aogP5oj1eTTspGRwdmQ9326NztYWKt8/J9tuIP5RN8vQm
z2tlSQp5XgYvyknk0WZKWxTkTVsN7ongN/iu13AME1UV6MDWYd2J7ctXzx4mnh64TJwIMwusa8i3
mn/xDx+hZ83QPREUOGdD/DmhKFtXn8een64dorU1HNvFaf5Lfaf4lAxWEUlqxrEcvjMzdqokyp+0
Qrh93cRB0QeYuiAz+dbbQg9bFOH0V3sS7vXiJ2C1bmzkVbyO9HBFCLQVcx6Z9/dmoi7HNXE6yeK3
t1kREmiUI5FxtCvXpMAcaWIgx+zF/YbrGUnEd5VsU1aCF9O+2tHpteKmFRdfxF3qhyl3BBarrtaJ
HByOIlUzJx5OUgmxeunuAB30fT3d4/2h3tEU7sodn1LgciJpZcVOhYCrJ0rJHaGWwVxgmgRvUcYz
ZjYd2rV/3+EE0pGW9UQbhMRLwNPH0hIN/9Jl30D1C1qoiKtAVbWsSKfjs0I0Xy5v49tP6P9coFLM
O11ZbWskTJ4D9JR/dGfutc/LeSF6aOrzYClbAKvHgbiKmNeM/6QEcxZsmU8VtZVa1OMcnmqfZ9S9
g2K50qpUemvBnXnd2oyZ+6Wn8cl1uf7ve91vrYsuBMwCTdJDTXE4bEgchxr3in6wBnlpa/AUmblG
i3jP/Lm2Hu693sgIN1BGuhm8W2Yl7VkSWce52dwX9Y3/7ElwGOx1DhMGfRcnp6mO4Vwvqxeg3bQE
WdxyDaVNS6c1kvltXqgSJZKXGGW5s5Yqehj0Pru4LxmKI0ygZ5pJ/V4QjBJL4C20/gexuw/LJfDC
agvQpnUjXE9I6aLhTfEOCZqZHKltB74myWMnNj0BqKyVQX0Ptz09r2R+CTj8uJg+Md5qlfiL3Vge
LqeVbCz2qvJQPEKQKhlB+0Jb6l7pr4W7cdmzE/sJx0sW44FpoE3E8bpdYFAHpJ/Skz6jbrzGXwmR
tQSmmwNZ66RI7feN+9FL3tWp9o7/++ME+OB3ivLGD8jA9NMMw2gpTUj5+76cJU/OgyLKLvM/vCj5
g9heGF3H4ajlCReKIQ5SOPFvmdF6jTGSBiPa2ckMpdD7ltniZ5Wsejl5d2PXOYTJacYAcCyHb3kS
ak9GxLbH6ef6b3cKssfrWJ1UGgFdNqGVQUsQVPt02nR5GVf+XauG4gamplKSUWI+hWlQbQK/CMnZ
x78v3yIFi9hzVpXPUfVvI1/PxsW51862hr54B7015uV8tjt+02l6dwK4R/rEVqefd1stPyqPoiks
7Wcr01TPtsxrOcaJmH1+iZrygdrV1AzxGRXG/sas7BTOij1wkUH1eLtMkxdxH3tzSFCrNiLcUgnt
3HRE/fj3PId0hz5YVWeQC0NwLytoACmrsQE3vsGG0dFGvuFG2vCcokOOgbTeKJw71M1UB8WNCziO
Lc9MQ7hbVjyv/fQyDf7PdGzQRVyFQrD34+0arKapOwDKsVmUfIpLQLOPz7drYW58ZMhjrIBEC2XU
2/WDdIiSfpX1/OZEp02wIa6vXBKFhxMO+Vs/8ryd365zJKUzJ3lHi9Mon4ZLIjl4PJUEEe1Yi2Tr
VUV6lxIvVnqE3tXUgSDb8OmE0xT6Esr2Jh0b5/lrFZjCFSd9erf0iEEnpNzYUzVD1YcJXvuwoofV
8d75SvvgEVxbtVDJ97hsQDlvi68QCQBHbnnEaxwC1xhD1sYBRPx2Xf6Xl7We3qNz2wabewuvxwcH
B60qJf2fhAEbPmW5JtjtH644OBWCwrVrC5OCGVy6pV07GqzIDDroCIJQmvEA7yNZpvsEuSP1JarG
tHGYGzhrDuGry8ysWBUdhb09SVRL8o5WddUuNs60RXyyIxtQdNny4PRaEeJwml7ajDM1dcCXxF3w
o6fb6dji+WiM2vq1rcZc8OS5VSN7i+njQ52l1hc1t17Z2Fl9uJRpeQHS6so/vZVO8wYgMI9YcqxY
yT/T3Ruc5zKwaCGe8XJEwiSmJHrBRfOQnqs0TkKihTO+88goj+0U4bpB5zaOnpltUL06J9FQiiYp
suu0W5JaXdMnyAgRadt6EamCrCEsR5fc/IIUE0TNNRCdN9EmPpmKuQdXITxUP56uJ2ShTXYUgNpE
yB5kzU28thKrOoJXjTCSib1EdJJ9SQ4xb6bFFWSyFvn8daWK3GbYRtlBs9VE/bJ1UBkqce6mvLlu
9GOwTHa4p6Hs6OVDbVe6VNHB6ts/GvU1T8w3KziRR//NxmxkZElH4Q4aqTrPlCxHOjgaj5hCu8zl
npsmuEl43PXxESIIrn6efvxKTLGYe/vdOy8LBh68//XxrwXMQQkM/j5U/HmUVSaeLck9IqNXnP90
OakXFHcTyccqDdtl4Emxf4o+A/Jfo7WeKl0e7L746LVLJ1GT0+XTqcG1VP5FRPl62fBnnuvfHuep
UzJ2zj3PB6tEPzQN4jpeq5TP4V1pPgssOGQteYkog1+mPZSS0GA2KkFCDlpyYj5WKeI5IqGn4dQY
O/J3sEl+SNntqESsxOUgW+2QlW0VTRYeg8KFeySJ4PNQMoyN7OwTtxsXgI04m/NmQZMsQmHwqB9Z
0nClCmjlSWn+vBurZ3/6MG18MJHd8dK2bkqzFIbrOZRvPBkErvClNRfmKZCEyWxVtRhOsq9w/hPU
zM3fZax7ZEhKcvw57GDXVEAD7seSCFQHpb6usunR3dR4gfiiYF10T1FutdovO0P8q5v2dNIN2M/c
TtmXveh/z85j3DREGR6hr9TO84wBUwRV7A+Hrry/FfMzs9g7+ao40wNBgG/oHIZ4JJctfVh/UU7H
zAS8s8y5dIh/4wBEp7c5HfE3aPb4gtJvNVY+11p6BG5oabe9NzBsYcRJZYmXDeCtTehgM5OmSjL7
yGEzF7TSUR7hPjknBvD9U6dxX58z6dqdTCDC2M0ikdcBhjb/rD8r4uEqqNkWs8V5r5Mm+XY0naJF
qPQDDeIRA71vvzNCLzgrPu6RMBUx4ymS8TqxuwpNnbtdtDA/jsV2zB2uqswQMUXUS5G6AaDt3eHi
+T7L/UiR3abFRyB5BFhrrvSxPQhuzoTezExkgnuFRFt8d290OgE/isLCdDhBRZibwAbu7rtNxTmB
/XWehkXzd3Dq/OJHtsH4oSHUXQbOfhrdVaxtOO6OxtZvEDFbX2evqXGnUG3k0GB9WvkuKGdTHB5h
vFo2JnwDPDlDIKo2dZYkMTlmx3SUDkXbrhTedlkIwU1IOSQV7OuJSQ0GD0fHX0S/uVfkmdPBLx4c
83h/RihJlRA6NyqxcTqAxERALalj1w05RIXw3BoZgyQs5lXyfY592BhjXBpfqoMrZ2ZgDxaJoFaJ
vmFlnb8rd4+GnZ11tr1xfEwa+f/g3RiBwGKgF54ssKct5CA/ZMvsny4nnCfRMKZxZ9wDybUUARZ8
b/dNc3eGgvAIWVffYv/L6XtJQ4Sj5nmOubiAq+TaYifNhH5f+SysN4Gie1YzHLfkTyf4FGyUZlO1
bMhDOR66IItdluSabNXzV2mzdAgG2zQegF3KWdFilvk/BlXT2ciio3mJqnNXj+CRndflUmRvPuBK
nfQGgcnlZa+Fj+qUzqkikWlbphDCRIYBs2emd3X/CpOvRI19Xv/quVj6A09UmjQSCDxDhwGzdFJr
wltqQxHxy2y4erQpV/31jMyz8CZunPNYO9Ve3HPDrnrHAkNFMYUjUHGUkcjIZUjqnFX8ymv2YKvv
szRoJpRXFVIg3yHMVO3QJUE7jlT6rVLzGKA+0LQZbT5UtRP28rIW1GaIvvEGo1plgzn2Xe3M4nlp
er6yCe3VSUBEzk/jNWSO2/5/JXNldFpN6y6Ho31zx4SEYVyjXcqYTHqo1e8rEl5Y+roRpqc1CRBY
Vib3OOmk2YUhMUXKXFAjc8CVJpnWJP3+W+U36rfAeE+Q64gf56ldqCdqpUUIw80Gf2TJMw7qzhyC
FeX1jU+XVrzu8aaYLkSffDXK306pdoSmw1nhI4OhHg8Xlj1wtVSo/nh76SJDlENCcQkHaBuFVDG0
GXhG3IuQikP7gSHcat4D+pIyTiD5/52OdePs68wB9qyvaG3zcTCI6IjhyLfvwDTKNMbJZGAcF6Wq
r64+j/lDN/rpSoXUR6/vrbUUVu7uujnt/12r8ax9Xzlcil4yLfV+0QhEK+S7LvyxDSYShtZm0j0l
He9dhmWax5ErpgyvWnOE85h1vh7thdOPQeYd2LuoDpMc1TxVQ3wZPypNvPr6M20QpdHHIXCe+x2r
ycq19ewd9I16XNjn8xSVAXMHf5UmdNd5iyiI0jkgwP4tRNUpL6XEYb0pAdPmfnhfbl8idr5I8Cu9
fwpxWSRnbPtekLfVh4TBs+SlqXHr1QW0SxvWw3I/APp1aQ+sMc/AdwfgI6rVm0LEGuYSLPQYGgcJ
kl84SovYYFiP0Nr4tx/zCFpBv2xtYcWfEXgzKkkI9LfjuLIxBk6MnHxpkdoSIdZKDuhmKd/LPSlx
JkTqiQd0KAvpu5ivMy9Zec3MqRSZVOsSN/yhYBD6bQYGZTAwRIELppEEsp6g/i3RJVsyr+Z90e0n
pH5OdUYFtSyH07Xe5QF1qe6WiZnwwYk3xt4rcrUHVFBxw0hBvV7Avy4d9EQsW5kXlFV1dDB0C2LD
VSeA4FNBm3dcB1R1Zu5KgxbSKO8xguKyUpyhGxNH5GqfE9qcg8vSu9FHP+4RRTM02LBQqaf2QKb9
UlcgGHOy5q71tKT4a2lk+Y+0U63ASs58ZsJ74Q298FewqEKoqocyROo5qdeqh9A6HsOjYMOzU0rM
4qVcwkgsaCTvYNryJOn9Pyqb098ggcTgglGLaNhon6q+Im6ofsDeEk93V2AlyF6UKQyGrLMxQL7O
S5etyE0wOU+rFZvKqEPIr5xtNUAkS/+Ks97N/CT6tVcHsK+ubegdwKsIfsai3SI2HR+JOR+ot3bn
Os7ACYPLtu36ayVDMklnvvUS5+dNWIJsn5OIZZDXeZfnHzB31ppp6kj8lzNO8j2yo3fGtr2raxdd
q00tyCqvUn/9lYZN9mhCBtXL1YbjfSyjOJhwMkXN9qE6cUpSbx48leABT4EguA5pLzk1P1wewSH1
zk/edymFkKiqwnfB/rWDX9J1pz7UeTQQZfPt1CsKfn+GFTErpVecJJNRUv8GT/1RcSysUzM97N4j
rael7aCf2iqDHGgYjeE6xAnMlKFILRxhh4PYVcz/v5vob0O/2ue9XXUqQ2eBVdlyEtIE+QVHt5Kk
0uufdRo4HiE6ss/oIe8OTUC4VRRjPJmie/T9TWRBXtmxAuGTw8qOz5H7769IyPTdgYfOMZzK/aOg
MDsGPh/KmB3oK3S127qElIBJg/PVTDmQXhDH5spkNc9tQlVRQ3QPHr2eM87Qy9/0xCuO2z6PZW0s
flrq26xHKlD95nxZc9i1/D9xKjmY3L1NW5u4tqEwNJT6yirOvBDMR2Ti+3WNNNh8DjBeXlT1LVFS
nAELtqkbGbBuOD8kUnVhM5jGHwpNgqnUGlZYsAYPYWXoIh9QzLaq7reXziJz1V2JNoeuJ7HpULnt
ioXsLBM7AYO3brujJJ1EqbETyq+otYvpDUdK0vdsd/PQvbZEtiXWUsivsVQDA4U/DALXMkKo3sqn
m+M4nLgDSHPhTt4kQ9j5DQY1wnrKhFpglFWOBt+bGdwaKYhuArQsuaIAKSPfLuofEkXnSVOeUNNR
TUKMjZwbn1rTL9iToLwX0LEsvXgSzAkysJZ1Ol/5pY9UGowQVGOUjEYb58UcRJYfiHkrTQ3EEwzZ
/1K501CU4tVVJ3GG+826R6pWDRVvIypgEe8IUtI9cVldd9rNrqxoEV8JreTpyKqvZ0NFuogJ6VDH
SXY9mNWoGx0S/UjFQYBpebZCboNtafyCb/Qr5ftTK+Tcy/fxNOvyccnPFzRA31L1W/7j2MHtcPG6
LtS+Vj5Av4qXj8scpxnR6lVm3uNkgEO8n3MDXPmKRyfo3LIj5NQF+Ko2cqvSNiZep0/OHbIg3xok
AEk4+4Wlp3su3Uss/ANtVBd8j/ZbWpT/Hu5pSkjVtZYAh1JAdhnmtbRPRSxBAeaX0yzpeo5F8aWL
o1ZFZicUakatcBna3Wlz2yL5Wmm+Me1dQI5r0S91qJa8m3V9YsrhqHip03Io6nxmAVODPUOcfJh5
1CE3eWKfjSpnJLnxIN9YVTmUuZW0RFkvTHA0uOIJYcuoamwMe246hxT8l/k/XeZCypxwBQCbcEDD
f4vpubN3Ako1849ECoxGoGOxC7r0V4maC70+mdoXR38CJj+9vbmFVWUzi04xaGX1/l9ZbMd0HF/6
xyT3tSJTgPW9gCG1rx5OPX//rjyakIIUqI+u5WirLZxv5uFApdinxf9LgIvx+X3OxXcBYUhSNkLY
g+wqS04j+prGT5m4uOI2RDYS8qzKomN/kBX++Xxhq0F209WCv1e19cDEcJTAZomqXtqB1uzO9cI/
wLmKl12G1vc9OEO4fvgNYR6x1wRWnjMiL0jovaQ2PsU/rMmgFoQV0Ds0ffR7Kx8V/gjFHRVZVOnt
SF8Kg6H6CJdUCCt2YpB6MLNvdZZXTMTok1zmzOPnYprAHVJ4GbYVv++sfe0K11/ir3pRQrU8s9cS
tmmL303tTjBjzEZIfwT4ekvQl6hwzy5Z3+X0wFApoxuoFTWdg0AFvY2HHrVDwuKZ57etyL0A9Yg0
VW347eAUORaUJ8O4yuF7qj3MquqtxNTm9pXEs/RCQYWeX5UDRhnL5DTybdRUOc9erFz7UxdIA4bk
rC+MZrxo7XXLSRsFUfYxXaqIIuZ3rNNaIyZO9xfSZMOal7L9QTV5Dg+hU/aZXsRQq9jfmlqNBWwc
EgZilOTH9WdoIbXXkwpI3DQ4Dhqkw0KmU2oCOygtvyEOhN+eBpz72E3EhF7K03o695yzo7X4Mr24
yI56CM72i41491+Ufgu5v+tJhjC/GuXDMakG4JldxNOi6baA1EdtW3LY3nwXbNoyz5KoKx9TefHL
EFnTKnPkwG07imorcvqFf3bPP+ZCxoPuvXbvVBp4K34+sUwExIUBBCrUlInLxHSQn/urjDK3nIL8
1vsOHvOWaBKiGFyUBZw7iMxMOzU7lTUnDSMX8V/Elr2NPeEjKZ/sX4r+vSgWYPqH8QiizuQqReSt
Owu4KcfF2nNOQdusJaBkIGobkm46S5Kb2iaVkNkEMGL/8fjgV4X85Wdg7gpWDizz2Gl2l7C3cPPQ
zwxmpLSjSqJo58mMHSfipmUyfSipDL69xcv0NKg3YQhzwBiRYBecaWr/B6stV+pVr08oxIO71ihT
egiiMOllL3bg5P9UyzjGUdwkWjfydXfZxB1VMaFXv6yYWA+5I7AvRfSSQ/IkfRc4NXj1cJE/xVLA
K9L9+EmlqB81N5AHSsGNblgOCVFOVKl5A7aY04OtroTA3heOvsnQWCpOIysTAj8FrCCuIqZDd01e
iht4UtyxI1ithA+p7JbfJAKQ5p/32h3m5tdz4vH3hoakH9YMcBk4PppkhkNBtFTekQg2k+Lqh0zh
iBZvRjCtnBnVa5jEt9rfC41s5ugNnKvQxotR43dmbMYN+2zgpxI/MSkK/bTVtWUq+l6tqXRp9E5b
Uay+7veR5haDoJbMe5u+a218Mqq5Gpgfy+RWZdzG4JCE3QodIrQdhPdIoX01Tl4MA7/32XTabfNL
q8/2HacYKt85vOriUmdjAEdaelcOKx9OYQpYgweRHm/Y5d3Fa48sK8a/AYlihEzEGWHb+YQPXQR6
bqlOz3Aanpj4juwcGc+mViJwPzcy5+KB5SD9ol8lntNy2XzHKMdSGNJdNHKwjKaaj6kU2PHntlqx
UEyn69noz4iWvdWWnUT8AxH81faOB+WHjq2H+N/yxFj4/bQEBj6KiIkMBvJjr1cH207tkgemMTuH
ltha0yVEWZokmdfaL/6GttrqU1ETrr5hD3R+ikbT024sLFndWAanM91Wh7E+Bn5jc9vEjZZJGivh
0yVfdfoqx39v74Y4kTkC9k4AllBZuqVY4UzzR0PdMmJNZNRXaJFLA6uLQjXzX6xvCOMcS6i9S//E
Ja+ap/f7D9N0zwitwap9VJo8wWGu6kpqAWrdIORm8Swvla3NgudeqxGy96FU78dchO9zPTZFCC+q
gY4wEwKlbGhUHJjEd01czkbJlhMzWAFKp8UbKOEchERJdG7t3Jj6uAOyjcxjBGkDlwqa/+lPznqn
m/zpK/+qCuG+/ZHS4Y5i3+FPgiYSNCryqZlFZCDZAZnNS+hebnbRlh3kIar1oUrXGgOdtOdHjNQ0
Qr5qo0uSw4w+AS9VhEGodiMtuY3+l4DP0qeMD65FI7szTykiVsYDv0Bd5XN3Y/kb6zZp5BAoyq0K
eXm0Nebp7oDwybTazmzZpxcecIqHtrtO+tg9/3DHqYyJz4zfO32qDTJAQlwz6nqnFB2npzvIZxXx
syL0aba2OHHMu/8lNg7Thq8x3Q4qil5DR9NaJKxpF1nn5LJxVlgh28hY9W4Ckk13r76x5XMjVMbc
s49oVvs2K3Yru6ZQaIZ6cWL+J0HatdnNJcGEdn2gNsyPJ5UL2rUM+77L0+qx7O3eQ2u9LDQ3HEmy
dKXcnournUWgRCILXfE2g6/D/vdC1yR2mwkdPGzzkmbzhrqmrxTmzD5RmdD+393kTs9hRIc6G84X
8QjnXAR+c9A4XtuD4IPQCGhaMKEeLMt/7eWtol/s6N8A2E326WHiue508FfHhLZHAwpKdhkfbXXP
fJErD5DylQ5IN27XbHBfM3ZyKKWvBKpiTjcdyjT+m639/99axPp2QqTJDIt63Ay98mn4xK5YMH3a
ymxNztAPUwDsW/6qsg23VTrn+ro13mlOb9RxWIWgejupjkCVCaLGMtetVi8PfiVB6K0FDctazeLF
GADK7MrnngGMCjkvILQUNnhI7DGcoKQFw0JmwDdzrbm1A/wFsSFM2hxzC1xGO4gm7hQfVjweMqrj
QdkiuRI2y2gbQLFkwgXmHZzYMy9muingKLlpWkcf74v2vphsdmQfAttMrY5mcwRQv9+BznNZCVaT
6+y/uxMhHtFIYaS6WGiYxEN6jwdPBDeqJ2I7i5L99cKPOzvL6+HSFkD24/xX3YQfGURKZrd+fE/j
05tEdATP9dvgs/0ZzKscar/LnClz5pCYq1hZoc6+BkYYuVqKCa8ZsgLq7Dp3Cb36H22Q/mHvLyWO
rZXaF/q0NEkksBc6JpmYphHQunrQ0O5aG1ummw6z1Rbse4KxH5lQtGsEINQkuFJpn3qIX/jnHGcy
ZcpdWT0ZWnYeNYhcQ1Qet22dfLVg8ymyNnk82+RpZJZq2XB/dGXuRunuRpH32b7vri+z34ffiHUS
JAP56W3TGlCd4t6omoACWeE/NbaGlwxLn3j33191nxJ+aIo3D+2cgi7T1RXk3vrXvGhq4o6rGV3k
IMqbOT6gw9TNF7lnXcwzdmDZlFrz7rO7UeJFsW1L9tvuERb1Elfscaeb7ld5+ZPgDa2Y886lVCcu
YuxOQjcw3BPIp5Z/ccOizJiUlgnXVRx1JkmC5O7kPzNbhg2ZX8FQyFyRloTyvRJWs4O3G7e/ZxA+
SgzaQwNWAi/xbD4tok7UJDMcT3bR3jQUrUMSQBHM9wSuEwHWY2eVNQdg5mffmkeq9sc+1BmVKlbx
SgVL35sXIKDYr+D3yB8IaiQl8GSouRMC2KMUJOBslU/zcf8VnupCwtQ2qA6sK3TTRLlK+aVStfff
ogjg2pboMjvW/GWw4xfo5V1nanPn8gsMBKr6fvG/f3v/NVcJ/rQ407FmFdUUpmPEkcw1C7va2aBq
tglxYsave2nMIOrKxJSthU6kJwYB+5KoG97ErXm/f7T/nEv/yTLms7VP61ttynI+1AxLSjk1VSnS
iNclpGLYHWBR0X33HKLkDubLZPtg0+jLihMztwkHrW9SZ9+Mii6TFrfAhWQb8k6mVbn1b2PBoKoc
QiUbMo8kkS/S5aNZhPCqfONVQyNvC17sA7LvSzaYKEHbS/g3xQv0vdxeKXDG5DD+EHdWMuOVV577
4HoS/RkzZ328lOm4sHo53KO4dOd+qkF0U3nIDZiJRHkHnuDiQb6UGm1l1uBjKNM8cZJ2kZ1yKR5X
S5MrfJQgkXii2Dy3euztpt/4o7NGLs6Ng9yO5AdUn7bpp67IXRGnBtzaGouDvlpa6rtSOUEKe6RS
RmQ2N3mtwfUgZIue27L6M6r9tCeIv0pZ1BvFCFa/VeIozy/AoZ9FX4jrh9e1C+jWRwgfCDE5zXiE
r8S+b3mnll5LtKxHuvmkaSvCQNQgRj9nPrGKz5HUq4HZtpXxxDtbKastneCkRQSX0NhPaJcAzM4R
xv4d9x55DYeKjzmhLgeFnmPjImepsiCsV3IZ/oloiywoi9P9WxZ16DumYRSc+zASRN5Qr54V0Yie
va24jRYvVbaNVdGB7Qrm40o8dPDxgwpqsJmhUEzIgQahRqV0+R99gKvQtUj08FVbydrFSrvPrDgR
h9PbglSmJqYoEwp8bq8bNthbkSjdz5n+Kmz175IjRKG+yUMQXDjm6rQR1y7ZeCTkeYw/rtO07GIo
Z+wR+KdECt3kJ0x2sn4qfejnbB2Dm3O+ZTqNjV0x5ZfEdYrxhMstUYBt0fjBTy/0L/u0PgjWUtWK
u5s9okpITz8FCvZah9AxToWHvp9MHXyRCz4IGOX3o2ItZa2zLIngjgdlKbt/1ruQnpGIuf8hFc35
Tv/uA3mSCsbVpa28rWvQBEHVNKEG66D3fBR52BoM0j2ymF0NaNw6wgq1zD+9KDOQh5VYeFiGeUj4
0US4q8yHEecyhX3P4PjjixNR/qnvnFQjOKCVrs4aSck2DFUKkgxT+C2txgKyG+WN4tX8fZHFDrLq
IA7rb/rH6oo7rbuWTtLr9OWLHZk12dDL8SyhhpgAMYSDJnHgZ6y5i4ytI2VVMc9R0Vp80pify6su
jGKVJYdxaYEB3ccP6NkxvMYBwnK1NvH9ry0sadDCUDmTQNMsNku8S4x7BZIFSBugVqBHxasZzmsG
29/3k818CTmjBjmT5bgYNy0JVO+ETCs7JHGOOKmUQnuZ28IC2/jJ2MBtKIr2Bo86RG61oo6sXmDn
j7VROjRBr4AbWTGpfJe4OaOX9Z5oxKEOWaVPzii/SDmHavd9PWnXpwgkqRxXPGZ5TUB9Vz2Z6Sun
UQhdPuKCzFwXtl/Fs5/zCiJByz1Nw/H8khE96z/xXmTYK7sdcwb3PnomRtx7eDeSgWEP0JzNvN2p
0C1zRmLnl5+Fl8hygxMWV1cVCQXiUt7X47KO1w6dDCicnAnZollmQEAGoOdE0CRffAp0nv/rxIGH
WBejU4WCbuWWvWqzRuzkBdhS/DE1Uc7p5Q1FP05ZNAFz3NsTqfPVWIw38EqyNU+2SNugJKk96MAS
6FCzjIiuqv9LMmfvZ0m5GLzOrSssOwALMHENxa7tuG9g5B6ptEpnmL+I+zux2HPS9tO2XyyNMmc9
1wifec/U37ItrUyuGhw0E3vEsnpxCzm1WO1Z5A6BEZNRaZ3XtePO5Me+29kwebKjbMP4i95px7Qm
XdaiH1jEqW/jO5qb/JF/eG5vMmgyaPxbocs1hVDKbYp4nxragsvjAlXnU5V+vMwhjcDym2lQ3u18
YrhlSJOrM4FtdMfxnHkxXmW4GWx9ZZfZNyKyFB4yj+I7FEAj9B0VyciP98RjqMU/8ay87A1xtZA9
kL1TYs3NYbE8LVp9cFUAl/Ak784NdHMVVQPhb9qhxI3u17LebAcyOqhtRf+h7E6I2vjP3xTob5Qn
mGI3xkpRdgPGbYKjjlEg3wvF9iXNM5ba+XcDu06UdcOfhk6Py+G8cEkPNJ0gDpchDNAOawR0RxpP
NqN/TnRwM+Vdiru3RAUhG5ymACtp38cLC6OxtVB8dkHxBzptxZn4+J2OGCIGWGYFR+ZZztujZxgQ
Jy+vIjpOMLjmxGiZNxx2WrMhhiNiWdVNzb+vA/2KMRVoGlVovW9rdN0VBwxduqqCqrFsQXZaGqpC
8MqVzWHu3CAlU6DB/hKS3cB6SaxD0KCSimOtK5ZK01kUI/XZZLKzD/HlkihKs4UJ5cjnMIFipTGx
p5TBr0kNhjRPfIGw6dbEJUzenp41c48vifBzG/HEykxGRx0aLK/5J+0u1C0lvFwrsr2bkbfqf1Wm
8VUcSQXfLwTk4sGV0QFhC11sHIhpu90n2B7AaGPjMZndfXng83+IQfmTFzLGAphdQ8jemFrxuBT3
a8LZziVF+czl+qGtMVkRfAU0ZgPuoJA0wZCdZCVWquH/V/zgn5SXi9Y317hIAApO9ps35asV6RQ8
H86g6Pz/y1SxuycHcMpjAuT6gNUKSmeC5Dg8AKQ6eBveEdWT04lHygVi3cD7SIkBcC8XlbIXKfDR
uFnO951KpUhqor1NCti7m4MBTIlS4+oegvCua2y+NVdZXmdAydjECVN8cqFbYDDdoGTzlAupw7pD
gI0jHNGD4z/CfLKSnjNcjKuZbr8AhbWikhunSyCf+pU77FH4ANYa8dTgrEVypLXafqwhWBAVnA0G
0hO+OIzuw/WYgMhqtTDwUdQhTGMbfj05G/YpgoCdLQM+/poSSxnV/wnHfinAb/d3pdlv0pS1dWfI
UTILxKBtp9fM6EhVyGuRmjZOEHEHot4OKev049wQBW4NslXSPXrEvtfZkEd8A0FFQH0rYUgwtvIg
9OQkCGZHxRX6yoFblNxpL5dbSL4eSTQwcjJMpkS25AzNKVHeSkrm8MPpf3HqLJRkqI0PKTMyh8kD
FGBpBGyGiDzviR0goFZfqxCRo+mON6dlhf0Zavd9ZQmRTB2j0AuHQJTkLgDIU14Y2TfdXyWGkd9n
brp8q0JIjpWyMMzi/Bej+3EPTypVxobakca1GCHlFMzkomDIUJhmyJ7JzvKUHsstpaOCpxeDdFxp
n4uCcs9eCgAWL4GJmAD4GSN3KOd+wlr+ARzfqhLAuiRQTpXsnlVfGZtJSUaTYl6UXigoMRwi/M8R
hJDS7N7WruL6xRvK6UNUE4I4DLqJadNUNrwBOnB4+yiUoQjxzS6eZhQiZPbBMQzs3FFASSA2KYGM
in3uPlJLDAfLQK6IB7uU561RrqMCsQtAU/yT9keXj+UcS02WbgLAtlcVfGsuGNa6gb6vEJiLm5jM
cuLgzDi9ZSM3hq7/E06lr4A5GwpWN0yDTwWyUJXFLYi4zLYKW5akd1tugFpf6k91XSgurLeA6JTf
QHvvNdoeNGxJzyiOda9gaoTi0orXmUm1IN9/5Y02hC2PEOVB4ujGfeStIv5aknRZLtCuo8sTJZJr
KLTNZpE/OsVJJqZkeXu4+7MAkNATaPY6a+oCydxWOv9g7ieUTilNGQtH483bQTStSefZ0uFKGIhK
QsqQIoJMm+0XFx5wExyjncAYopnYzqTN7LwNVT9EQzRFpJzR6cPYb+9U6RqnEOSj4ISNjBTRFmNx
p/yuWmeARzEA6p7DuolbOAYTzF1Q8bYJr/PJpi6csTfkYRvW3SIsRjp3z0+Ip/8KDJjRJoOeZrsN
20F/PgteixJVS4qNkqvQ/5eoiTfszATnZfSREFotcr84NA8NF2OQZlSebwqQpqxBLcRWm2yyU/VY
n2A/kVQwgmjmab3zfCuPoeQVV4M9R7z7jtGyffjiAXnbpcMSeLd1CsNKQoaXZ/LQbBgatPT3PLAu
ipMKE3+phjgsx/MM0tI/XXDrJmRHNOtSHiWkAAYcymA24i4YMKEkRdeIgyo4zYjwBfB5N2lRj8/S
HrF/tT6e6oSzdA31tFpBwzzFm+WDeHfyIrgRLVc9H4Q/b8l3x+OJ0FCrvHypFtDaDj8zkJQT81Vp
cbNfOUgqhT8BQbCL6lOY9SSnWxocifb9LTu5CdQlbR3auaNb3JqLvO01V/v/Ku01V+I5KE2Wkmn+
wf69EOEzhBYssn9NUdjq3gGGkryDRzX+nYFzB7WfKI3oZKHyLT4KdTXsS1WcuTzZbcVXXal1f5fb
6SZqS+cnoXEOr2HolPT0cjDPaM4gNXoNY3C5s1uwW5O42mS/c9U6dUcFwZruHHBXdqOAZ3cPuSd0
TWXbpYt7SdXeD50ENve6CYy6tImGRL/Knn9qwLo+vMUrbLZKjsyAdXh3teODVHv58YLWRTxyRQ0H
w60Os7jihLm3aEqIDATiW7mtj5QTkXl8UtzLwrmG1trPqynEWD6JlKRdEWbY6CPfNK0io61NAki2
D7HdfEJUyA6n6BZ8BDzDpAjAmmiq9T4PDDCj4dC7DCPOWt5NsiPn7BpNFHpkF4vYILyn2d+WDfX7
6XxVRjFiHSAxRXZNVQnDT+KAeDejx+SvsO8nuSC/v9pim3i/gQLaIhDz7Xv3i7BsZxbhixwDgfl/
MXjWHbOCxL0E+HtiMkQhfr+UlccPahMWOPiASb8TJLbTlqveNjiveRZUons243tn4rScP9WalHb4
EB8O/VF8o6Ns9xhLT5GllltoX1LD3KZInnB3cL2N8sdzV8xU0Am+bf0lR1cvpICfV1/GQ7h/uvwE
Uj4HggUiBEt5UmZrT0DoywIcildhTMX0PgF+5+yBZQ9+B3fWZMra27httoWOu1tW5e/41iz9Ytwq
N2OUxPbc9tVLTnsIWJRf3t5rB9Isr/ioefjg5Kdm/kc6WkeF29mACQ+us2qiPbZZ5l5iXXXEazAt
T26K8t/7q2Zr34QrtfbaGNBmnZ/TzXUWRUEUyRm31SN4HwzI36e8B+BJntbqZSvUB0xXAP+Ks6pg
+GmVQXbuwbv+MliRLsS/cY6fxLirdfzI3DJZQLMS/vw906zcuFEO2tQ3Mzwsi//ZJp/Bf794znaV
pArLqbAk/LGUvP78FjAlxBCoiG2OMBQ5a2u8soCVwLnEQY9m62erRZD2pyPR0jHCT/ZJ/9cUOhpW
V5BAJiBFgJz7GZMhy5VpvZHh09eatFQH9Qqefq5IfvjQRYbezJQ79fZXIHA3YfGN4U3mcrkVFjP0
xzYHdJgBXGyJ/5bSDn9lf6gECEraOpTmed+u34OL66QzPvr3Fb9fRG51UJe7ykAdn61jH+7+NsVa
3sQYFbs5mzELLNHKDJNzxH1Puhg8OVS15xwUccX5wmw2SNocBGPiAllIKZgzo4kq688jXCk2eTDY
MukiomAgfl3TjqkXKY269HtacdKPC6x2VKGgDPuXUhimfqyx4kfIexLMg5TV59PKzEEM/nzxDXwf
Iz8xggJwThLm6IMAF9KqbpYaciEaZFsklD+J3iyQmLOWI6Sw33M1WEeZGmonKzF+ax8XQ+3AgXzO
O2YL1VISpIcvAQnmMVpcMpDNKQNMMp68DFpQvmB7jMyF+VWdoKXsN4hnUBHbmC13rNI+DHxx7kQB
DjGrg49ZVADwUj7NgIX2Y98AfctkyoAAv00FDBNNVDFBqieVDBt7U9t91aZyiWDokLiU4acRE2jR
FBDwCfDomFQCXG16ScBifW2YhObFmz7gRloH3Pp0/Z6yPiXXAZa7Utuoi3I7Rk/P09B7/KOn0Bb+
s2IK8GInCALJRfr2L5vNeMmsXAnORnCdy6ejSl4dVkOiWczFdLqoMDyp+H5JeW573gMZzUn8fpWn
RpM+24RrRKVcBzfEJHlvchnbCOitFR7KND4NK+BzslrOZ+Enu4j75zxD3B+A4tuQxHJZL9gOkulJ
WNv44SC3brl050qYV7ZhqFIbNeHPmp/28NgGvAvBp9wSzNoQh2ysR9CyLj+9BFUR8p1mi55x2h5g
cZSKXUrE67wo5Z4CcZLKF0rmsjXoq5656R5oyMTDaxft/1GfIce/1wIm/c7E5bevFtp1JWCyGGA8
oTAP0bEkHtVLNHY+3K7Fw7oZhdZq9lUGmEXQGiHl+bSc0ERJWOPKVgHh/lAjeDxom5UnWeARSxYa
HbOxP4P6sTAIMracfII981ng0j3P/ApBThtPygrYLDglub4u5EGwfpK037fu6rY07CnCxdAzCHMS
pevM6vzt/VB3bpbEXZHpthnlzkYqPfQMnfHb2rpCic6o5q0bm3cJag8vGIUHPk2TvN6VQI1fWqGI
7Przj4gXt/rHR9UwWPTUE77NGxkamMFf2DCifGkgZUPWX5bFfryC6AUD0qM8DDxiw5MCeYrE+Yb/
qdJr4gwh/rfEbUdDRUJlaXFIZCdaiiufrWll7RdQJP8LHF2Z9wB/Rf5CHJv9Q0UJFe0idwU0FFcn
yJaWH3vdjAS0sn9hN1UV7IBMEYqY1qQ09Qf1nBQQeCcDcMU6JHrHKIxDrOkaNRas6D2N45WJloZM
O1Db4W3RuuRMdfc34YPe7Es3rVSCCrIEVN7adYbMKccXXk+lRH19BYqC+u7oWe/NhihKbvIN9yhv
RmObVor8aYbrYHJJijjXAyJjlgGnyhVQqGl310zqjVxoMqi61VfWW9NvFrj8iq27JGFG91Ij1PDP
wQy2XffAL1aGSHcOgFkLHhmk+FkP8F0RVY3gQSxdksumhKRdIdTiUvh6Bbx9IvZRRoQkmPys+4bD
H5ZTQ0TCelaFOfpAHI7g+8tSrClZih8yun4qz5vWJGp3nI7hKcflkTF0w0LH/A7GGBUVrQrs/AqR
n7MYJeqMS1GArTOjz82BThduoFFxF1hlWjDDM+dRe8vNIvzukkpQ2pnBaqUfP1Xv/oRI56i/0k2A
5cuChAaHg9CLvfqfUkoyUjO3DeJTcDCPz6SqMQYBcQqSEZXNTlL2/QHa+UmJOODIbpXdA5pQ7Gnx
5Wxroe9QozZTfmBQEuKrda8elk68sNUGsgm9IKzyQqkiue/AjdrFs0pDfXETEJMHA+SDC0KaynLP
nrQtihUxPHDWeEgINbccZ5hDql8yEgthI/gZXBXutDolpZhUylCGOg+Tp15XpVTs7MWEepDz83qO
3yN58x5C7Njxg3l0BIevZtPsNkYFIKCRyURgLXhcuA5CJfWblax2cS/43X2q1uF67hO1hJgvEqQc
8Jr7Xi1ge0sZ1aorBAz/9ZhR/++Qt9WDYVFraTyqqUEt53j734HI8uUUoyRLQpe/wPj4JCcsDSYd
0KXphl2DEfwQO+ts3myiQ6USMa8EURFGXVKqMQDUJfWVD67HOX6roIcsMuzywqPFWZQMAIBgK5dl
o9vxmtEFi91LCwv+tY1JW9g1v940hhd/3HizxZ+G6OUw2jOByjG2oDvR+e0WlxqAEqmh3QQiWDOK
ndPTKQCjX6H+SsPQZBfakydqK97P2n73hH00sh6fdtJ8BqWQDJ0xbmCHGmwEGwlmERNK7Z+qSGuM
wz8EEPmsHLIIbcJ26531cS9N5zh9icDwgBRV+IaZ4eTj1YP7XwZHuaVcWLbl/iyGO4MmWh2BXlhJ
OYBUflJYA5a47HviFZcu6NXZd8Yo6W1t9hlFk7nWin3/B8Ycd2i9laOE8Im5/w7nlB3tPlRQ1GSB
xDjX8PGHqnTilFhezAw4uM1IdvPfFZB9TmQuzk2LK+G86QIiQ6f07DwPVEVrfRSGtoNxYutTptbe
C7biwEhoQDTH18VUYyJLlpUzVJGfm/gsj/uu0UtXF38Og7TLDwDt2C/jEbhXTzFo9PRS680ypByJ
ESnxqWriY8Sj8bFTRGWvMFD05H4+xK3BQG5GkiCEUsEDLh1lRpVzGEYGTPO2uSL22rfYc7cOebas
wKRHKQnNEX8h8Q5qJUZ9PGh9skqUdm4LhWFBekuf1PKkrlIu5VjL1raEt6YHc54owfDsyZr/dSSK
RUA6z39FUOgAyyQxedurJVHyMQA40E3gJYPbkxPw7hWCX5ux5ivVH/ZFIwIVLQIQHO9VKjEeWwFO
AwLnP8inX2YLFekHHbn58e1jedSqkRlDBXu7aIzCFc+6Rmtk7uJ168MtqklvDYY68aC+NGV8AAsx
UYzWrBI7pI8w/mVSb1PJ6QcNXY8LVcJ4zJatCWq3sQkwUHOjnslTzDbWLZhHIDikteM9W5gKP0h3
C2dIQ8xwESj85rV0yIICkqaS7NjBV8GvdVO7D4CLRKFkW/i6ajvgdYPWIulaxAI7gcpzXnLx+Gm7
al2DfW8GIap819vhB6ktHeqhX2gMjmAG6MNTi60/SI++dCJM/IoFWMDXDUewUD8a9JSvmWSyEz1C
6hs+7U3xsTXHt51LkMGrLEYZxdnOHfGIoMW1AWPMrZauYuhQV5r3THo45uUeMewP7KQ+jDv/2cOb
IK5nvVD8UHBfl015ahthWJTfs4tQvLWIgeaCed8J/DuQysSIcCse6exIAiV3asXbIYwEM233qVP1
6P5Lyk7M5KbcKuL+LiPlnRUDAfpR8RaUyXwOMPwZjwB9KlJQBEPxcXasQpcZHoAbUVgky9egOiPx
fMWGPnUX5aX9HT/RkNE8m5jSgBThlc1/HEhO368MCHcE8b60gHua5A0q2biOfTvreFet0XgGEUUL
pgtbjH3IVbxzJ4GoJgP7OYo3yHYv8e+ITeuiDQBHOSgBoaD7qy16+uCc426vSB9oJI8xSN5EHfcf
+OT313r+P18FdbMYkuyQvkFQAQ1DmmaeCvCEb+vRek8lQzs+wbx2d25axPbQUOzRvSRvKjZ3cNAR
s7mN61sggycOOJT/m8sodfaST+LfOfz2wD5X+mOySoaBaCKHbdli5aRaat8/GyNN4yj//yysEG17
1fotvZ/QEtacFCZ65h0NnCEMbrJuPrpSrmMditVr3A7TJSL1oqrK9Ke7Kp/nsyJEMylau/gkpPZu
jFKXnICl+dpUS4gfXyVE7sLDAtUcNDijKOsXxV7a68YZbRSYVxuZ2nSKLN2BZhI6Gl6MaSWpKQd/
rrIV3hwtp2tdkd0TmgA0sMiGDvZ+FZaQl8CxQd+cA+YV2bcYeDCMi0Q8Z0Y8NfJci7kmHodLD3MS
z1aipPgyBVwq8d5AlqH7hFoMCg9P+hJT5dNKIvez+LoxujzDLAJIqpliKWev5nfU24K+qrZlGIhi
+nfm/LXbQBUD95EELb36sWA+w0U7gKRG5uH/SyM+SIhVDVgN6qtOGVBsAJ+Psb5hu5CCYCfiYE5r
1hNRkRKIHKqlcb1wGk/5zFHKwmQMPXqA+1p9FHssEAT5ZI06sQZAXrN6Oyno7D8AAtKddFoEriJL
jG0N/TaUecmYSleIKi91Q5noEKS7s3Kazul53M9v1qkKNaWweYuwsts6lhpn2DSEK4xk5G4K5wN4
ikDh6UUprDq+D6nCloNV9xNcCDOHZJdrDbVUT10+tj4SqgzpeE5llh7APsz4WJlUVfr1t9LHhT0G
IwjytEP6Ojp6o38yVVMG92ssHVGeZ8jujbHbZt46r3WJXKMw045lYtNDDWpcYxQ5a029Yq+wXCL4
m45rW28sIbZu0s1PvxijE7rKosy8O/+L6fxVmMVHTveKlBjEDcnIndJ0s8fcw+EqQY9Vj9pKF1ES
pXPEEUh2Dk1AZtGWLVQ24czDsG3QIW8F1fcvmuKt5l71yZbOQypPU17kI3pOvJVd2VXu6Mcn/qpx
gZCIOa8Yq9nX22SBObfpcHmAHljcc9eG+BdPl//ti+NcmcP5boO/PDdaDX6VJoT07GBksaEgkkG2
OFnHR+Xz88cuPckSd7vcDvqizNRJbrGjpqC04XSitfiiloKKWDk9+9YHn6Q8qEqD7HHY0Np/cPXI
6JGt54omaSQqvKwIqk0W1ocpbX9js1bAox/jo1tDcrhkVyImk2B5/4wcIgTQqHeWpAOUUmoVxLg+
GE9qL4XUwc0IWfvfOWRJ5HL26mg9tX3xzqk9hO6hxCsStEd7B09zPMYhd36V9H+vvepskaTfTaF9
0nlbDa7I8FSwNclkhBfv1Ki2YBGVqOWqqFvBXKpG0pdboYcSwZlRehxMigCmZ5gDNi+nz2Zn+CRp
F9gzKanpDupNWpePY74yor4M9zctT6Bi5+ChU4E0y/KXjtglbbeLMEN+v7LvT13bmd2KF2d0rDZp
xNf3Ugec3ybDLqGH0f0hI7Q9w65+K3wK65Q5S8HM53DGnEq1rE0Q9TXmAzz8AX4A/JT5HJDJYKJc
xO2rbawCRIeOGJCjyzeomd/LYIYo4a2kwntCmIRQCA5ACmViap0nUnx6WvaG6UoyE4rqAfRTIZZQ
OJ1seqNCi+fkESOJrNcBC/Ku8kiIAmqxr6f/u+95upPgzcdxkZPtjTJT9dTWH2iGFiGCc+yA8vEy
bFPD2rJUEbTRwx0W5UMfbSEi6bMeBWys7Zg3Od8yBKkeZpu3biMf5VnVj0r1QPgugjHYXWylk3u8
imF1VotpbP9itro3rCX5a69t4xIFn+uLUYgXaw9U1fpU3u23c/WjpDjJvh0FxCbXQ23WsWzMrxC8
uuyIHgl77tTU/VGCOxwrfkxiIT9Se9KxZkuZcVErwhkZzL15/H5/CwkbIcuGTV+VzhvuDrh3pVps
9zj2/sPQcJk9XmOeWnCsSBrIzTtnyGf7xWGxNDQnAy5htlTUbzepnIamPqtMZl5Pp2aIeBMtVqMQ
4sQECRUgziETu5fgpspM4AnS9IHtWHO+Z/C9/+SS5uhpH4y9LrugYpuZ28/RDQFfUbJAsd7kFxiL
+mRhK0kvH6xtuShX3349QzTEJy01lFFLFM3qFOJYAegN5Pef9ysY+trXSjF+U/mBsMxjxHRa0yaj
s90znL1XPEXeiKYOLh1QmFAKDpNT0DQFDHcgn9yUf/9GxjMn1lcQaB8hK1JEQC3bchElRAKbsNbq
PPoPufusbVrIZAqGOaGT5OgaEwAbXVwYF5hpaiTJ8IE7a8IiaIZrjO3H7Jid6p2T5TLDKBs+fQ4a
dsfi64D7qaNOBx26r/FACrVKt7KlNGOrbEL/aYpYOFlWiVNrhJDdxBf9A16xuW17K5+88dYFebt+
KlPm3AZbItzTjbfMQ3J3+G+O+iReYrNN9JYCe8+hkyxfNHQuRNYCKovpAFLriVkjG23iJrZcj5U4
bkj9RyPEl9uS5Eug5zYGHviFi8BXQKK5I/d6GTq7ZGfsj+FS+3Em9JDozdHMmIlEcmTCtCqRiC6P
McAfhcmGJn3Qu2okpmPXlnmI9hhN0hb9p8BBW7U1WqkBapgTWToY+jBvvAfUcSzkQLJDLfTjeH+u
ifBg1W1iJn0YEXVPtoTMZhQaXZUGSR78dtvlIMAjxOv2nMZgrukgWXq/UbvWCJ3dqk7K9Z2W4xt4
GEp/RSa8rESrDjbB7rlUjBPo8wy8PuwCoZdJfhlAi4So7krR8BcnQmpu2EEZ+YXtlTVryo3JMkeS
s6anYdpm2+LPs7azI5QHxVzcGvbLKyuNd9HyoBR0Aga+dZMyUuXZYJhNpGMGWoLhsV38Ke2QUuur
Be3QxUrzT+M4FGqM6LzHaUhUW5BaaLJvCsqcmrwnxywSZUgZjzZlHS21gAAXfQ34lK3rRKo3+kf5
jSQnEbW5Yp7/mBOg7NNEhYBFQYeAqT5xo591QFBZ9P2Zj9Dixqkidpu+0JAr5HCLPAFXTWIwkm9v
YLyeQ0K4+iB5mEeBcBMIak13qy2n91gPK2x7aVYODQupswtjIwXA35TgQYkd+xjjw7gBoPIMhXqx
QrRSgl2DhHbmSNds8DTt2uE0DiZskNI3MUixnEwPMW2WBQ5XB63h7dTWcxyhpwZ8P8/Tvcy/PAXX
f0K4i4IR4b6iyJQHjbGKQ0Njgh+3EYYyq37hotcDlMqbO4rdgOd62ODpzQnXreJvjfyQnY1JilSy
6lI5+pryrPy7SK9Nee4uUtZmm6zPmDWnofPIaN9Xi0WgPcLinuwrImfqbr1xq9vjf8Vn30QUW0Ij
QJK0W5iCN+fe0xn3ZvxzH0r+d0po9pWvQVmZHFY6OuBXOlvkntRUL9hrtJk6zxO7T4a6DO3Aj1P8
PsdJBojuSAKqSW370+NId/1vMtbCYDZHrIM5VhPlunBF+1XOL4oXYNDZV1WEev488XzWom/T34VG
xMjrLE/MA4LmBEL4ASAJ0/2J9sMmjxnhTneVfvBJSyJdmL5JTutPDx4cEH9TZooCzFkCS9Uixzl5
UMHWttiXok/bltLIGavFLmm6PMhvyw/n7knxegBBQ/9z1StIrkjdStL5bZCJ9is8i8WmdYxGPSrI
gpJxYYydCecaFeOquG8KYCmwsZEB3fveQJGruGxbLPT4n5Z2mBdJzR53HVSV365UdcSA2mEhqXla
GAms+onoh01mjFHZXz2Y+qHNG0onbKko+BCFfc151/mUyKJre4MFGFc2j3zlxno1MoCpe0m7nrBo
dlPZuClHoc5POkqIjexIYgFE5nhfsXkyrVoYeFUtlZYt89r3/bOYJ19eJh/3+Nn1Kz/9DgzaCHip
tY1kBYthFRQK1k0h4MJdOe2uUNCoOcModJk9ZmXMI7i9SRWGXRWi7U2Epf+y3oirHwjo5sugpmVa
13d9C242WewN8M3+nQugpf8Hiisifm/hEGX/u7CH9ML82jnfh/PqYF4lJQ7bzIS2E+Gn+Ld2LZ6L
JyDPdiftUCvtaXVNOPSanVausvuVbncyq6j0uIi/lbptQE28fGH8HufISMU8Bzfig3fep14K+iu4
UDalOz+xbQCuTEevzohRCABZ07/Qv097Wkaamy/Zy7j24rrWaJT6tRgEuDSIbsrVMpZ256jrFhQO
NtHuFFQpzWx7ZTL1aTFsJizO4K51NXWzT3zk06xCrBcXQg3FXe4t9yTAIzHvOceqe82/CTbnNDgR
FEwO997530k2+qM1oVoI60ep+xVxBjepVsPwfa7QcejF70Pe8S1lk7byBS8Cu+XRddNyBAs54Cd3
MRArFPqCawIddEOlZ2MJKjj0MhhvCetWqdlxooiyEaq6EcMr8NegnIGUaeYSgPY6vjMyK6LONgIg
ha8pVQTk9tQPLBrOictRRllktLCl/YwyEjtS96jneXM0ayAc24waZEMFHPM/0Sm0hoI0wnyU9jpK
LgngEDShjjsgJJR0JsZ1GHeiVqf+tfppqZ3UbildjlCB08BsrePgtMjHQYURqCMBAQkXURTk2mYC
pdBpIFuEEBjh75sZyah+iIu1KgWeb2ixFFn1hgM+2BsBQDe0JzLT30f6sDCPVXOZiP1ifsjhbC84
Z70DprX1dkNo/0S/IsJmtXQ7Hbg82tn65aAMfWRhuKx4SeqPqJaCjKlTFR/8bc452cmRhML68wEi
o0NaRizJx0p7cK1lnFXIK9U8R61N3/WpPjCxWyxrHQx6RZPpFadqTIDSjROzFWOmzuVX1pzV1hDK
SSmZo5O59QbzkETXWVqNf4mVnPek5XH30AqXKqAWB9sO+kXjqcsF55kdgcs1shgNfDCT0LzuTzug
/C8eBbIh83bEguwN51XuilPuAMJi7B1c5vh7QW26AvfFM0sp9BhDfHI3+cxbHx21CXWz4beaSVgo
CftvxAByYT9D1i0sm5oXZbK+y7mwkeODn9lwYfjn8goL1qiwagqTz0v/0AXEW+F7U5LvPZZlazKF
1600BHIX+vDRRWZjAHkAZxroY34An1azxM1bGieXW0VTiSo2mpmFDXZR5YF0O68mZaXMsuCWNIIQ
TcWn5hthBAufOr+/VWc39QwxpAyw0xzTh9b3pFjsKWzgOsP2tP+EkIFkTQIh3NErNoxtz9dQFddR
yDlRFZ/yEy2ZKrJ0iZ/aWyd77zxw3RPFyIoO1aANK4k9DG3AGhcWDKERzJVOPeFiZjpPiWEg0cl4
NNjnGC+G0juyGMpK6QLAX20vtx27G9Bs4I64g0m9Jv0H4lsxTFjrhaM7GGRMEa1Du4cgn+5R9ya+
fRlbXXI6GsS0tmYBwsDEgZyA0Vk/HrIox3ux9OMFhbFZ7YGi8uL0NuQCNyvxEbaOCxDapSPfGtpc
NWXk0bGsMIVFv5r0+3FF6bEE2UjPiLeO1EO8X36arIefqOVNgHOf5LiJIZjAt9mrusqMOqCPyeAX
V2IKAdY0Mh4WDt2AUc2guBfuSmKak9cIvgKGVHMUTntF8Oabe9UxYl1KMcQD7yCJY0qE14WsqLXX
XCbnlL73Yqz5O4OGjVXFywyV9M1/gQ4cXCtHcg9RbXCyNCFn2gVIBiiBbmrLGdt+FhBDWeIvx8eI
DKG7XX4hNP/Lzj1tsHsrZUMoEeCU+B2GTRZCr20uYI/GJNmATuFFvBE+dsaW5LIGAKAQD7tRHEkm
yZcDzNHed/CKm5eYx+LXHMv2N+xrtJSCi+/HAyN4TZGzYyA8qOKuhig5YKk8qxWpjVh11NhbbGq+
2Llw4nt3A2jr/5DkJYrxvocIvTNwmE3bC2aG2023vTtdNFqc0odhKtEslJangdvQ/k9fJOQpRbvB
Tu6rXNtzupMFxoZHjGq0X+YekXY4EjnHk7gMjnTTasVeONGLsML/GDymnSoZCG52KNKBsulcJQd4
1z4sTmGkRhFOLkb+5KVIS3vjIsa3k+ns3y5PA6zcRfe+vKRaR7MpIOGXhjazhb7ZQ0Jt2sxvF0yF
itwNsWvCgTjkL77waAhEAFsUSrQu7msy0UL++T5a07UzE2gyMmRWoXLG6x4CZkZ7i2jl/5Fnpxno
aza6BdQNgujzTmi9V8tsa1rtzElBdcJdPHRRdJzdMsEf8mNs6zfbRk9S9aM1M+QqlP00IE+ZSIdU
Sd3ZhVg6bTgykUjDTQMD6rYdvmtX6snGcZgGXB4IynQfTJ7yKE6ryFcM1N/cRiOBCFycLBCLl/y9
rWB8EFY+18eRLcy4YnT+3Rg0pSYye6zI3cAjE0+1MOxck8AAdInQ2fkot8az9KGGIFitfknwJhPv
gPcNRSopWStiNt0+W/0TvaVIlQATOJooq13xdsMhRhmEJo3Do1055P04Gvbf1Q+5gDLsFTjMghi4
RSuDXylldrTBJ3tGjMAa4MIZGbQxVq1WPHCZY21kTUzQWzqg4C/nutLa6lp3YJWrrL0dMLJGkpG9
+gBwq23d2She3osLuDCHmJfPyhzlF46bptIj+Y5s5665V0ZhTtTGkIePMZymsm45c9fZegcDWjTz
mCIfjoe5p1l8Z7yygUwXYwim24Qd0bk1vvgsq0feIF8o0ZNbI5pDOgghsGcjYlq87d7gQ4Ho4Cda
vgJvHuY5gnKe86OliWbOX7WIe6eUbs+uIFFGPCufIicIgVYfwyBH9j3wImtN571rd/g6J76oREQM
swE9ALvJbqId1H4zEzpLaQVRWgGO+PMcb2q+u6NdKOn9EaONX0Vn0f5Ry+UVceQT6HRG6xePtSPl
WxQL6Egw2HG211JrnI4/EslOMTyQDqEqrmUYHNW3m02vYqSN77gnLHDjT4DxW4YbJ5gBbvSQv/zJ
J/+xwMf9TbP1FjQrwm4OWwdfPPRlIXc4N/IOOCoDA/nMr+6pAlk+r8uf/QKkWxHwqlcnQxUtQbG1
Sqtd5EGLv80pDhTPPnLqFtqHF3TsUCbgBDemUPoDouUvS6Ta4bC8YJZQl6CTIenDC9oYCcpFu0Tp
b4m3QshRotZeIqc/6ZO6lgo2V8UC5lrn2HSJtjBcoZxIPPoRtsh2iE1W+xWq3fuQA02/tKzwVIXN
wpjGgSPI4/mFXyf5XTin6wyCu5l4KGGwFMNwIWoq6bcNxYpjNDTTymse+RvDn6rEYPnzwJmTFGe2
Q4+NcuEu7alFcTEr2QuxZUbBs2WPg1e6azPmakPBK1rniQRvNWF0Du3A9LWyk3wA1AzxccNg4HeG
tuaSwJDrEHLcLm+EjruOX9PYG+cVNSYXcvGbDoMrJa8tp4Cxt3faaIgVhzCNZQbNRsg8XUqUiymL
gYuBnVxdUYYdl4bWoCMpCDoH0ce1LPiu9sokDwOCX/KnBh6Dd1aJEdySjsh+cf/gD/rDQKyZ/S1G
JFdBeO18K419j66UwBeHUMxbSF9dNXYuwIZyJqFbjJBjBAWO345S+nuMkA4t9v8HlfDaS3tdetUX
AHz7oYIzGiiLv/ZDpJWJZDUbGQSd8iIR0ZiVzrMNCuxmFcreBP4ePnximogfWXxRPXKioRltnU4R
SjeAmYXtj/7zHx2CKG4KafJ9sJPmNQtaqDZLSnzgt0p1iTKFSYG2p5a63fe6TEt2diYzrS9AJM4B
bC0wvBbYO17cYTxTjz7462bnBE+Ck4ldCvvhkGHlwaTTgEc0lAW/W958Qr3alPBts3uM/MUkHhmy
t7tTxR5OO0ZdKnL2E56isNvofjJOuKqMYAXUEgo5xhYWpPElYONjEP7n0pdBcdOJPeg/D+6ZuyjO
A2STMvmorOZcVrpscYZXyTWYpEMXWXaOPZa+EYkvRTc/3B6A2cLCmS8ZUUvE/xkviFfQxmkp9pqQ
pGbH44VqgbatGd5BYh4+7xuSHdHLYuaQFAb1AJ31BtDEKet3Gbei0fr+kBKrtBZaIAmj3xTJ3V64
0PVqG4jKwDnYaZSVNhwE/23dBkbK5UbcFICfhRs38SrVYFhIBw1p+4FuJL5SaFTkrl37qG1jppWP
EvBbMDUkfVZa6M8nUBc/Y9yP+eR5nE2VA8/SrEcdK0Fa0clL4Xo+imLtWabPWCauv9n/u4dMIbzl
IQhs9IUKU0In/ssgmF0oZJJzeiOL4BB27S0uaMakDSdR3656Bod0WIIPWoe2IqTWbziQOWf/BMEp
9u0+H9rIPaA23tW3YO5gYd05Zc9Q/0mArkpNWEhmPGJB5L04pS2bnBZQIGFkTyyYR5B9wSpbEvue
YiuzefoZomcUQ7a6G7xUctgDMCuHpDTIjdSJjwSEJfS1ScigA4275tLLo0VLZDKbdj8XUQlbz9Yt
gKb50q0j+2JAY9bhU3wc2nDBqIHFBgby/2S34Yse1SLMPKXu+OU9kBmq6YGmrrzQyrCrswtosNsc
SmlvQ9xMJWmlJmOI69t0WbKtbPrZ/YmvifMOZo7yfPKZxAMNxT/jWcOFQaUUQKCxa7yd6KYl2TGB
gR2ZpNL2kLjHjWf9vX3u0uMMVVyWOVK/UDbZ56ZZDovWAgxpwFoKraGhaWa6d89r11ci/RorXNZy
Z6AM/n0UaX21jGdHnbhsXmQ0nJ1oxHmknr0mqWFFo2yRSVomDiekWsnXY9eNqVv3W9gnT7WdiFNb
1mOQmUD6jUJkic7VhhYtP5UhAK4sVyDrw+E04pFtL8L24RUBsTyxSeL3eLcBTDIvSL5o/AVh5eNT
et6f8ZCfIxcdS6hGEIfcZ/l666oKyz/o8FWuBsxYs10cYdr8Oykef2UoR7VRR2scVxCyZjennfWl
TRWQrn/eBMGZmjfhxFUccpamOo/rWQg/0afxhj+2KXLunHZbCHngbtdxx/sI5BLUat7IZ7C0nXr8
tvxRHcWDug3EiFhpTaopr+n1ii6R7MRmjMpmt+GQhtZ4HVvbyGB4pWkvTjefdakfco+Io6+HjVJn
y2X5GQ+XOKWRpTsIrmQHNUH55S0gpNtkRu+XxaRRUG7388ZP+qQNOexdqfedflN8A+IjQVFJaj2p
kH12fg365lmafBXQU2SFwyr8gMX+Q9s6EDP2U3+o8bYAuRoaewpCKVlkJzVHYVDF2Ru6E64Jz8zk
sN+TrisgJI2GhgefRKHZmWmT7VjVfiP55SE+MH1ltwj92MNOom9u6mum3RHRiqskJFP1zln7B7NZ
uUdnzspnmoTsTaFo+hyC+toJaV5o7wmA5GFHQnTffpVEYRfUOHDvcl7Na+mqfbxbbg0CPYnoVTCP
eyvuegSCIk3ABE7cZwW+WzMM9BWC2beiRaqkTZeXBDTdmqOALLUWcLBuTX65FE1YGittCvDIprVo
1tjXwecAUALayE4NCHRbqOUuMcmexg4ne9Bv65pToYJlgXgf8yPwmatz5z/j2rSU9L5BaU0CZSh+
QODMdPootCB+YQTdVTshlkE6TzwM60Qm98E1hF9U4ZrZGYN+nIfIqYwvZ3qB3EE4/gOLLfvBm+b6
2ZdSI5cnzOdk9BqEJNNrrOwTDocu28VevRdz+/uQTcWkMJRkjN/+i36ty0xY6DEfBXDh+nm9kwmw
n+46DrfXb/pl9ni07v/aZrvyk+OeBx9rXgz6Pzei1X0/dRwLQvcS/LjV7x7MFp9TON5PHpwHUn9R
Yjtiw/8/cEGdsC0JqPKFNJotHF/UxTpUKndEUqwxGLp4YmSxuCRWO/Fhq2J+QfaRHOnScBLoM2/7
vSAkhIFfapa8rDja3rpKqbV40YSK2Ac5TiYmVAoE9r3XB+hDZP6dcp6lgyqNgM2QIwrrLCAcFphP
EgCWvFhje4+EwqsYJtME9+5eC0OrvPhiL8mDE5mdDpyHy7flB8un5YiXS8AHxPFd+/bbGWBGIkA5
KJVRLCQzwK3LCldG0Q5st2tdQuXpczgFXOm1FQPp8t2fBZT9jov2UXmGxJFfupsDYe/PeYUHrXmB
7bfxQelNI/DayCtZfSc6HfVJ+Jo6KYy0VgdYjKXwGDctE3QkhBg6+Zkvvyktf/Efp0HwWHLB/XR3
eMhVcpAq8vX9rOxvWpZzqWQZjlkqDLsnKrk8t+64g9egZrvWv63V7sU1UjGlH9vw9WG/bUMJgHJ+
kmaIBD/E0+KAhqpRKQnPAmhGpl5TDIEe4yzXBtdcLOSRJUBGdVibwk1spdqE2zkJewJQjKfAaKvb
vLnh3wggkSwLGKLyKcPbHS+s7Wa0NfbQYtXRlNQou+yI7B+6TKoOWDBAwEkerHOH/5OcieIvDXjr
ureEWhsUY/mi9BmhZvY41iL8h6o+4Id2RMvgn9VuGpjQja2VXwAZLg6HOB2FYbVnFEZL3nfQLOUX
TOJqUb68eNVau4lXtxFehXS6ZF1zg7tfJi7Rubpp0ZGxGl8+tu0vCMG3wMIK7ru98kZhmB+iCLwO
R32cowmZ7zi5+Jw4ZogUjzt8SjUzsZlM8biLOjdPdhZ6PIj1JkdfqyUnvyPggjdgL3MSPRwQ7P/Q
m8zyUq6CbliQJapJ4W0RA46f7qdU6vmRUx1vXrekwaNaXnO375M+sYKtfk7RT0ZzGwox87KJpPht
0Z26N6+BaT8BVIv/jDu9fESEWKdMjh6r377iDiMVBDqhVNR0DJnwMmBSI5cZddb+ChzRVS2PpzoX
oMy8vy27epwuQA6wYeCKn5WBXwh85fv7/Ufat6Uul0yWCreGxzKKwDzyIdpenaQccvO4Wn1iow7G
vaTHU8hC45cbMY5sjTwnuygtGqODsM+Jkq0S+/szKaOHrGuVOxQrDXPF6aswmnIzrVjmKtQ8tJIH
A0TZW+OLsP936uqRgC5c3UjHKE6I05UNcObY4hR3CXRyu/VGYdYs2t8k3MmsGH4hgJIVnf3uH/9r
jMJ2Leq7VBrpkdbA+u/JsMaxDha44MMc5DIYDFdEBuASQi+gKkcg9YXybukCt34Zq2drrbgwzZiU
BYiRj47WPcECJBPK8qoZdbnrI8T/6LRkadBjKb3kDtlG6r9CoVlwWWOaezKfcovJWNXUR2YvLtzt
EmLa2jIEt9vO5kz4oTmZvzbqeUuJvttpAPGtCqtBAtP8TvVtQnrEmx5rAA74qD4kzRaQ79dvUpNj
RdQxJ+GU2ZTv5BxAqMKT4LOZ7RszKoDC7HtAgq7DWMN9WnQc04ayi7DqoC31sK8bN3n3831rwn6U
9Ei5v74Relex9mtQMmMZruxuVpiPnkyM2xY6UHfq31piMW8m430CZFOBcHbmp614BU6WdlmR6vog
BBkTagxqCboeR292R0c/DjOFEJdJUBxgjpisHMB3/eN5z10Orax8+fx0xwCHN/rkOt//RAXO9FC5
kxhIPi4LnhM/XaGUuWNdF7SWa7a1YPcgc4bqP+KbdnCzlNsdZ6aFxQP7ZtQU07XH6Gg1QrqGSsiG
cyuOcwnvwsqFJ7OVBBNB2aiTuaoSvHuZYHoTGbNJC9uyV3oHWFlLVtQ+j+IAtESF6yNNuYnkMwuB
B0ChSXE6yFUTJ5La7D6DAH7KX1GBU0W8SNJvkC9l/9Sk4g0UAF+efjtbA1R4wcVKWqKTjVO9cUC/
yU7bLwzLervq323pbx7FJwtSH7Wbp0iqp4gUNWvwO4htnpcG2gGQs26ueer3TG7nm1rOXvRcHdu8
4tpv0V+7f+/a1ItwvD/lrJDvYAqyWyogHrdlmSE1YZ+iaZ83cK4i+kg9fkwnoMz9VZimZfoTCc8d
vE2PbYQuNn4dCKFsyYmPh6EVdn8A/ar5NWvONFLy9CnIfE77AKoct9+Sj0egDv9JErZ89N6tgiTw
B+klNXTiGOQloZ4dDd4Dd6cQB/twpkrci6EpUutEVGixJtPPXckEdviyael598V+SKkL+D2YwuNx
lH8E5N13VQ3IZIdjaCLvd0VwlD5EAmJqRRRTag48ogGi+Qfd3voDCDPZpn7jFX29FYQKRcHFsMM8
4uZtUXyl08YdroJMrXGIH0HlLTnSKY6/n2np/xc2P8tvWB0M1MVYKyU+/Q2/90He5rWQN36TkGR2
xoRSuxJkEK17oqlrIabKH0WIdijxJhCs3i8XuhXpDtYjfg8dY6pnOnzPbM2Xefxzg9socrmHkY7A
voYm7wRy7ze3f7/Xxz+p33WE8r29n6TBcHdnQNaD5AcwjTU3xYqvsxQ1xCRPSwbn/MwIfQSw5+JX
whRKeg7RFZvac64lS0zkT/lKUASbfzIwqrSSKQ4NTzYdfIzy6N/bZ71d70GElOaSOaDbGdlj1Ve/
ksz2b+d4Kgv4jvi435cVcCjEYq1Qm/P/vOW/K26coregiasYAoRdxd+VP6ItlXOXCQdFrJUcC45k
MYoUR1kmcdv9nSZh07MArCnEdxpmLytzr9cI8oV9MMmEcFhPZLk/DoGlReXkvKMr/B5Yhsq+hGxh
ZADSurxDSN3lJ82jgrIOCoeRRYXhLY2VYOy/DJHYCsnc+iNuvaboIZgatRcCo3E61oRo15NDZ+kd
N7E5Hjco/+3bk5ozJ3WagYk/nbs5iq0euczatpp9jct/fUlBiGqgaMBJzwMIvozTgDgAg/CHLpIW
BRdli4vaB8TKMsJSZyfclFxYyHwpLMjK750jsypCwXG3E3w07mexVNVhiKhNdJphoPgEfpn5Zq8i
ueBWcpCJ5ScnC+TMwDEvklTRNH6SkJexAW5v7xkW46txNJ0y9nRhkQN1LaiI6ahRmkMdOO32SSDn
H3YUal9AZlWbtW0dDGCYV48Uh+4RVGgBITImK8O0uWs6vu3Xa35mHDMInfaABlL3BmGNJJTx6A39
z6hBK2cvvG/tyW/qoIbNudCXUNmrLRhmB3r9Qfsv0wPE7Gzb1NaEXUXts9mhw/RmE+loTqERCh5o
jJdVkOxoB388o0kogeVQdL58YhSsAfTxg2Jke6izp8LY8qpuyNHDYYYJDgdMcc54+UNkPHCoB13/
S5DjoqwH8K+LYcPhhI/fy4ZGwBnbMNT/eYFohVkBJFs2/FSqhH5IX1uJrCy+UN5Hz1kiVorQvJpg
Zy39IoY8FoetVEgPtmtNASyw7i5zqjCkfXIgsa4IciwdspZ2b0lLo2jFg8mDGgo6Kz9SyRhAXV49
iXVXJGpqNsZH+a5SYT+hPRNcJ1ANRRdm9KZ29izxW3B4vpv2U5tbei4MkNsC20yvnEqb1sE8iAKH
rL5knVbo29U7zsYC5uTvltW2wed6Dq21O9/M9OUwaPbDKbsvUkPW2/mV0HHyeeGKszwDhjdWN5uX
8knBsOaBdgy4s+thJpOiAiWmVm0cKShsU71YLG5PxZ7TLTMGptH+W44UC4EH7HwPoDNBHkpCSgWn
doW4oZyvw6wtcIM1a9KnuCZ4oicqinWRZKaVLAu5PftE6WhdrWIMYo908BSQMxoYlxrAX+VfhKFg
MalNTga+Q/iLZYwEjwsHPSEBEPfUeirzn4e+/UUM2318O3yCPzJhxP7/onJAIA6CDQaC32tN+Qqb
/WnS7vLzsNfUHMFVMrxEWcdVnmsLgy92gbuEWN3w+qlbl0+9581RKhCd7ePCt98FvV38T42A+Qch
5yc9lcz3RmY87jA9OjiJ7d0ArKjNWUVRl1Z4VeS05+CeKRaAZwDHG2PUDYGo0QN9UB/ghsJqh5O8
zVKT6Hv5Bh4rqDGyfe5EzZXBeMy9ju5cc7DR4OrYGbJt//skRIh+rMeUxU1/X3oIjJG9EhVukiLf
jPqMbBs6fsZsupWxcjVNiJulYRWDm4h89ovKpWb40UspYlvRlhZE2eVyQG1Y7vrZYaEMsS3VheI8
2uHf8jkYDe+hnDI++DYNVwFp5YfTmJk1xE+Q+7fKOZzCTOj0Fvsl6w2xr29oRatj+T5hkklUnG5O
vYDdGrMI5ufnbK66Q81gAoBqLKPb4PDmpY74ZSQvmnKZ7tvTH/J+6GrR3Qew0QjeUYSpZrRPP5Lt
zjpj9yNZOzewgC3w/brzj7Px7sy8Id9z4pikTEKmU7Aj2SymPiwcfyEhxe5X1H7Bs53ArPv+9TI0
TWFn34EpFtUUr/6J/hSOqGK177yKL2inh1iN7wicIjkKZnzCVJkRABA6WqxzFg4ixbzPgEbUNIdv
/+OEbsQrK3x7LoQeir7b92huqEMlkqj3mrbwWgsFml/JFwK1QAO5HqQ0BvHPb7YgAG3OEKvsDr/S
5w5XpGL9WTO/zINWchAgtMrKsP0d20fYoohQMsVGi5242ndFD091flY5ctUwAke3oI1ZFQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
KiGptJTgfqBYZS72wh69LJC9ftH0usQfbwCqWpq6rKTKyZSFHTqV9jYUREWmB723cGIc30akrb7R
rwk5hSsJOQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
oDh97TlkJefnKqv55omMQ/ZmMIg5SM6QuYpKgFYNODgbGF/5rc6rWbGwOe1hjIKPsO4/NT2klxXD
dt/hQZgrEafpc7fubpzvKuNtQF+0ilkrCJk7x82TwqQqlkD6KjaK+gGEmn3f6bTnG2oJhMHvCq4N
oHgqcLMkAtVCbl7CV20=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UfZCiEyJnA/VEE1lagPKMLZO1eFTrp5Fl/4XJFOl/8RBa04oZceVStDRlIUZIPo+k64+DsBVE/Is
RDsD2clfc3tIUHljYua9C+fiefafd0S7sxl/KDIf/ckKq6+B9ZMhQn6IVYshE4nKILXVv5gMy8Ve
CWff7IRU8Em7/9UL0d1dfiXZ3Y8j82CjbhGHczhsjD6GJZ15wF8PKEpjOkb1P350SW3C0e9smHby
E7vXpaztRvdAJmoQpW1om8fK3yzc9y0v5IXkAmckmHIquyrKkUWmpXsVFiFKHz7Bo8l/MA7tUTme
WcxrSiFOlHJJJWKv1Zi+21XopBRiPWUYLfHCeA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
t7et/RrkK1Y6zv5kUSWgI+KUOfrQNKE1oxsTklop5j7rCvYvz/esR+1xd+zy2pURy+aItRfHFC12
1QexHPPIuxafV4o3ncaEzKeqXaXEcZ9fFhn12dGGYqDJIH3UU5oieiew7kPUloN9++bvo2pOWzBh
Qh1U8PoY9vRvl9BvsOA=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
YfY3lGfEL2wTVsCSvOs4aQEMyq5AjKxYTAmPhnUtuSw9Zfza9lSS4dUKme1tZMjup4f/4ZHcEEFf
5BDmD7MEClBNe5kobK4ccmcyDi4tOv9gXn5aulmst1MbI1xTX6AkMmg0FdCkxaA8sUIzO41p26SA
yiSDKgkccfxANLylEkrbFCz/kh87DkijKjEtWxZNYg/Uk744fJW+ABuy6iGIDL8oNdeM+Kun4ZvX
9CyHlgKbXc1IJXR/MfFXKhd+HXxrq6dA/mBxFLgexORkHopz6C0YN0o4VwiQPS3pMM62qYD/MAFi
TfU/KLPX2Tq6yP6vaF/wWpHUYnbmBrt+IxsBpw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39040)
`protect data_block
PLwkw0PPpG8za61yFvf7uHCEIsn5JyR5eXWeh8UmEpQ90SjHbQCCdxbMxVFPgRsX6dzUvY/bwUKX
73cgWIL5Nx5Bd6NLtOMmM5+HVk46iRKt6Qh2zCiDKqA1rnT+TPHP+yBHVsCmLATtxB5i1eJGidg7
Zaj3TvQz8uF0Kmr4KP4eQbBCs8UInm3ZmhMiZHW/plAVheJUGzvIBcgNzNN/b69mtzKJUU0M1LxQ
QgE1JW/Z7pEOZnqko4NvGqGdES4QRjoGHVhsBMlwWGKLzAbcgT0iWxfmVdZ7pd1gCEMtwCHT8NDM
ijkbueYX79BLUtbmLxKYwpAkeNcjTkijtr7QL3j9y9e9Rzq1CBRvQSErNz2xKDqgdcs3KWwn5NGp
CwpJglDH7bGxMD6fhywtoakENUpoe3WScMiPBa1Wd5jd5MXNCfDpVNAWZjMY6Ftj+1ootv2EkYYM
mnOpB7vr3bg54MU2nrz7uumZ43gvBDabYzXtR3SuvGv4s0gBcKCxIa0s4ifzw9s8QEsmoIfy+5rU
YvN7RNfrctwwn+PXl/zCqae0ZJhEnPTg5gAwCVf4+o3yYgUYfMR+m1Msz6uDxSSTkVRQmGV6do/V
cwldBXBF6u7RSHOkjVeIXJ9Md+GQpKP7Z5Cdy/efxUHAhBstIwfoTWw3JDhxyt2w0ZeVPQ2yguJ5
glmuPI2k7d8WmmfSHuHsOX2kC5y5ndWVQ4Wu7UoEajkp+lIK5njj2KDYMi/EWnY1Hd010539yxH4
0rERIqxhfQ12U3Eq4RUDyjDDjlJFQg+4UJYBCBWD5v2ZhcNO1O7FWFpCrKhw+4KhEhc1K7pb8p6s
8AjG0ATd1NAKkh090Xrui4AyJ10BUUDqF3y7lf1am6Ixq1aKgC9VcS3eeOhLCS93YtpsBp93IXQF
OgQR52rGHHv0hZivGASHdYpc4Ocu1yfOjDT1AIgqB7LZpdsEFwr4QlawyUsRQqqZH66me2LGfXlo
Ba2uxMzTJRxXFy1VkdikTk+u96SErOq5Rd1+u91bP2C0hp8xNnNkDaPZda1X1Bup1pdF08GdbJRc
iPucJgQDJ9xGPH2SXP8eD7v7xaYwlqZoekIdwgqdRI9EZ7bLxg2XCsOFn5YPGFmfL9rIMxesIGx9
buOfhOaTuhJdFT4ACfg12yZrn8YQGoaEQWxCrjfmqUSnQ/KCupl3jwFPEam1RrE4zwWeamVXoXi4
Wl/kGSa4usLDQL4vApePOw9urRL9VgLWs9sspqMp5psaKF2+G6+DyjsChPCgqjYy8CF6FjnV/Ycy
ROvdJE7Eo1z5h3uhEUPAFdtYYjBH07bzFBi/Mji00EMyYmtlpEIEVq+zSVBlTWVzB9XeBm+THaM1
o7mSZn4/dHZdRSy/34aQ7fj47GkELaf7fIEyp2vC8Ada+CiZcrE3pLEOSc71+B4xtXlk4h6yui9v
muYL6OTWHD/glgvcIgrqyxID63EPAc2rSsWU5oyRxXa+fOO1Au+yB406wPKo89z8bSkSPV5V0yIr
YM8JBPjmd696R+KI4rkl23gpy7kcVhVIax4HpP63vhErlnEXU+Ab/lt/omlnmfIltuPpMiGSWvjI
yrb8Z+DpSycYr+H7GBzVEmhrhTIrEl3yVDX4DHpbe12f30m9jF+c7V04y1KhuXY8YHMrBZs2G6sM
7kegM3eD3TzgftI7e1btQ9WfmQh4D36LIPMzcC9+j1tsBVwZctzCNBdHVsvBA3xJR+hdtko2kaYP
AL9wS+wNb56YAwNcIPMpewg0wQt41qnVpYxXJ6sjnCTJe2eOqseRAl5D+kG1UqXnr2GnzxQT2l39
iVr0zQCBUmiaVC6yIK77tdn9Ltwv6mYpi0tzts69Tif9X0AU9jEM66OD40LENgP8pTMLi4Xx58Tq
KiTGq0ABmWdBPfPZiJI8X4rDsrHv1b1imgIaUp8V2tJhmRabWMj7iVLlF085m8Hi+qk2LS9fkcGM
A6PKk5ui9QsXc5tZl5VJ2UGWy2uNO6e3pXxGH1f66fpz8MftNnssvStMNV/4qovaDbtacxoTohZR
ZfbDXsxReD1kDHgDuD88DaYzYQPGRY2uSnXP2qkq26ebKB4Oj4lJradT1s3EFL7AEURhzTay18lh
1a2Y4a8B9oRaJ+FeKE0zTHhFk6tdtdgOSRoT1RMho/s5nDmvWeRDS3bVXfK3tsuWXkKg8ftfauwW
HpFfWxgzV9WNsLfRS3qCFqdL4kbBTuWc9NEfUEP7o7nn16tojOBHwxV+GD4v7R+YDQvzu+TLBoK1
96xoREB2AtOruyMk3wqBjsYhq7nnXZbmZZHwA0qCyha9dB80woHzy2U1L10ynUE/Xz7FCYmlsV6G
CGLx/nQ9PrKCVeB0xyFt+epVXlKmi7Kwi4ookGZrWeoVkkvLPfrY2P3Y/sfeTeFq8E4AaBo+O8HB
+npQWD5/66JMtEvyiJuZb6kRCb2t5yfReQMf8GzHqei+q15wEDPEg2kBOeQlnUMj5yJ8FTu4tBgs
zlqzsunzjeKpjPPN6s5bqiY8LrlUEdUPpswBpXIqW7iKdTtCNnR5ZzrPafziMOT4+nM6MTE10w0q
/pPIpnZYNZZtDD/+sjWFRvWxvz7WYTk0ghcf/7vnjLXtvGNvr1f4LOMXOE2aXZYajcWA9gKyKLPY
+otHCR5Q2EbTT32dWCfUr5EA29kp8Q7Zh2WwETEyGnKI0YT532BNF3eWQAPFoXsCPEvOdiZ1ZdfW
5Tj5SyP4FPens7Z3giy4tE5C9d0CPsiv9K2pP9gDV3nOBo7m0mxArLz+r7/cY2w5BGlm/DBr4uP/
ydG+5ca50DDxsDZ8bFc4DhNkFiBlu0dEg52mmDZ4mKs461VJ5wEbOnLMQDPH/2Ar3z5FH0m3aXVf
tLQqlzvdPMFMXCh6TZKu5xN9vJxECKk9jpAeFwJ3IFRWPuOqspDafJjWCqjGxmeZqwDNka9vxo/F
ktYEeWBolZvkzSmnuivketkXdYC4KphXaMrlZsTZREIiI6S1LTYiVu+TFnYhnHRLjTWTf5Id8Lwj
6FNIu9KgUYMcBQOnhghNLsU9Tuyq8/AvgP6dbc29cZjffK/3muLG8cFRHqjNnkH0RyIUpGwecsiN
zxNY4qnzRkBwYK5aRvCL0iXBaiOVRsDdq0kOXsNNGZpVSp1yyJbz+Lo4EB9+2tcufooa2Sul+QlD
jMJmc4Ecm/FKGvXaBbIv3jSN2Izyd1PTt3zMTnaHgGnYsIt9JWUXBG+PT24zApPRysbjWcfcHQt+
hKoclalHPb11xQi6THMFIM5ix4YNJNWQIb5uO9Vc3JAOgAe2Mqw2XlUlEV9h3eKO8FuOoeix3fmY
8k3ZzKIyldAd7IWTSt+lojS2snVXEDRtcJ11FpzCS3TQuAqn4xOihfd6PbSAMd1qwA6ruG/MwxVq
ieRZBOKCp07yYUcRMSA1KMqalbQIOb3rz7lVclBBSm+T0aMgTw/9Cij/haBRtCjhOjIe8adm9iRI
IS58SPEXD7HcFoL8QLa1pIPDoX2vY4rB0JKuZfyo6kZHsNhUc0x1uy0dvQdy1GD3res+xOoLULSE
xjQXa+ggSP3xoIvapAYZC+UG6G7mO3ujuGXv3KbBQl2qo6lXklFcmwnATw1z9VyhTkNGnknCA43K
grzHNGDet8h4SQDcknEKe3u4lJbpepeQTqe7/Ho372wvvxYus8NHcRqi1TTOQDqMBYfYKJkSn9XN
OV/cG12KOqo3W6j5yCp3Jp8WdUUgOvX6kQBbFOQMqx4/jaYsC4KTF1Z9XFFWMCLiuw8s8YUWl4VA
U1XgeNjHC6lsBbUO2kYx/C46ndWH4Xm1e4iTsEXRSXpFgYbtpS0/eNPgKytm64M8rLLIH0NUYxAa
n6cJRwLM3hTprT6MYXMH4QC2aDUv3zKQIZ7F3FRHJEu1vvzVyEyBramVNqkBzlfLy+uCZLKGopNB
mqw4/0Pru9pQWDZR6H+ut1ZG+Cf2W+Rdqb/t/YRflI0ZiZy38m3C5O5ceHRO66lLtyW/er5OJ9Wx
JQKJiWvTWlIkljws72x7/T1as08g7GYZxj10Y85SnE4KjL0BjUoWSSLdcz9/ueEIO0zduhzV57ks
2CP7szD/0AZD2RuM/emQNG6kZSAkyyoh3njLm7M2Oql4u8gag4dl0Ny8Syst7h9i9wRej4+hvakg
MoMg8jqRR5hiD+H6EHvCmgAfaA1Ieu2I/L6cB14AGjpABG0qQS44SLXbw1uDRimbF+EtmFZEC/Qo
l9QALRbVOi6pg9ap1Os0gxY6Nb8ODJbQpdPEp1vqYlinHRUpE4pweJ+asEgIekKONI34sJQdw11z
ILaW61DSwgibeemf6L8nF3DAzfCbx6p+Mx0Dn/obw2X+PBAcnesZSjCPVDWi1GxjJqDn9MeMyx3Q
YnzrRUirNNHDNOD27eA19ehuBPiPgE2B4iRG4X8VBifVjZGr/Ow4dJ/mCBQFiydT/3bfYKQhiR1z
q93bo1mkU/+bYi88JR05aFbYuEhJqYwXk+rbzobdfxFODpeL/C2sWWf2r6ut+F++LCAd1dYen5lb
YhNLLXoP9dSe+AGEJLHfUYBrL0oavp2qSaIz35NGUDY3tewt/OSZwTw8ehg+l9uiuyHfxFLOkPP1
ofzzXDaur3LmJREi9SzwnbFnEheQK4stetYfk5mAbeJbe5AiStP46kbhmvGuHmPt96fj9nBwjXPW
xJxI+BCFhnEjbTg7iyEV0Hn9TdbzeIvmHUXac6WZODBANqys8Z+8YzFVvFBU1PINlV2YHltxR49u
+Cbg0lVhsTiJ+daCvpBk31GkTDbpvbD4O5/bmPy9gNCo337ajlsl3yXqQuR+a4hrEi/uB2GHKPNu
sBRYWAfXpf51Ih9DtbK/Og2gpbddhAADkAVWN1gyEY2lB57cUrNx6gq5hA8vr/GuszwnsMhTNcEY
q4ickwDOj5UitnuxK41lfAU77pgKr7dq6X61xkOhnKI+j2iqsrRimOHqfOLQ+5ZmMW5d6X5HqKhP
GJcZs1OjfUmMCbrf+n7uDBeTQYkJO/oFtiFIvvvbmk+f+kJPZAoqIDm9q87rSWnDXsK1T+JRzW+R
7N3P3XTLez2b1I5q3kvuAjwf/Vz+cvW65upALfSJN7jpc9mvhhF3P1ajq3cNR1PnyQlOIei8yXfi
ORUMNRrZDs4NPCX9BFHTcJHhmDksfVzErmy3IrJgWuIlaaf8fPXfNJSgYsjXdbGgOweq+YIxND3a
O/ZxbhTSdO7QIwSu7sXUBZZaNkijp8BMWIIrfdgmIRdRjOSxsByYEjagfw7cmyFDgiABtSa1/Mt0
toiXBHbVEBZvjrFLjE+GtUZR0KN2MSrdxBkWlBKsRdAqmxj0l1m6Xi4X83GuCxrEj3p7YUT0WuPv
7dP6Fond0KmhupuCa+nDBVfZB8Z9ged57Q6dgg9H2dRn4Ig/X/mcVKHmxg9T3KnALMPTNYy0g7qs
Hb6J+9IaHYiRVjJxnsvr+8qpRBsRdYa1hhBDT5/BZulchOxYEzG41YIUnIgT2enKESBSW4k/9Skb
Scs/C3Wj40OOJopb2+yXpjKawnlm8O39aUkzN077PKXzTPow1uDiuYF7l4Xg+HvF55G/L8FKr3yl
H7xHzHs6aBOX9F+eS7waobw6bpeuc7aMT67hfRIK+uhbaInVIv8lEaDur/f1JKPBy9rU+811YaQZ
1r/A+IbQTfcOQi2C7LOkvBr+RF3QUy5F6y8Y8jkSTOmgeJKOWP3n0vnOMhe9t48l9MFf+SOHPAzg
0R8RPS80WTISdIE1Gk415IdTE1SUmQGTDB9Wyge2YdcpAP4otTCQ9KNh8+efVUyA6EVVbEI8WMe0
C9UFjnSyzsaBbDS00id6ZSoroP50Dob4CqMWpUCmftgX1c/kBvF+Zg/jFb8kg6x4JKAoiMHvtceb
Dy2Mgm0oE51NYZ7/Kd+3wLA8w9b0ApTLjJvkSEzwkNa6JCZIf94NeHLPb6AtXRWgRUsZTnt8v8kP
mnuUqmV0pmL1lF5TFv1p4XdDW5j7g8nRyhWkUP4Oxpi385rDdq1ddu5u/0l5ApCO5xJpDh35RSzd
nLu0o19rE28iZNGR/5WLcrmXMNivGQPVBxkShNpUu2XtiSaH2A1VjGDomKXlIgwaDIYvlSUZLlaw
+ezNwyNxIkSZZFkTtPZWLVcnvUm7fKTHvExKxrf0AAfjhSS75bUIApRhlRHlRPNMPxDtNvhU9qRI
lvi/UAc1yhW+ZDylFtE5908irFbFI3E+UFj4a9guM0bwJ4zLngg55913KNHLNq5rTmrAbtq0qSRY
KcG7VcNn6tFzGewpj7w7IgAGAHk3Jz1CP1HJI7oJjqTLSXICzybojonApCfVKr42I6hNaLGw/zY2
6HON8EC6joa2meTVtMXRIyq3vBizbr8GUuJJLztIdfOnrGSYl1xHxM3cowv2IXzwOHldJICTuKHw
NPxf2ghsLswKbzu5VxraCNs8WwPJXZ84CcPWK+JBtg+paiJwLrOAEq1CphknpTkrQUa/HPL4Z6T1
3nblEpYZ//Se+rF3HNpqMsNVPrFBeuzAeAnLSpthHGOwg4DLXgp+O84SqzGNA6QxuowaWJjgBTHA
QyxFE+KOIF4GSBbzoMuyG5RGWeEGw8G86MdinQ7PRI46zZ2/5LBGT1wdRkx9GBCV5aPEv9YYPFZY
p9rusahHPJ9wuGbc3M4K0ku6oJrdk49Q3P+uJH+K7RU77J4LoxhT11CsohI4ijKUCSQufVysiaUX
byq8+5bpGDNtU55mZMNJ2tAbuemoFqrCVOvgetrPdFI96NQw8d/v5DuTwIpb0e7+TQdvifM37HFj
F7nMe3bsf1a2HBQrpRfJxZjYAH/eN9GK28yuUhafYTsLLkoZ5IMfWwQl02siIer42iEU1Bkgucj3
zCmhNrDEy2SvwE6vkJNBcZJyly23+qN+CAOEAGuHIfoXH1sVbaA2wuCoRD1n0GB4iFvTjZGAlPNw
9GiFYkUnKZUtr/IqCSwzjH4SnoYkc+RqZAyvdYd767TDluJcuHPRKmtzHhvZUD1rtckFHCZ4LzGg
RMz8LGHxKmI4fUdT/gHtEc5jV40lakZGt41jE0bwbAu31bQDmK1lkYUBTxUO/0goQ1TAH+fo2kN0
2WTb9hSQGavXmIQV1cBlOJDUELIZFoDSeBXU/iahBiEZpWdVq+ZAjcuJfBIzFCV/rQ4aYLgRCAli
nX50HkApMJYT8kIxZIgp3MtK8lkhZcKweyGpNct7Ud98imR5t0GlFw6AfX/uvfcVNcH4MmxcsD2F
K8ZsdYqBzM2Ux2BJ6BxGnOJ+okzWBG7SAltS9zlVxPbqz2Da71zSnWGqlwcdl/7NghSejVKXxmnU
Rr3rbOFRaGosflQXHwCuMDCpFFxrM8KsUOdtlLaudNI4hj5RSQjVL3/8rDFU9qWsGV/RzCvbnIDj
RLm5wqaf0lw9JIE9C4xt+nCHrFDIzex2OWAH9qyw1nmqDLoUhnQlq7aSiCLJ40074STbD5CKTkNU
+G4if/ol/LAX7lOfnnXoQuQan0ws3heILbUozc7eTbCqUyF4/ZmI9taH6wlEHZvT1HAwZHBZpx1H
wSSwgTfyrcQCvGoJVQMdXBzPq53+h78Y/4oPMukhghvKAe7OwrXLsxaDEYgi2O5n5nStLxPSalLs
OMpPgdhGM5RTcApxuLbeWP+Pnmtm86ez65wfQl9WZoVphRqsCaoo8vf6gjfJiX5bhUJQJzsmOhit
Flu81RRCWR/ZitXNsHCBCd+zXzvHY+VjW2aK6o0MXl0upPUSQ9n1YfjtecqbOanrVCtzcMMLCMpd
KtEp7WYA1UpetANp+OJIc4pVMRqljNGyTkqjB180fWy5Wz6Jvj7dzY7+qLqRVUdjmTI3OpBpABvT
QcoVRelmk4lotuNy41rFNQZDXBoXRYb2kuI/09DxdtkhOWzpJVrAjdu35NVsKdbD8ocP+QzTDEa+
UmezD7TODAy6q07tOsOf7cF3UHexCElGGNh3A8hkOElHCrDbhrGNFQrdwlJRqE4ksYOvW1c5srij
uDMoV34nVfiCnlcJeSs1cd9NLfkSMmWQ3cgzjRh0FAiU9zQrmy2aJTTgLlzE1micCESgPWjLDW5a
PSbnaX4NTaI2Lf1NV1pmHSu7GzBAiG1mAecu2ZS7+jc8UW5+ANBXniTbWUH66VwpZX96MTxee1SZ
wKW3Gbn5npOdXCfOHAlON0AtwiSUjrLYjsXnFD7/WqBp+V5CHr3B9NVUMlPFDms95Rvvmnh3YrSh
QlwyJxP0JcVPvRLbo4/Rl5S2jBj4RbSBJcp+Fy+UWDpGmFQOMVeQw5svT7ACfxE8AyKYtDbgHFoR
VRmYommKAcBuZCu2UF9FMenPS86L35WjcpKK4PTpMZARz+H4vmc63mVqZCsxUoWT7C3YBVUIPoMy
8owU7A80A6fLPw3NsWqekE+S8NYklq2dxEgwj2Usz7Yq149nALVgZ7L8Ea9SkzgWW5nKO/VC5pcX
+VvrNByBbGTFnjoU4uAh5BxhUwvgyOsidCgDRoXn5giV+5QSYzKXZoMA4HDzZeFdqpYXKDy4aNps
9hGNdg3Oo11cFZ/oPJuE7VLVIUSBtsrnWVmvsYGUhB3kVEjy2vaCsSrj2ujSZGG+Tsq6Beyq+Fr7
xnunWJtIAmMQVqzNtKH4oLLw2vZn5nOqH2ghQIrBWa9so0JgMqWKAYb0hIEUAWR6vR3pOSvPc+gq
TSYF6XQ0AbYdn5DGgzT/kXgaPoEilyWTJ3zW61HrvAgjIji9H8U8IWtFTX+M7n5mz1HP3zHkAk9m
vHx5JMeT3ArgI1QsQKjVg6Xzq1WplmEWBc6jtMrGWkOUeFuN8JGSgE8U7yHhJgoycl9LYJ8IMu9Z
EsmGw7DkafsW1BIXW07GhEF1BBnJxbgSe8IM45NEncag0wZl6DEuIAE7xm+8PM8pIcei+9+BfRIs
iLu1N8LXj0aPAOyvMk+gee18dLrv6nTRdD+t1EMtw9F165yz85fMAnLqeppDAw1vFKdos+ZaaIkz
+2Ns8Diy1c4wppb+v7YG7mMBIM8BRcNWiGnigZCwaRo/ew9RJvcmJmG2vB9v2YGgTZEzhuQPisiz
VY/3Hcg8ardcWzYzs09eyR3vr6o9goN6WHlBsHQzfHzSu+UvzvexPUpAAmzKFKociVbaT18cn8Ak
/15MNHN7iNDcg7J+CClKTLG6OcmCxbBowbwCN1/TVrL1+7PodnGKrpChnPa78AcE5KbeHw16z0Wt
JjY+jqCdG4gsOR3R+SodShdrVhDgNQO0Hfa8h7rWnDTzIFS9+ixNMBPCgfKjvmUB+oVGGe57g93s
9wNqqHIhE/gZGALJ5oz1o9NCASEEuTrIF/XyrJ0GrbkCYPe5cPieQi1np2WoCzrf8uH0Xf0bqge9
b88DdenWKNIZFcCxn6DULPf8cqefe8IKOodP1JjHUcOomnIRmsGNWJNP8PNfnrPKJ+S/vSjWlqHb
pjOEabfOauZjBpSjZ6Z1yRQ79WEgs4YaG5MV9g9xAYG3IZ3pLh3vIFsQP/GfJauxhAH847tCq7A9
IfFWrYXphbpG5jB/8ar9yS2lXL7JrBafmEdZjDN5IbDaVAPWCIwkikbXf3LJHXZpf/klaifzobEb
OeEQnHJFQhHNgkres8LMCTmUiAzQSd07yjkbM9ZYn2qTNrxTAttpFXAQqNpz/yFiY75uL+Nwev6L
widB3D+a8JrtJkrg2sdOuu8Vhj97YuELmZb0c3ycZvFvATa0Wcxj3OQLaLwD3bnsPay48I5MVp43
P7YbQzsby1hXOFHk0T1cT1phF9fX8fZQyU+8GkgsDvAtVKmSQq59F6JNnB4+2JooLgj+cBhGPhRC
atHIt6Gz+S5ZuilZ0wzgrt1x/PNGwht0L3yoXHu8N9gCgiXBJdrcwASfgOneDwTHyMUKew3sLtAj
2pIjIn8AqU6x3gx6e5PSfhZWP1d7UHpYmC7ik2J8bOuvwLuJ60cwgP769PthPPAaJkTGgxRC1tEa
SE12JnY1b8Q9UjlCdnLHrvoHYP2HCTdYUblD8a3mKSSEjH6lzlcQqckhnQACFMZ9GCjgy6q43Idv
AOH/aFocbEBHKBzXGx+s7Mhj3CAg1ywrBrDW46L2C+gx8j+GDdRyqfdkFDqeYKhinyI8p47+qFcv
kHl3Db8OXwTtQCCv6QGmZmZ9IpHWMjsw9uVHzgeMLLwI5RjftIY6y0iIWy9Qe+nZWNEJFHEYA8j4
jeEFjxmq1y33B9CmgXpNnowOoA8wqJkDNKzHaFhwscju8ZAmwb/ZF07VUDpPyuvoDiu9F//6BuQ4
zdzAtwHEca0Y8OiU3bxMKRL7JA+A2vC0FFUb+yMJ0nbmoxKY6wmI2OJt/hD5OgvWFSl5nA86pEnk
55M62eZWOTLfghSKmT1A8ND1vfdn8gZ+JhVG2NfZtIVZeII23QBMqSmAxe7nER2jpyOz6x6Eg5lN
xVC2ksflf1/9XTHjFACH5EuXd9/WjOHZqCsBW5feF8MPbDaUCccskjaMDSqZg5kU1GC42uyv/q5W
EI3CTuQRiZLhVcYpbQjju5JfYsN4KJEfGwyoInizAbj5C+snf2WQTYKejzZnEtGyJNirrVz7+Sx0
ab2PpezCPhhW32/P5FBH/DQ4RujOnAbMWjwoYUhpSpj5FCRBCkorAT8MTXwltS0KY7zt2+bn9Mer
ifPv91jPJBou//YIj/ug/Udtnl4a3nI0468dJVSMp8NqWLFWR+aASIEAlptkarAHqCz4Yt1kMxIK
WUR7L8src0g9q8fqkaVhR5VNobErsuxfqApPdCh1ffsa/+JBaKOzub3NwdNKMpPE8MYehHTbTSzd
dTZK1l8iSCpwiVvfooNsgPFBF3wgu5FEyJE5F/Qy4DNu89NeEXf+nRPvVS1bPnUzLf5hf9pauiDl
/1MrhUMGYczTcuApDinjYTAnz6BskFzCBvF5QmFbwlENWlSAO0NtAPKfw/DyeBwzP1NixM0T4ukb
EMwudX3+6qo6QGyHHvpAPHMQ2GqFmh+Riktj7PUfvRr6idPCwqYk8JqDrWEJUTfrlwGswKsrpQF/
75rByieoMZDbPXd9lJs3A+tbuqA8g14e6NGDI66pdi4dTjapCDbrvFXXXXT5ccBqvN0G7v+LfEw4
q/oNqirB1AQQKpZwd0m8iysfGY86O7UpkFi+Be1ie5yKvY9PFKcXNS47M5DUXaJVZargoodvbL0C
XPkTyc7eWpxpg/NMQZjjhvE0uuzEdg6pH478eji9tlPYD28r5JntOCxfHXgaVuFxIuY74tCGhwwo
DGn6aQMb5wLL49ydu1lok+ynUAOsdHKF4/QOkiCXfX1b5Sf6019kEJjzXHh0MqOt29DBmugZ3e5x
rUknzGPaI+tC1vN2DePhTfCgameci/CEd4Wl8YirU93/rZvTbphAZNRJO5GqMHBM8dmnIoBZqJfQ
6YwEqNt9e/uy2Y7zRHvaf7R3ORzrUw3ZRNTgW9tXqpTDT1pKpik+X2pqN2L4FWoeboF3OqHmWr9e
2K+dgSxkhNSpP9QpVh6t0G4oJXA3vVMsWkbpIyXzcl9X1TYDnFGaPXtTmLfA26z16OaIsdOeTu+0
UAfoVlx8SoIiyoiCt2Ejutwd+bUqx7EYoLKhh15bhSZ1W1vs7EpehX0DqZFSqkh50mQMMrglHz7r
sesQxuolnj+OS30axg8nILVpVwRJPdAL1TgCgLvTc7dAi5ajbpc6M1f/j0rBfNkpIfl1T5kgGZGK
MsDfgZY+HuAGN0refzBVGo7d7P8C36xowLik36vTNloBcI0+wrRyCMsFUlTyKoB8sVJMNXJerCgg
P/CNzJBIIRN1TYio59Gpwa1ZgoMtSNS1nprLSJy4jK3wL49uVRvspt09bMI2SvNumZG6aLKo4arp
Pd2DmPnWd0DcWw/Tp7q5rVE+fPnAcGndOmhuCaltS8jMC0tBwUDATqyoK6OE+ihuiweHSW5N97+2
pmrJtOAs9pQo4Oky56zsR3CHFTtez5iDA4TWZVFcgx/7LN+3bqoeig4b/Z9Px5/+6EM02goo0jlL
dEDnLwuRCV2f50vz17EZiHBImqkCI3xRdPqwehiLa59iUe7iCKvhvYwqQ+vzG/N/4thuePMT9cHs
qJaP+wFLcRVNt9eOE4P6+N8RsjjSpjob2xd+nIn/JFhzuXzLJwkFwshjhyfBrmta8Dj5AGZtinQ1
gnOxgyryYYM/scoSjXjehA5SpCyL7vTssHDTGce1/b/B5QSmlFB1svgrqXr/Do4rLe4MRM0FVU8R
v6BWihl6ajz5k+zUObt+amNaYmeYw+XL9qMkyIZ6K2xFwtfQqQSE2EeWVHGNvoswUh8rXTkryknO
wgOovPxN2nrm6MOSlUKImyFXouQWOQC5hngXLfAhJs4S9lmc6Yrq/6ugFyuPtNWpE6v5YuuFgIqt
2WOeXRB3SpY80Heslp4J3vZQP0grRLB8Kns1S9qp5BbBqxugyxVTJc1UUbAHfoT7gwIJWcaSpKFS
pit5cPMM8OYJ3ZrqMFk8XGGjegJ+xHjF7+gV2rm6FJl+Wd7369ukiqAEUAV0+9LTsMPDFhGu/2FA
YYGmTAK1xB/QskLPKqRjo0oxafqEQfp2YqOvTJILeGdSLGlTnSGHOtcBaBF5CkMKASX9H+1zsPv+
bT8Mgif6my9m19pUtLHEAMKozVq8Q/XdbCWZRN+kPpCUjWLQjBL1SiprKpW8TcLYedt7uhsj0mP3
ckqOBqR4JeOEIaj4XphAaJwJ+rLkHAZa244MnHr2REgkkTbt8XpGOU20c3CTGcBiQpIboPNKCZDF
8aqbq1vo9kmQCu7fNVrywikZd+qPSxZzoHILVrGAt50wLyrzHFMLltK4cQQon2zDlZ25SCWrsvZu
uIpd4Km5sX2Alzp1qjvnnSXsZI5kDpNt3dfRqXuLLlZFADu6VEa9GC/OOiqK4l+eclvaMdcCZfr/
fGmImVc8VSYSKJE/gPJ+E5YMfCwgNBO9qf6NgRfsXq5qZSxdHHlAS+OfuAxnFDeuW+V/XMdb45D3
Fluzha0tegP5Vw8Zutv3uJVWr6oXdpSKXUQPLk+MYmTy4b2h25q+AI7Hs0gWicU0Mw8MhhWhJ4A1
LRj3EhuHIs+UaY+qLiuqRu12XwE+MSzEf/uwNiX7l7gv1558WO42HberDmMblzMm8z/TJn/qcvDD
il5pi17fDycS/jKLsweJwEmqYUEhhi1DKBhia54Pu5XGQVMzOGyMhAfHaIPIjZDNI0vBKcSfnMOS
J17izqnUbEJZ9GqX0cNAwsUfKl/TAEkvg5Fi2ckIQ7OFw15U03bhwZAMSpkUQIgcLEEOrmM4hFgw
8Df8b1zORVAeXGApKvZDp6C6qHKo5QnYFjZ1BstEx5bWbmSs7GBdC/u5PPmx0JPXlhg9Uz33aFUT
x58yJ7K5Qp0AzLbOf+O2EJ1AtzORW4HXirCBA9d1VH7KE6TiWTGNCTdIenFbMOWAFvOxXcYvCXYZ
K9JqS8T2go9QGdWUKA7MYI7vw7UnmoW4KRv/iWNprm7AbFaW2kcy1C/fN5mVwbkbsUh3sIA6r5AW
Zr3W208IAzbkZywCLKTnF9EE4SnRcb6475B8+EI4RGSoKafa5m5K66tz3OcCZlxMw9pKorcGMLZ8
A6YNQrSVx37XaaB2ePEJe1yf0s3PWBMx2uFSbDEm/9+J3U60EGMilP9F9tw7SAlIZa7d+Ms5QkXw
tH5iSqtp9/0xiEQY/568jPSh/URg2H92tvmKYUxOrB9Gua7K75wfO1pUnLbIKxEYC047udF3WEZy
lD8iQ1vYpjtaO8hvOug324/QCqcase5D7vmtKwBzynlW4aQWzuNcgjWoViDLZ7krPmigvDf2LS3l
RIecQYzZlFc4PY2Qk7sT3AEdj90sVSxdxQfxEsKWNYIpt2WQUYcyrocoTAVTPzSApX5n6hq4UJtg
8+Pa+vWnH/In4PH46VEwjnrZoTvhAtUOXvnl4cGoXTZaKgLVz/UVre4zmarF0kFneTf4pm0sPv6Q
Lqb0S0tOCMphG3QF4M3kdeZ9IXXhG75MOvLa6Y727V4ch45y7P6JDS7ZBhCEsuGyoqwriGxY86rL
K/VUCLByyroMGjtFi+xN/TJe/ecX8UpfeG4Y4H/FfCSK52jyrDvqG8rVLEusnT11yMpYYjRYZav+
Tb1ulTgjulDDy3FCKIOeQijIaG0sBpUoC1Ps/Ps7LUHFxR6jypvq4Hzt9c1M4rJNrub5PIn/k8KO
jnbc2ajuMdVgns6N+yEe8wgkZU0OzGa2Kgb36ammm3Jbgg6PG+I7kfN4URMJeiMQ1y++m3aebkR3
QQyFifRbBp9B8P5ZhSIqSKn2B+gpLzBSsqY4OMEkYa9v8LmX6y2fEPjyv4F9FbZ6VPRtmy31Zi8Y
boNi//C3gb2Q0lLe1Fw1fGRmn/9U5iQlaWXEFApiRMVOJOR6w6OYkmFBWgjkMVKeXFlDeyaNLmvt
KcLx/WGAlPVYN98/drNvw7Ge7NhyxBAW9xuLGjcIrAawwEyJkMSsSvilU8DJB/bBzWdipV8xM6S2
y5Pq4FmZBnqzuTMzpq3bTk2Q/eO78gtohmUoy2eBKTo6FSRVF/e2kUpqeQ6rN9Nz+D4HjGqwmwcK
L0wfANmtBcIHgEVqhwUoV3nBhx91RJmIsP+3B3UCgh534Wp3rVO/xkaac5OX/eQFwRhLnFUfHLDu
NB7UUaf96LAah3PH5/jOaOu7SMNhdyL77M9wmUsOaxaqZiXZG9zTtXDPkLIASozn6fCSlma/UUG2
8ViQ1x1pocAH6FK2H3KfKmmTB57l3QKiva0ULJlVBvUxt6+b6Bvi+MmNxPc8QQpDbhZj4wXFJVxj
3SM++9bMnK8OYv4WD+eTQVvNmF8kAAx/PGMSsCrcp+L/KcIiwodidjqwkJEWBMwuoJFMEpMHkv7B
lY/DSNO6lP0gikXte1BB5xw/U8B0m79GX3hAjKMy+y3VfMhuN5Ye2V1t+lQkrUbdYFP64MwLwzCZ
EYODqO0JXM/wvSgJdC5MFsVa9w50hYfvzn0qTnhtSViuInvETZKdpM2Xqh6fE60hB0ORraSj9+yN
/9oKRcPmxC2R45PXh/niMEsjclIrFE46U4RzB8TMmNuOiRIBUdP87PA1mfUr+PaDipkZEFkYroxQ
sdbWUI0wcZx3lNAbF4oNcGb5Z3aQP7kt7JYKgbfBysmPKFg9KNO/WRr/0t/Xm6AogKLCqKgI187R
/j6PpYrukxzI2t3Vsw7NvpOc/IVJuSCxtr9yeGLw4yPVSdG0wzDnNdeITYx1wJfFRAicMojEheLj
Ht4eo3AieFgJRhVBiIba6rtWLZiFWCPph1KTHp+eBAXYq740Kx9ufDKgbT4IoZpvAZX8lCEYZp5Z
8ay3WSIZNm2m567yABtIbqPyNGQgz5NmMF8KJ9+quubK2bXjQK46peejH77PlZwl5Yv0PD87De9v
ckU1DVHiGeBnQlpz+/QXrogytfB7wfd6bDE2Ek4I1oAYJDAuHO2hE93/b31LWZOUMUXwdQczJCZM
lSX3lzkC6z9k8gizYyCVA435qgYJt52zjyKSgWLLCsW0FTJQsHXCbN90maGtYB/XLWFcO7039vBZ
2eBPjwGIGRKu2Yeazo2PITcZnl8CDWsGXyVvXoNQPnaN+RQ0ApK1OVZY2tLTsl8gPdN5d56flOcM
V81+8Ipaotx4qJST7qWpEtbNo3dqSMtzK2PA/2co147jUe2Qw01M2XA7dZXalo7814A5jSRTRVc4
MbAhZmP7ZWp/3Hjt7qHjKHNdqWMt5cpKSVzpc7gOe8+KESt8pmc/1v9FOIHA89r9pO3qxvN5irEE
dOG2WissAYi/U617ibWGxYSevCfseHYMwQvBR4VZQSPTftdokqcA3Ta5l2KfJorY2rXUL+adq0x0
Wjh14DmT3zK/Bcr3XufWYoviV7oYS/6CIjgkaGHhs2hJBOiaE4djvmMLZ6qDheBnEnT2IE6g9FoW
KgJ6VS/JCFTy63RM4w/eAWuOD0+oypWW3Vqn46W1U3I644NKTaXdIIE1sPcTbzl9AUy6JPTky7mE
7YA2hpqTN1Fl5F+t/X0gMLE0W5mRpl84vqteiYRkpqC9+soBSqzEGvqFmgf8yRJPma4taDqp5/KX
PitB/Rh1yFCNQ5uaz5uGYtA+1nVTsyz12/1V/2qk4nEHhTLLsOZM+E3GTxqWIufTG2+R9iwBjJf7
yK+bcbyNkHt5AtDGTqnhv+4fMPmwCKahgQ/cnU8HcA9PYunoBuFuNuaXqAYM3B1edToL+gDrkEMW
Xh3/4Y9oa/Q3HE6mSGvgql9a7lTowFPWgdxC+1SCrDJMN3iKafgQhH2tZVFbQTtqZZ9Zo/j1PDyT
GsDCiBvasOIuuUcRBOw6NkhM0BpaXWek2HiFl1tYl5Mf5r/WfbER3hBwuBEI8LloJjTRdbBlSRpN
4cpQdFplWkwYvK1l4PjrVw0HaPHjxfXRRxnrn/gjIdYD8GgzgnCT1qA7cd57TzbZsKmXlqHDU7av
6yULnpIYuGFopuOkshAd/CAJzbMzlnDeC38gU5VRGFR5FQLznV9LvMTJ+emhCqbEvi5xBCwG4ohW
j6d13EwwaugsePXGqC+DUeYz0iz6UWuIp2qhtQTXO2livaRsoOnYTD8zJ/qKhauQc5WWBwjgWmpr
sR1by/pvz648/i3u41WL+b4XTVdBzfYFmLx4I8D4WA2BOV9B7IZxmIYCLwOujl8zq9GXt6rHzj+a
iLgm8pjOZhbqK7vhwiRbVfCuAZ+mbgiWmYMh/RzsHRe+Int/c4OG/V9KDz44m1Dr8TpxPbjJNbBl
xPER1+ijvgLoY23jwsqy5HAhjeYWjAPGV9KvRje6VxvccOatkTIG5s0Y3kN+XqCxhHdQD7+T70VB
CTZoRwFe8WLJqiMk5WxM9J1400ANFLaTimdk/ObzNdbyGhnRs1w4xkcxmbHlDKyI5OHckDtDiVC5
AuYNfuXWv76uD7r/JqCSdS6OySVzauWZs6yrE1mQnkgUcG6pGuUcy9ONisggOhHsVpZSoLcL+AWK
JgW+XcyKHxhL5f8UIk9/hHXgrL0g9L/nYmxuNngQHv3mxmuym5Mjvlwm+e6V8bsDRLuABXHNjmh4
X6JBEDdPCPmT7ZVnloEO7I7LYoh4NPXDQpEUEjWXfTicS1iX/AuP0owGVqVIlLXbk5mSoxIBDYt2
/JcjrbCsoXyzvuaH1rDr4GtTPYqwgITDS150hinbtCwXnJBmEQa3flmTS69BDH9+UuJkHXfTvNrN
IpM/XU1ub0O4R5VNHWBk76X/piNPiDCtqaA1sRiMi+YwMxvnq2alQuvEuRXNsliRFQ1YiDS5AOD+
yEKwRwDeqMicyZiiLwA0CQC3FiCufKFJsttOaOGIPh97lWEfR6cGJTBgtzj+wFC6F5HhxUDTHBsO
6WoMEb/kQ7yBrbPQ9wkFNQG2eKs6jZuwftQ4QHmBhmwHbUsr8Adw+8UA96PW1P2hj8737T9YOSc1
bzyFXGVpTph8ln+WC+UKyE+KevUioJasiPGBQEd/Q4ZfAoPbLaFelzM7/AbLnDWcIfkfwgHAR7GE
2DKUsXjeiWQloMu0mwDUB1o/zq/jPfLRJjnG6LDUp4homWEuv16jJiszg1NmOQqucd35yoPuJWAl
4VQMfOUhiRnsFWj7METYN8Ka01uc//2R6O70dA2JArLF5YTCwOk/0wnIoj/rBvpQUTdVzuAf2Lmj
VFRVcdjHwcuohzDXy5EcCpFW/mTBbj0rTYUJZea7aNkj+Fv8jvbvEAJfOPg58jlixTSQow0JdODN
tsmh9e2qg2sfyXaYbjqsIXxkU689IqlMpo96B7NA9cvzPVDQmU0TDijA3WWh8YYHE+BXz29MU3TQ
cWMa5lnauEAEDcNtHjUj7F+oSaW5dEXqEYTqSj4eisPdXg3nOHnv8gXUXjylOqBJuOACYbXXjJ8x
80xglHFeel0W6Gmos8+utyJITLPgOVCSZYxiDIN/R0pnrrfVSxbkfoQh34LtbVFnJPSilYHcXnxA
WLslcrcXc9J9qoJydHTFWR6tmUg6Ih2Huaq627IQfo8J4ohWM96sD2mBP4LZ8U1AWy+T8tmtBph5
OkggrW5CNtEc/ouge49NeemXgcWZAGooVehuJy/Y+znLWlWgujSGEyxNdmbqrCnxt/RSAOmhxArr
IOgtMJpgcqhlBip9e2lTw+sTcT1xcSqEbXD5eQ6ZiLvOyH6Pmd3Jz7PenqKB3DF4P5eEn7QTOMpT
20+lruo2vVWvZRXi6GvpY/cKsQr0ynYQQJsO4GOWIqTt6cubC7dezxDcdx5/PWLG/sMKSgqo8lN+
/YF7qJWJ6zRFH6dUzcyiUbPaIUuG0kc4eI/cWlAEgjnOl0gNslRFOPDvIvbjm/X0dSafkdknNGHL
oaufeYYAFvpOpwNC/vZrssKw4g6aZ/f1+dKbGSLdf8/dHktKMuZeMPUxE8CBTSjAvUrloXpx5VFb
VWsofFuV/z9veco8MUkfbn6g00dvCX/Y9Fe0wBEMUicRE0Wsbd1ezYmF2fJ+XLGolXnrKMvmIrkY
htNSvGeHawix2OeBALpK6IK/rHnr4ztQTpYAiGPH/8Kpf9NIs+EDiPL362TwNVA9Ugfl5pWRarpQ
+NP8RRuznVd54evccEVkFkqkRrNRXgTtoVKmf77Df8Rj7n9sR7IosgxKs+XP4dvqHag4ZDl8Vmiv
JLZSIjpm/CqiUTjyC2yfcdme5E+jvv39AGce9KxLA0h6mu7mURgdLCH58ovRaGK05Pcj5LKQyT1O
6rjkhGzkPBQGdd4UbxPG/zsi8dgI7eQuP7Tgf5YEPsxPmcw1snZmHE/QxDRxA7QKLYgC17ke+hbU
kKIbo2X95fCAbSIAk/IhKHEJTMYc/M2rMwljFFUW1pQ0Q3PeGzKqHka2ZUGgFEArbMhMIyEeQigZ
ImH7DsgivH/MlrcSJvLKFSHE3WgtVk/WgcOJJyoFNKJ43p9Bsg/xer3M1LbwPcXSSeHyGRDk8/tc
61fYorrW8qIPmWadB3xy5DU2VCfomkNaQ0bef08OkWfDLksgfXDwMwXTZkEQxCUlEcEwuzm6yi+w
Hf437dpjB8g4ZLMGAXBhnuT8CtvVnFJsp4T1E22QgRQ/1YnHXT0ddQnV9S4/d+0E2FT3B/U/ZeBx
DtMuCb3oVX41R1CNzn8fQgOxoFFqqLBD8Eey1Knnwc+P/5mNRT9QhtPOxZ8sPHOuB48g/ImBK2Vv
GgYH2rkY0URbJLLKhdpSd7HTQ3dTJi6XYnHESbZT+GYQbNWeVwUqe+QaASpp7BYySOUSPBMCTkhA
s5dIfG4xrQccPAv2evRQrDXWj/1dm07at31Kc6fpmAoDrZbkncKTJF/nRGDx/Cs4VJJG1pYy+zR7
teFO0TKMnidfGZi89wH17na4iLYKfA/xUJZXY0LecSxdDfk5OvYYPWXfaX5vQ57WV/2PgCMTZ2ju
OXPZoncWWYuNf0XyudItF2DiIY4zwm6aogP5oj1eTTspGRwdmQ9326NztYWKt8/J9tuIP5RN8vQm
z2tlSQp5XgYvyknk0WZKWxTkTVsN7ongN/iu13AME1UV6MDWYd2J7ctXzx4mnh64TJwIMwusa8i3
mn/xDx+hZ83QPREUOGdD/DmhKFtXn8een64dorU1HNvFaf5Lfaf4lAxWEUlqxrEcvjMzdqokyp+0
Qrh93cRB0QeYuiAz+dbbQg9bFOH0V3sS7vXiJ2C1bmzkVbyO9HBFCLQVcx6Z9/dmoi7HNXE6yeK3
t1kREmiUI5FxtCvXpMAcaWIgx+zF/YbrGUnEd5VsU1aCF9O+2tHpteKmFRdfxF3qhyl3BBarrtaJ
HByOIlUzJx5OUgmxeunuAB30fT3d4/2h3tEU7sodn1LgciJpZcVOhYCrJ0rJHaGWwVxgmgRvUcYz
ZjYd2rV/3+EE0pGW9UQbhMRLwNPH0hIN/9Jl30D1C1qoiKtAVbWsSKfjs0I0Xy5v49tP6P9coFLM
O11ZbWskTJ4D9JR/dGfutc/LeSF6aOrzYClbAKvHgbiKmNeM/6QEcxZsmU8VtZVa1OMcnmqfZ9S9
g2K50qpUemvBnXnd2oyZ+6Wn8cl1uf7ve91vrYsuBMwCTdJDTXE4bEgchxr3in6wBnlpa/AUmblG
i3jP/Lm2Hu693sgIN1BGuhm8W2Yl7VkSWce52dwX9Y3/7ElwGOx1DhMGfRcnp6mO4Vwvqxeg3bQE
WdxyDaVNS6c1kvltXqgSJZKXGGW5s5Yqehj0Pru4LxmKI0ygZ5pJ/V4QjBJL4C20/gexuw/LJfDC
agvQpnUjXE9I6aLhTfEOCZqZHKltB74myWMnNj0BqKyVQX0Ptz09r2R+CTj8uJg+Md5qlfiL3Vge
LqeVbCz2qvJQPEKQKhlB+0Jb6l7pr4W7cdmzE/sJx0sW44FpoE3E8bpdYFAHpJ/Skz6jbrzGXwmR
tQSmmwNZ66RI7feN+9FL3tWp9o7/++ME+OB3ivLGD8jA9NMMw2gpTUj5+76cJU/OgyLKLvM/vCj5
g9heGF3H4ajlCReKIQ5SOPFvmdF6jTGSBiPa2ckMpdD7ltniZ5Wsejl5d2PXOYTJacYAcCyHb3kS
ak9GxLbH6ef6b3cKssfrWJ1UGgFdNqGVQUsQVPt02nR5GVf+XauG4gamplKSUWI+hWlQbQK/CMnZ
x78v3yIFi9hzVpXPUfVvI1/PxsW51862hr54B7015uV8tjt+02l6dwK4R/rEVqefd1stPyqPoiks
7Wcr01TPtsxrOcaJmH1+iZrygdrV1AzxGRXG/sas7BTOij1wkUH1eLtMkxdxH3tzSFCrNiLcUgnt
3HRE/fj3PId0hz5YVWeQC0NwLytoACmrsQE3vsGG0dFGvuFG2vCcokOOgbTeKJw71M1UB8WNCziO
Lc9MQ7hbVjyv/fQyDf7PdGzQRVyFQrD34+0arKapOwDKsVmUfIpLQLOPz7drYW58ZMhjrIBEC2XU
2/WDdIiSfpX1/OZEp02wIa6vXBKFhxMO+Vs/8ryd365zJKUzJ3lHi9Mon4ZLIjl4PJUEEe1Yi2Tr
VUV6lxIvVnqE3tXUgSDb8OmE0xT6Esr2Jh0b5/lrFZjCFSd9erf0iEEnpNzYUzVD1YcJXvuwoofV
8d75SvvgEVxbtVDJ97hsQDlvi68QCQBHbnnEaxwC1xhD1sYBRPx2Xf6Xl7We3qNz2wabewuvxwcH
B60qJf2fhAEbPmW5JtjtH644OBWCwrVrC5OCGVy6pV07GqzIDDroCIJQmvEA7yNZpvsEuSP1JarG
tHGYGzhrDuGry8ysWBUdhb09SVRL8o5WddUuNs60RXyyIxtQdNny4PRaEeJwml7ajDM1dcCXxF3w
o6fb6dji+WiM2vq1rcZc8OS5VSN7i+njQ52l1hc1t17Z2Fl9uJRpeQHS6so/vZVO8wYgMI9YcqxY
yT/T3Ruc5zKwaCGe8XJEwiSmJHrBRfOQnqs0TkKihTO+88goj+0U4bpB5zaOnpltUL06J9FQiiYp
suu0W5JaXdMnyAgRadt6EamCrCEsR5fc/IIUE0TNNRCdN9EmPpmKuQdXITxUP56uJ2ShTXYUgNpE
yB5kzU28thKrOoJXjTCSib1EdJJ9SQ4xb6bFFWSyFvn8daWK3GbYRtlBs9VE/bJ1UBkqce6mvLlu
9GOwTHa4p6Hs6OVDbVe6VNHB6ts/GvU1T8w3KziRR//NxmxkZElH4Q4aqTrPlCxHOjgaj5hCu8zl
npsmuEl43PXxESIIrn6efvxKTLGYe/vdOy8LBh68//XxrwXMQQkM/j5U/HmUVSaeLck9IqNXnP90
OakXFHcTyccqDdtl4Emxf4o+A/Jfo7WeKl0e7L746LVLJ1GT0+XTqcG1VP5FRPl62fBnnuvfHuep
UzJ2zj3PB6tEPzQN4jpeq5TP4V1pPgssOGQteYkog1+mPZSS0GA2KkFCDlpyYj5WKeI5IqGn4dQY
O/J3sEl+SNntqESsxOUgW+2QlW0VTRYeg8KFeySJ4PNQMoyN7OwTtxsXgI04m/NmQZMsQmHwqB9Z
0nClCmjlSWn+vBurZ3/6MG18MJHd8dK2bkqzFIbrOZRvPBkErvClNRfmKZCEyWxVtRhOsq9w/hPU
zM3fZax7ZEhKcvw57GDXVEAD7seSCFQHpb6usunR3dR4gfiiYF10T1FutdovO0P8q5v2dNIN2M/c
TtmXveh/z85j3DREGR6hr9TO84wBUwRV7A+Hrry/FfMzs9g7+ao40wNBgG/oHIZ4JJctfVh/UU7H
zAS8s8y5dIh/4wBEp7c5HfE3aPb4gtJvNVY+11p6BG5oabe9NzBsYcRJZYmXDeCtTehgM5OmSjL7
yGEzF7TSUR7hPjknBvD9U6dxX58z6dqdTCDC2M0ikdcBhjb/rD8r4uEqqNkWs8V5r5Mm+XY0naJF
qPQDDeIRA71vvzNCLzgrPu6RMBUx4ymS8TqxuwpNnbtdtDA/jsV2zB2uqswQMUXUS5G6AaDt3eHi
+T7L/UiR3abFRyB5BFhrrvSxPQhuzoTezExkgnuFRFt8d290OgE/isLCdDhBRZibwAbu7rtNxTmB
/XWehkXzd3Dq/OJHtsH4oSHUXQbOfhrdVaxtOO6OxtZvEDFbX2evqXGnUG3k0GB9WvkuKGdTHB5h
vFo2JnwDPDlDIKo2dZYkMTlmx3SUDkXbrhTedlkIwU1IOSQV7OuJSQ0GD0fHX0S/uVfkmdPBLx4c
83h/RihJlRA6NyqxcTqAxERALalj1w05RIXw3BoZgyQs5lXyfY592BhjXBpfqoMrZ2ZgDxaJoFaJ
vmFlnb8rd4+GnZ11tr1xfEwa+f/g3RiBwGKgF54ssKct5CA/ZMvsny4nnCfRMKZxZ9wDybUUARZ8
b/dNc3eGgvAIWVffYv/L6XtJQ4Sj5nmOubiAq+TaYifNhH5f+SysN4Gie1YzHLfkTyf4FGyUZlO1
bMhDOR66IItdluSabNXzV2mzdAgG2zQegF3KWdFilvk/BlXT2ciio3mJqnNXj+CRndflUmRvPuBK
nfQGgcnlZa+Fj+qUzqkikWlbphDCRIYBs2emd3X/CpOvRI19Xv/quVj6A09UmjQSCDxDhwGzdFJr
wltqQxHxy2y4erQpV/31jMyz8CZunPNYO9Ve3HPDrnrHAkNFMYUjUHGUkcjIZUjqnFX8ymv2YKvv
szRoJpRXFVIg3yHMVO3QJUE7jlT6rVLzGKA+0LQZbT5UtRP28rIW1GaIvvEGo1plgzn2Xe3M4nlp
er6yCe3VSUBEzk/jNWSO2/5/JXNldFpN6y6Ho31zx4SEYVyjXcqYTHqo1e8rEl5Y+roRpqc1CRBY
Vib3OOmk2YUhMUXKXFAjc8CVJpnWJP3+W+U36rfAeE+Q64gf56ldqCdqpUUIw80Gf2TJMw7qzhyC
FeX1jU+XVrzu8aaYLkSffDXK306pdoSmw1nhI4OhHg8Xlj1wtVSo/nh76SJDlENCcQkHaBuFVDG0
GXhG3IuQikP7gSHcat4D+pIyTiD5/52OdePs68wB9qyvaG3zcTCI6IjhyLfvwDTKNMbJZGAcF6Wq
r64+j/lDN/rpSoXUR6/vrbUUVu7uujnt/12r8ax9Xzlcil4yLfV+0QhEK+S7LvyxDSYShtZm0j0l
He9dhmWax5ErpgyvWnOE85h1vh7thdOPQeYd2LuoDpMc1TxVQ3wZPypNvPr6M20QpdHHIXCe+x2r
ycq19ewd9I16XNjn8xSVAXMHf5UmdNd5iyiI0jkgwP4tRNUpL6XEYb0pAdPmfnhfbl8idr5I8Cu9
fwpxWSRnbPtekLfVh4TBs+SlqXHr1QW0SxvWw3I/APp1aQ+sMc/AdwfgI6rVm0LEGuYSLPQYGgcJ
kl84SovYYFiP0Nr4tx/zCFpBv2xtYcWfEXgzKkkI9LfjuLIxBk6MnHxpkdoSIdZKDuhmKd/LPSlx
JkTqiQd0KAvpu5ivMy9Zec3MqRSZVOsSN/yhYBD6bQYGZTAwRIELppEEsp6g/i3RJVsyr+Z90e0n
pH5OdUYFtSyH07Xe5QF1qe6WiZnwwYk3xt4rcrUHVFBxw0hBvV7Avy4d9EQsW5kXlFV1dDB0C2LD
VSeA4FNBm3dcB1R1Zu5KgxbSKO8xguKyUpyhGxNH5GqfE9qcg8vSu9FHP+4RRTM02LBQqaf2QKb9
UlcgGHOy5q71tKT4a2lk+Y+0U63ASs58ZsJ74Q298FewqEKoqocyROo5qdeqh9A6HsOjYMOzU0rM
4qVcwkgsaCTvYNryJOn9Pyqb098ggcTgglGLaNhon6q+Im6ofsDeEk93V2AlyF6UKQyGrLMxQL7O
S5etyE0wOU+rFZvKqEPIr5xtNUAkS/+Ks97N/CT6tVcHsK+ubegdwKsIfsai3SI2HR+JOR+ot3bn
Os7ACYPLtu36ayVDMklnvvUS5+dNWIJsn5OIZZDXeZfnHzB31ppp6kj8lzNO8j2yo3fGtr2raxdd
q00tyCqvUn/9lYZN9mhCBtXL1YbjfSyjOJhwMkXN9qE6cUpSbx48leABT4EguA5pLzk1P1wewSH1
zk/edymFkKiqwnfB/rWDX9J1pz7UeTQQZfPt1CsKfn+GFTErpVecJJNRUv8GT/1RcSysUzM97N4j
rael7aCf2iqDHGgYjeE6xAnMlKFILRxhh4PYVcz/v5vob0O/2ue9XXUqQ2eBVdlyEtIE+QVHt5Kk
0uufdRo4HiE6ss/oIe8OTUC4VRRjPJmie/T9TWRBXtmxAuGTw8qOz5H7769IyPTdgYfOMZzK/aOg
MDsGPh/KmB3oK3S127qElIBJg/PVTDmQXhDH5spkNc9tQlVRQ3QPHr2eM87Qy9/0xCuO2z6PZW0s
flrq26xHKlD95nxZc9i1/D9xKjmY3L1NW5u4tqEwNJT6yirOvBDMR2Ti+3WNNNh8DjBeXlT1LVFS
nAELtqkbGbBuOD8kUnVhM5jGHwpNgqnUGlZYsAYPYWXoIh9QzLaq7reXziJz1V2JNoeuJ7HpULnt
ioXsLBM7AYO3brujJJ1EqbETyq+otYvpDUdK0vdsd/PQvbZEtiXWUsivsVQDA4U/DALXMkKo3sqn
m+M4nLgDSHPhTt4kQ9j5DQY1wnrKhFpglFWOBt+bGdwaKYhuArQsuaIAKSPfLuofEkXnSVOeUNNR
TUKMjZwbn1rTL9iToLwX0LEsvXgSzAkysJZ1Ol/5pY9UGowQVGOUjEYb58UcRJYfiHkrTQ3EEwzZ
/1K501CU4tVVJ3GG+826R6pWDRVvIypgEe8IUtI9cVldd9rNrqxoEV8JreTpyKqvZ0NFuogJ6VDH
SXY9mNWoGx0S/UjFQYBpebZCboNtafyCb/Qr5ftTK+Tcy/fxNOvyccnPFzRA31L1W/7j2MHtcPG6
LtS+Vj5Av4qXj8scpxnR6lVm3uNkgEO8n3MDXPmKRyfo3LIj5NQF+Ko2cqvSNiZep0/OHbIg3xok
AEk4+4Wlp3su3Uss/ANtVBd8j/ZbWpT/Hu5pSkjVtZYAh1JAdhnmtbRPRSxBAeaX0yzpeo5F8aWL
o1ZFZicUakatcBna3Wlz2yL5Wmm+Me1dQI5r0S91qJa8m3V9YsrhqHip03Io6nxmAVODPUOcfJh5
1CE3eWKfjSpnJLnxIN9YVTmUuZW0RFkvTHA0uOIJYcuoamwMe246hxT8l/k/XeZCypxwBQCbcEDD
f4vpubN3Ako1849ECoxGoGOxC7r0V4maC70+mdoXR38CJj+9vbmFVWUzi04xaGX1/l9ZbMd0HF/6
xyT3tSJTgPW9gCG1rx5OPX//rjyakIIUqI+u5WirLZxv5uFApdinxf9LgIvx+X3OxXcBYUhSNkLY
g+wqS04j+prGT5m4uOI2RDYS8qzKomN/kBX++Xxhq0F209WCv1e19cDEcJTAZomqXtqB1uzO9cI/
wLmKl12G1vc9OEO4fvgNYR6x1wRWnjMiL0jovaQ2PsU/rMmgFoQV0Ds0ffR7Kx8V/gjFHRVZVOnt
SF8Kg6H6CJdUCCt2YpB6MLNvdZZXTMTok1zmzOPnYprAHVJ4GbYVv++sfe0K11/ir3pRQrU8s9cS
tmmL303tTjBjzEZIfwT4ekvQl6hwzy5Z3+X0wFApoxuoFTWdg0AFvY2HHrVDwuKZ57etyL0A9Yg0
VW347eAUORaUJ8O4yuF7qj3MquqtxNTm9pXEs/RCQYWeX5UDRhnL5DTybdRUOc9erFz7UxdIA4bk
rC+MZrxo7XXLSRsFUfYxXaqIIuZ3rNNaIyZO9xfSZMOal7L9QTV5Dg+hU/aZXsRQq9jfmlqNBWwc
EgZilOTH9WdoIbXXkwpI3DQ4Dhqkw0KmU2oCOygtvyEOhN+eBpz72E3EhF7K03o695yzo7X4Mr24
yI56CM72i41491+Ufgu5v+tJhjC/GuXDMakG4JldxNOi6baA1EdtW3LY3nwXbNoyz5KoKx9TefHL
EFnTKnPkwG07imorcvqFf3bPP+ZCxoPuvXbvVBp4K34+sUwExIUBBCrUlInLxHSQn/urjDK3nIL8
1vsOHvOWaBKiGFyUBZw7iMxMOzU7lTUnDSMX8V/Elr2NPeEjKZ/sX4r+vSgWYPqH8QiizuQqReSt
Owu4KcfF2nNOQdusJaBkIGobkm46S5Kb2iaVkNkEMGL/8fjgV4X85Wdg7gpWDizz2Gl2l7C3cPPQ
zwxmpLSjSqJo58mMHSfipmUyfSipDL69xcv0NKg3YQhzwBiRYBecaWr/B6stV+pVr08oxIO71ihT
egiiMOllL3bg5P9UyzjGUdwkWjfydXfZxB1VMaFXv6yYWA+5I7AvRfSSQ/IkfRc4NXj1cJE/xVLA
K9L9+EmlqB81N5AHSsGNblgOCVFOVKl5A7aY04OtroTA3heOvsnQWCpOIysTAj8FrCCuIqZDd01e
iht4UtyxI1ithA+p7JbfJAKQ5p/32h3m5tdz4vH3hoakH9YMcBk4PppkhkNBtFTekQg2k+Lqh0zh
iBZvRjCtnBnVa5jEt9rfC41s5ugNnKvQxotR43dmbMYN+2zgpxI/MSkK/bTVtWUq+l6tqXRp9E5b
Uay+7veR5haDoJbMe5u+a218Mqq5Gpgfy+RWZdzG4JCE3QodIrQdhPdIoX01Tl4MA7/32XTabfNL
q8/2HacYKt85vOriUmdjAEdaelcOKx9OYQpYgweRHm/Y5d3Fa48sK8a/AYlihEzEGWHb+YQPXQR6
bqlOz3Aanpj4juwcGc+mViJwPzcy5+KB5SD9ol8lntNy2XzHKMdSGNJdNHKwjKaaj6kU2PHntlqx
UEyn69noz4iWvdWWnUT8AxH81faOB+WHjq2H+N/yxFj4/bQEBj6KiIkMBvJjr1cH207tkgemMTuH
ltha0yVEWZokmdfaL/6GttrqU1ETrr5hD3R+ikbT024sLFndWAanM91Wh7E+Bn5jc9vEjZZJGivh
0yVfdfoqx39v74Y4kTkC9k4AllBZuqVY4UzzR0PdMmJNZNRXaJFLA6uLQjXzX6xvCOMcS6i9S//E
Ja+ap/f7D9N0zwitwap9VJo8wWGu6kpqAWrdIORm8Swvla3NgudeqxGy96FU78dchO9zPTZFCC+q
gY4wEwKlbGhUHJjEd01czkbJlhMzWAFKp8UbKOEchERJdG7t3Jj6uAOyjcxjBGkDlwqa/+lPznqn
m/zpK/+qCuG+/ZHS4Y5i3+FPgiYSNCryqZlFZCDZAZnNS+hebnbRlh3kIar1oUrXGgOdtOdHjNQ0
Qr5qo0uSw4w+AS9VhEGodiMtuY3+l4DP0qeMD65FI7szTykiVsYDv0Bd5XN3Y/kb6zZp5BAoyq0K
eXm0Nebp7oDwybTazmzZpxcecIqHtrtO+tg9/3DHqYyJz4zfO32qDTJAQlwz6nqnFB2npzvIZxXx
syL0aba2OHHMu/8lNg7Thq8x3Q4qil5DR9NaJKxpF1nn5LJxVlgh28hY9W4Ckk13r76x5XMjVMbc
s49oVvs2K3Yru6ZQaIZ6cWL+J0HatdnNJcGEdn2gNsyPJ5UL2rUM+77L0+qx7O3eQ2u9LDQ3HEmy
dKXcnournUWgRCILXfE2g6/D/vdC1yR2mwkdPGzzkmbzhrqmrxTmzD5RmdD+393kTs9hRIc6G84X
8QjnXAR+c9A4XtuD4IPQCGhaMKEeLMt/7eWtol/s6N8A2E326WHiue508FfHhLZHAwpKdhkfbXXP
fJErD5DylQ5IN27XbHBfM3ZyKKWvBKpiTjcdyjT+m639/99axPp2QqTJDIt63Ay98mn4xK5YMH3a
ymxNztAPUwDsW/6qsg23VTrn+ro13mlOb9RxWIWgejupjkCVCaLGMtetVi8PfiVB6K0FDctazeLF
GADK7MrnngGMCjkvILQUNnhI7DGcoKQFw0JmwDdzrbm1A/wFsSFM2hxzC1xGO4gm7hQfVjweMqrj
QdkiuRI2y2gbQLFkwgXmHZzYMy9muingKLlpWkcf74v2vphsdmQfAttMrY5mcwRQv9+BznNZCVaT
6+y/uxMhHtFIYaS6WGiYxEN6jwdPBDeqJ2I7i5L99cKPOzvL6+HSFkD24/xX3YQfGURKZrd+fE/j
05tEdATP9dvgs/0ZzKscar/LnClz5pCYq1hZoc6+BkYYuVqKCa8ZsgLq7Dp3Cb36H22Q/mHvLyWO
rZXaF/q0NEkksBc6JpmYphHQunrQ0O5aG1ummw6z1Rbse4KxH5lQtGsEINQkuFJpn3qIX/jnHGcy
ZcpdWT0ZWnYeNYhcQ1Qet22dfLVg8ymyNnk82+RpZJZq2XB/dGXuRunuRpH32b7vri+z34ffiHUS
JAP56W3TGlCd4t6omoACWeE/NbaGlwxLn3j33191nxJ+aIo3D+2cgi7T1RXk3vrXvGhq4o6rGV3k
IMqbOT6gw9TNF7lnXcwzdmDZlFrz7rO7UeJFsW1L9tvuERb1Elfscaeb7ld5+ZPgDa2Y886lVCcu
YuxOQjcw3BPIp5Z/ccOizJiUlgnXVRx1JkmC5O7kPzNbhg2ZX8FQyFyRloTyvRJWs4O3G7e/ZxA+
SgzaQwNWAi/xbD4tok7UJDMcT3bR3jQUrUMSQBHM9wSuEwHWY2eVNQdg5mffmkeq9sc+1BmVKlbx
SgVL35sXIKDYr+D3yB8IaiQl8GSouRMC2KMUJOBslU/zcf8VnupCwtQ2qA6sK3TTRLlK+aVStfff
ogjg2pboMjvW/GWw4xfo5V1nanPn8gsMBKr6fvG/f3v/NVcJ/rQ407FmFdUUpmPEkcw1C7va2aBq
tglxYsave2nMIOrKxJSthU6kJwYB+5KoG97ErXm/f7T/nEv/yTLms7VP61ttynI+1AxLSjk1VSnS
iNclpGLYHWBR0X33HKLkDubLZPtg0+jLihMztwkHrW9SZ9+Mii6TFrfAhWQb8k6mVbn1b2PBoKoc
QiUbMo8kkS/S5aNZhPCqfONVQyNvC17sA7LvSzaYKEHbS/g3xQv0vdxeKXDG5DD+EHdWMuOVV577
4HoS/RkzZ328lOm4sHo53KO4dOd+qkF0U3nIDZiJRHkHnuDiQb6UGm1l1uBjKNM8cZJ2kZ1yKR5X
S5MrfJQgkXii2Dy3euztpt/4o7NGLs6Ng9yO5AdUn7bpp67IXRGnBtzaGouDvlpa6rtSOUEKe6RS
RmQ2N3mtwfUgZIue27L6M6r9tCeIv0pZ1BvFCFa/VeIozy/AoZ9FX4jrh9e1C+jWRwgfCDE5zXiE
r8S+b3mnll5LtKxHuvmkaSvCQNQgRj9nPrGKz5HUq4HZtpXxxDtbKastneCkRQSX0NhPaJcAzM4R
xv4d9x55DYeKjzmhLgeFnmPjImepsiCsV3IZ/oloiywoi9P9WxZ16DumYRSc+zASRN5Qr54V0Yie
va24jRYvVbaNVdGB7Qrm40o8dPDxgwpqsJmhUEzIgQahRqV0+R99gKvQtUj08FVbydrFSrvPrDgR
h9PbglSmJqYoEwp8bq8bNthbkSjdz5n+Kmz175IjRKG+yUMQXDjm6rQR1y7ZeCTkeYw/rtO07GIo
Z+wR+KdECt3kJ0x2sn4qfejnbB2Dm3O+ZTqNjV0x5ZfEdYrxhMstUYBt0fjBTy/0L/u0PgjWUtWK
u5s9okpITz8FCvZah9AxToWHvp9MHXyRCz4IGOX3o2ItZa2zLIngjgdlKbt/1ruQnpGIuf8hFc35
Tv/uA3mSCsbVpa28rWvQBEHVNKEG66D3fBR52BoM0j2ymF0NaNw6wgq1zD+9KDOQh5VYeFiGeUj4
0US4q8yHEecyhX3P4PjjixNR/qnvnFQjOKCVrs4aSck2DFUKkgxT+C2txgKyG+WN4tX8fZHFDrLq
IA7rb/rH6oo7rbuWTtLr9OWLHZk12dDL8SyhhpgAMYSDJnHgZ6y5i4ytI2VVMc9R0Vp80pify6su
jGKVJYdxaYEB3ccP6NkxvMYBwnK1NvH9ry0sadDCUDmTQNMsNku8S4x7BZIFSBugVqBHxasZzmsG
29/3k818CTmjBjmT5bgYNy0JVO+ETCs7JHGOOKmUQnuZ28IC2/jJ2MBtKIr2Bo86RG61oo6sXmDn
j7VROjRBr4AbWTGpfJe4OaOX9Z5oxKEOWaVPzii/SDmHavd9PWnXpwgkqRxXPGZ5TUB9Vz2Z6Sun
UQhdPuKCzFwXtl/Fs5/zCiJByz1Nw/H8khE96z/xXmTYK7sdcwb3PnomRtx7eDeSgWEP0JzNvN2p
0C1zRmLnl5+Fl8hygxMWV1cVCQXiUt7X47KO1w6dDCicnAnZollmQEAGoOdE0CRffAp0nv/rxIGH
WBejU4WCbuWWvWqzRuzkBdhS/DE1Uc7p5Q1FP05ZNAFz3NsTqfPVWIw38EqyNU+2SNugJKk96MAS
6FCzjIiuqv9LMmfvZ0m5GLzOrSssOwALMHENxa7tuG9g5B6ptEpnmL+I+zux2HPS9tO2XyyNMmc9
1wifec/U37ItrUyuGhw0E3vEsnpxCzm1WO1Z5A6BEZNRaZ3XtePO5Me+29kwebKjbMP4i95px7Qm
XdaiH1jEqW/jO5qb/JF/eG5vMmgyaPxbocs1hVDKbYp4nxragsvjAlXnU5V+vMwhjcDym2lQ3u18
YrhlSJOrM4FtdMfxnHkxXmW4GWx9ZZfZNyKyFB4yj+I7FEAj9B0VyciP98RjqMU/8ay87A1xtZA9
kL1TYs3NYbE8LVp9cFUAl/Ak784NdHMVVQPhb9qhxI3u17LebAcyOqhtRf+h7E6I2vjP3xTob5Qn
mGI3xkpRdgPGbYKjjlEg3wvF9iXNM5ba+XcDu06UdcOfhk6Py+G8cEkPNJ0gDpchDNAOawR0RxpP
NqN/TnRwM+Vdiru3RAUhG5ymACtp38cLC6OxtVB8dkHxBzptxZn4+J2OGCIGWGYFR+ZZztujZxgQ
Jy+vIjpOMLjmxGiZNxx2WrMhhiNiWdVNzb+vA/2KMRVoGlVovW9rdN0VBwxduqqCqrFsQXZaGqpC
8MqVzWHu3CAlU6DB/hKS3cB6SaxD0KCSimOtK5ZK01kUI/XZZLKzD/HlkihKs4UJ5cjnMIFipTGx
p5TBr0kNhjRPfIGw6dbEJUzenp41c48vifBzG/HEykxGRx0aLK/5J+0u1C0lvFwrsr2bkbfqf1Wm
8VUcSQXfLwTk4sGV0QFhC11sHIhpu90n2B7AaGPjMZndfXng83+IQfmTFzLGAphdQ8jemFrxuBT3
a8LZziVF+czl+qGtMVkRfAU0ZgPuoJA0wZCdZCVWquH/V/zgn5SXi9Y317hIAApO9ps35asV6RQ8
H86g6Pz/y1SxuycHcMpjAuT6gNUKSmeC5Dg8AKQ6eBveEdWT04lHygVi3cD7SIkBcC8XlbIXKfDR
uFnO951KpUhqor1NCti7m4MBTIlS4+oegvCua2y+NVdZXmdAydjECVN8cqFbYDDdoGTzlAupw7pD
gI0jHNGD4z/CfLKSnjNcjKuZbr8AhbWikhunSyCf+pU77FH4ANYa8dTgrEVypLXafqwhWBAVnA0G
0hO+OIzuw/WYgMhqtTDwUdQhTGMbfj05G/YpgoCdLQM+/poSSxnV/wnHfinAb/d3pdlv0pS1dWfI
UTILxKBtp9fM6EhVyGuRmjZOEHEHot4OKev049wQBW4NslXSPXrEvtfZkEd8A0FFQH0rYUgwtvIg
9OQkCGZHxRX6yoFblNxpL5dbSL4eSTQwcjJMpkS25AzNKVHeSkrm8MPpf3HqLJRkqI0PKTMyh8kD
FGBpBGyGiDzviR0goFZfqxCRo+mON6dlhf0Zavd9ZQmRTB2j0AuHQJTkLgDIU14Y2TfdXyWGkd9n
brp8q0JIjpWyMMzi/Bej+3EPTypVxobakca1GCHlFMzkomDIUJhmyJ7JzvKUHsstpaOCpxeDdFxp
n4uCcs9eCgAWL4GJmAD4GSN3KOd+wlr+ARzfqhLAuiRQTpXsnlVfGZtJSUaTYl6UXigoMRwi/M8R
hJDS7N7WruL6xRvK6UNUE4I4DLqJadNUNrwBOnB4+yiUoQjxzS6eZhQiZPbBMQzs3FFASSA2KYGM
in3uPlJLDAfLQK6IB7uU561RrqMCsQtAU/yT9keXj+UcS02WbgLAtlcVfGsuGNa6gb6vEJiLm5jM
cuLgzDi9ZSM3hq7/E06lr4A5GwpWN0yDTwWyUJXFLYi4zLYKW5akd1tugFpf6k91XSgurLeA6JTf
QHvvNdoeNGxJzyiOda9gaoTi0orXmUm1IN9/5Y02hC2PEOVB4ujGfeStIv5aknRZLtCuo8sTJZJr
KLTNZpE/OsVJJqZkeXu4+7MAkNATaPY6a+oCydxWOv9g7ieUTilNGQtH483bQTStSefZ0uFKGIhK
QsqQIoJMm+0XFx5wExyjncAYopnYzqTN7LwNVT9EQzRFpJzR6cPYb+9U6RqnEOSj4ISNjBTRFmNx
p/yuWmeARzEA6p7DuolbOAYTzF1Q8bYJr/PJpi6csTfkYRvW3SIsRjp3z0+Ip/8KDJjRJoOeZrsN
20F/PgteixJVS4qNkqvQ/5eoiTfszATnZfSREFotcr84NA8NF2OQZlSebwqQpqxBLcRWm2yyU/VY
n2A/kVQwgmjmab3zfCuPoeQVV4M9R7z7jtGyffjiAXnbpcMSeLd1CsNKQoaXZ/LQbBgatPT3PLAu
ipMKE3+phjgsx/MM0tI/XXDrJmRHNOtSHiWkAAYcymA24i4YMKEkRdeIgyo4zYjwBfB5N2lRj8/S
HrF/tT6e6oSzdA31tFpBwzzFm+WDeHfyIrgRLVc9H4Q/b8l3x+OJ0FCrvHypFtDaDj8zkJQT81Vp
cbNfOUgqhT8BQbCL6lOY9SSnWxocifb9LTu5CdQlbR3auaNb3JqLvO01V/v/Ku01V+I5KE2Wkmn+
wf69EOEzhBYssn9NUdjq3gGGkryDRzX+nYFzB7WfKI3oZKHyLT4KdTXsS1WcuTzZbcVXXal1f5fb
6SZqS+cnoXEOr2HolPT0cjDPaM4gNXoNY3C5s1uwW5O42mS/c9U6dUcFwZruHHBXdqOAZ3cPuSd0
TWXbpYt7SdXeD50ENve6CYy6tImGRL/Knn9qwLo+vMUrbLZKjsyAdXh3teODVHv58YLWRTxyRQ0H
w60Os7jihLm3aEqIDATiW7mtj5QTkXl8UtzLwrmG1trPqynEWD6JlKRdEWbY6CPfNK0io61NAki2
D7HdfEJUyA6n6BZ8BDzDpAjAmmiq9T4PDDCj4dC7DCPOWt5NsiPn7BpNFHpkF4vYILyn2d+WDfX7
6XxVRjFiHSAxRXZNVQnDT+KAeDejx+SvsO8nuSC/v9pim3i/gQLaIhDz7Xv3i7BsZxbhixwDgfl/
MXjWHbOCxL0E+HtiMkQhfr+UlccPahMWOPiASb8TJLbTlqveNjiveRZUons243tn4rScP9WalHb4
EB8O/VF8o6Ns9xhLT5GllltoX1LD3KZInnB3cL2N8sdzV8xU0Am+bf0lR1cvpICfV1/GQ7h/uvwE
Uj4HggUiBEt5UmZrT0DoywIcildhTMX0PgF+5+yBZQ9+B3fWZMra27httoWOu1tW5e/41iz9Ytwq
N2OUxPbc9tVLTnsIWJRf3t5rB9Isr/ioefjg5Kdm/kc6WkeF29mACQ+us2qiPbZZ5l5iXXXEazAt
T26K8t/7q2Zr34QrtfbaGNBmnZ/TzXUWRUEUyRm31SN4HwzI36e8B+BJntbqZSvUB0xXAP+Ks6pg
+GmVQXbuwbv+MliRLsS/cY6fxLirdfzI3DJZQLMS/vw906zcuFEO2tQ3Mzwsi//ZJp/Bf794znaV
pArLqbAk/LGUvP78FjAlxBCoiG2OMBQ5a2u8soCVwLnEQY9m62erRZD2pyPR0jHCT/ZJ/9cUOhpW
V5BAJiBFgJz7GZMhy5VpvZHh09eatFQH9Qqefq5IfvjQRYbezJQ79fZXIHA3YfGN4U3mcrkVFjP0
xzYHdJgBXGyJ/5bSDn9lf6gECEraOpTmed+u34OL66QzPvr3Fb9fRG51UJe7ykAdn61jH+7+NsVa
3sQYFbs5mzELLNHKDJNzxH1Puhg8OVS15xwUccX5wmw2SNocBGPiAllIKZgzo4kq688jXCk2eTDY
MukiomAgfl3TjqkXKY269HtacdKPC6x2VKGgDPuXUhimfqyx4kfIexLMg5TV59PKzEEM/nzxDXwf
Iz8xggJwThLm6IMAF9KqbpYaciEaZFsklD+J3iyQmLOWI6Sw33M1WEeZGmonKzF+ax8XQ+3AgXzO
O2YL1VISpIcvAQnmMVpcMpDNKQNMMp68DFpQvmB7jMyF+VWdoKXsN4hnUBHbmC13rNI+DHxx7kQB
DjGrg49ZVADwUj7NgIX2Y98AfctkyoAAv00FDBNNVDFBqieVDBt7U9t91aZyiWDokLiU4acRE2jR
FBDwCfDomFQCXG16ScBifW2YhObFmz7gRloH3Pp0/Z6yPiXXAZa7Utuoi3I7Rk/P09B7/KOn0Bb+
s2IK8GInCALJRfr2L5vNeMmsXAnORnCdy6ejSl4dVkOiWczFdLqoMDyp+H5JeW573gMZzUn8fpWn
RpM+24RrRKVcBzfEJHlvchnbCOitFR7KND4NK+BzslrOZ+Enu4j75zxD3B+A4tuQxHJZL9gOkulJ
WNv44SC3brl050qYV7ZhqFIbNeHPmp/28NgGvAvBp9wSzNoQh2ysR9CyLj+9BFUR8p1mi55x2h5g
cZSKXUrE67wo5Z4CcZLKF0rmsjXoq5656R5oyMTDaxft/1GfIce/1wIm/c7E5bevFtp1JWCyGGA8
oTAP0bEkHtVLNHY+3K7Fw7oZhdZq9lUGmEXQGiHl+bSc0ERJWOPKVgHh/lAjeDxom5UnWeARSxYa
HbOxP4P6sTAIMracfII981ng0j3P/ApBThtPygrYLDglub4u5EGwfpK037fu6rY07CnCxdAzCHMS
pevM6vzt/VB3bpbEXZHpthnlzkYqPfQMnfHb2rpCic6o5q0bm3cJag8vGIUHPk2TvN6VQI1fWqGI
7Przj4gXt/rHR9UwWPTUE77NGxkamMFf2DCifGkgZUPWX5bFfryC6AUD0qM8DDxiw5MCeYrE+Yb/
qdJr4gwh/rfEbUdDRUJlaXFIZCdaiiufrWll7RdQJP8LHF2Z9wB/Rf5CHJv9Q0UJFe0idwU0FFcn
yJaWH3vdjAS0sn9hN1UV7IBMEYqY1qQ09Qf1nBQQeCcDcMU6JHrHKIxDrOkaNRas6D2N45WJloZM
O1Db4W3RuuRMdfc34YPe7Es3rVSCCrIEVN7adYbMKccXXk+lRH19BYqC+u7oWe/NhihKbvIN9yhv
RmObVor8aYbrYHJJijjXAyJjlgGnyhVQqGl310zqjVxoMqi61VfWW9NvFrj8iq27JGFG91Ij1PDP
wQy2XffAL1aGSHcOgFkLHhmk+FkP8F0RVY3gQSxdksumhKRdIdTiUvh6Bbx9IvZRRoQkmPys+4bD
H5ZTQ0TCelaFOfpAHI7g+8tSrClZih8yun4qz5vWJGp3nI7hKcflkTF0w0LH/A7GGBUVrQrs/AqR
n7MYJeqMS1GArTOjz82BThduoFFxF1hlWjDDM+dRe8vNIvzukkpQ2pnBaqUfP1Xv/oRI56i/0k2A
5cuChAaHg9CLvfqfUkoyUjO3DeJTcDCPz6SqMQYBcQqSEZXNTlL2/QHa+UmJOODIbpXdA5pQ7Gnx
5Wxroe9QozZTfmBQEuKrda8elk68sNUGsgm9IKzyQqkiue/AjdrFs0pDfXETEJMHA+SDC0KaynLP
nrQtihUxPHDWeEgINbccZ5hDql8yEgthI/gZXBXutDolpZhUylCGOg+Tp15XpVTs7MWEepDz83qO
3yN58x5C7Njxg3l0BIevZtPsNkYFIKCRyURgLXhcuA5CJfWblax2cS/43X2q1uF67hO1hJgvEqQc
8Jr7Xi1ge0sZ1aorBAz/9ZhR/++Qt9WDYVFraTyqqUEt53j734HI8uUUoyRLQpe/wPj4JCcsDSYd
0KXphl2DEfwQO+ts3myiQ6USMa8EURFGXVKqMQDUJfWVD67HOX6roIcsMuzywqPFWZQMAIBgK5dl
o9vxmtEFi91LCwv+tY1JW9g1v940hhd/3HizxZ+G6OUw2jOByjG2oDvR+e0WlxqAEqmh3QQiWDOK
ndPTKQCjX6H+SsPQZBfakydqK97P2n73hH00sh6fdtJ8BqWQDJ0xbmCHGmwEGwlmERNK7Z+qSGuM
wz8EEPmsHLIIbcJ26531cS9N5zh9icDwgBRV+IaZ4eTj1YP7XwZHuaVcWLbl/iyGO4MmWh2BXlhJ
OYBUflJYA5a47HviFZcu6NXZd8Yo6W1t9hlFk7nWin3/B8Ycd2i9laOE8Im5/w7nlB3tPlRQ1GSB
xDjX8PGHqnTilFhezAw4uM1IdvPfFZB9TmQuzk2LK+G86QIiQ6f07DwPVEVrfRSGtoNxYutTptbe
C7biwEhoQDTH18VUYyJLlpUzVJGfm/gsj/uu0UtXF38Og7TLDwDt2C/jEbhXTzFo9PRS680ypByJ
ESnxqWriY8Sj8bFTRGWvMFD05H4+xK3BQG5GkiCEUsEDLh1lRpVzGEYGTPO2uSL22rfYc7cOebas
wKRHKQnNEX8h8Q5qJUZ9PGh9skqUdm4LhWFBekuf1PKkrlIu5VjL1raEt6YHc54owfDsyZr/dSSK
RUA6z39FUOgAyyQxedurJVHyMQA40E3gJYPbkxPw7hWCX5ux5ivVH/ZFIwIVLQIQHO9VKjEeWwFO
AwLnP8inX2YLFekHHbn58e1jedSqkRlDBXu7aIzCFc+6Rmtk7uJ168MtqklvDYY68aC+NGV8AAsx
UYzWrBI7pI8w/mVSb1PJ6QcNXY8LVcJ4zJatCWq3sQkwUHOjnslTzDbWLZhHIDikteM9W5gKP0h3
C2dIQ8xwESj85rV0yIICkqaS7NjBV8GvdVO7D4CLRKFkW/i6ajvgdYPWIulaxAI7gcpzXnLx+Gm7
al2DfW8GIap819vhB6ktHeqhX2gMjmAG6MNTi60/SI++dCJM/IoFWMDXDUewUD8a9JSvmWSyEz1C
6hs+7U3xsTXHt51LkMGrLEYZxdnOHfGIoMW1AWPMrZauYuhQV5r3THo45uUeMewP7KQ+jDv/2cOb
IK5nvVD8UHBfl015ahthWJTfs4tQvLWIgeaCed8J/DuQysSIcCse6exIAiV3asXbIYwEM233qVP1
6P5Lyk7M5KbcKuL+LiPlnRUDAfpR8RaUyXwOMPwZjwB9KlJQBEPxcXasQpcZHoAbUVgky9egOiPx
fMWGPnUX5aX9HT/RkNE8m5jSgBThlc1/HEhO368MCHcE8b60gHua5A0q2biOfTvreFet0XgGEUUL
pgtbjH3IVbxzJ4GoJgP7OYo3yHYv8e+ITeuiDQBHOSgBoaD7qy16+uCc426vSB9oJI8xSN5EHfcf
+OT313r+P18FdbMYkuyQvkFQAQ1DmmaeCvCEb+vRek8lQzs+wbx2d25axPbQUOzRvSRvKjZ3cNAR
s7mN61sggycOOJT/m8sodfaST+LfOfz2wD5X+mOySoaBaCKHbdli5aRaat8/GyNN4yj//yysEG17
1fotvZ/QEtacFCZ65h0NnCEMbrJuPrpSrmMditVr3A7TJSL1oqrK9Ke7Kp/nsyJEMylau/gkpPZu
jFKXnICl+dpUS4gfXyVE7sLDAtUcNDijKOsXxV7a68YZbRSYVxuZ2nSKLN2BZhI6Gl6MaSWpKQd/
rrIV3hwtp2tdkd0TmgA0sMiGDvZ+FZaQl8CxQd+cA+YV2bcYeDCMi0Q8Z0Y8NfJci7kmHodLD3MS
z1aipPgyBVwq8d5AlqH7hFoMCg9P+hJT5dNKIvez+LoxujzDLAJIqpliKWev5nfU24K+qrZlGIhi
+nfm/LXbQBUD95EELb36sWA+w0U7gKRG5uH/SyM+SIhVDVgN6qtOGVBsAJ+Psb5hu5CCYCfiYE5r
1hNRkRKIHKqlcb1wGk/5zFHKwmQMPXqA+1p9FHssEAT5ZI06sQZAXrN6Oyno7D8AAtKddFoEriJL
jG0N/TaUecmYSleIKi91Q5noEKS7s3Kazul53M9v1qkKNaWweYuwsts6lhpn2DSEK4xk5G4K5wN4
ikDh6UUprDq+D6nCloNV9xNcCDOHZJdrDbVUT10+tj4SqgzpeE5llh7APsz4WJlUVfr1t9LHhT0G
IwjytEP6Ojp6o38yVVMG92ssHVGeZ8jujbHbZt46r3WJXKMw045lYtNDDWpcYxQ5a029Yq+wXCL4
m45rW28sIbZu0s1PvxijE7rKosy8O/+L6fxVmMVHTveKlBjEDcnIndJ0s8fcw+EqQY9Vj9pKF1ES
pXPEEUh2Dk1AZtGWLVQ24czDsG3QIW8F1fcvmuKt5l71yZbOQypPU17kI3pOvJVd2VXu6Mcn/qpx
gZCIOa8Yq9nX22SBObfpcHmAHljcc9eG+BdPl//ti+NcmcP5boO/PDdaDX6VJoT07GBksaEgkkG2
OFnHR+Xz88cuPckSd7vcDvqizNRJbrGjpqC04XSitfiiloKKWDk9+9YHn6Q8qEqD7HHY0Np/cPXI
6JGt54omaSQqvKwIqk0W1ocpbX9js1bAox/jo1tDcrhkVyImk2B5/4wcIgTQqHeWpAOUUmoVxLg+
GE9qL4XUwc0IWfvfOWRJ5HL26mg9tX3xzqk9hO6hxCsStEd7B09zPMYhd36V9H+vvepskaTfTaF9
0nlbDa7I8FSwNclkhBfv1Ki2YBGVqOWqqFvBXKpG0pdboYcSwZlRehxMigCmZ5gDNi+nz2Zn+CRp
F9gzKanpDupNWpePY74yor4M9zctT6Bi5+ChU4E0y/KXjtglbbeLMEN+v7LvT13bmd2KF2d0rDZp
xNf3Ugec3ybDLqGH0f0hI7Q9w65+K3wK65Q5S8HM53DGnEq1rE0Q9TXmAzz8AX4A/JT5HJDJYKJc
xO2rbawCRIeOGJCjyzeomd/LYIYo4a2kwntCmIRQCA5ACmViap0nUnx6WvaG6UoyE4rqAfRTIZZQ
OJ1seqNCi+fkESOJrNcBC/Ku8kiIAmqxr6f/u+95upPgzcdxkZPtjTJT9dTWH2iGFiGCc+yA8vEy
bFPD2rJUEbTRwx0W5UMfbSEi6bMeBWys7Zg3Od8yBKkeZpu3biMf5VnVj0r1QPgugjHYXWylk3u8
imF1VotpbP9itro3rCX5a69t4xIFn+uLUYgXaw9U1fpU3u23c/WjpDjJvh0FxCbXQ23WsWzMrxC8
uuyIHgl77tTU/VGCOxwrfkxiIT9Se9KxZkuZcVErwhkZzL15/H5/CwkbIcuGTV+VzhvuDrh3pVps
9zj2/sPQcJk9XmOeWnCsSBrIzTtnyGf7xWGxNDQnAy5htlTUbzepnIamPqtMZl5Pp2aIeBMtVqMQ
4sQECRUgziETu5fgpspM4AnS9IHtWHO+Z/C9/+SS5uhpH4y9LrugYpuZ28/RDQFfUbJAsd7kFxiL
+mRhK0kvH6xtuShX3349QzTEJy01lFFLFM3qFOJYAegN5Pef9ysY+trXSjF+U/mBsMxjxHRa0yaj
s90znL1XPEXeiKYOLh1QmFAKDpNT0DQFDHcgn9yUf/9GxjMn1lcQaB8hK1JEQC3bchElRAKbsNbq
PPoPufusbVrIZAqGOaGT5OgaEwAbXVwYF5hpaiTJ8IE7a8IiaIZrjO3H7Jid6p2T5TLDKBs+fQ4a
dsfi64D7qaNOBx26r/FACrVKt7KlNGOrbEL/aYpYOFlWiVNrhJDdxBf9A16xuW17K5+88dYFebt+
KlPm3AZbItzTjbfMQ3J3+G+O+iReYrNN9JYCe8+hkyxfNHQuRNYCKovpAFLriVkjG23iJrZcj5U4
bkj9RyPEl9uS5Eug5zYGHviFi8BXQKK5I/d6GTq7ZGfsj+FS+3Em9JDozdHMmIlEcmTCtCqRiC6P
McAfhcmGJn3Qu2okpmPXlnmI9hhN0hb9p8BBW7U1WqkBapgTWToY+jBvvAfUcSzkQLJDLfTjeH+u
ifBg1W1iJn0YEXVPtoTMZhQaXZUGSR78dtvlIMAjxOv2nMZgrukgWXq/UbvWCJ3dqk7K9Z2W4xt4
GEp/RSa8rESrDjbB7rlUjBPo8wy8PuwCoZdJfhlAi4So7krR8BcnQmpu2EEZ+YXtlTVryo3JMkeS
s6anYdpm2+LPs7azI5QHxVzcGvbLKyuNd9HyoBR0Aga+dZMyUuXZYJhNpGMGWoLhsV38Ke2QUuur
Be3QxUrzT+M4FGqM6LzHaUhUW5BaaLJvCsqcmrwnxywSZUgZjzZlHS21gAAXfQ34lK3rRKo3+kf5
jSQnEbW5Yp7/mBOg7NNEhYBFQYeAqT5xo591QFBZ9P2Zj9Dixqkidpu+0JAr5HCLPAFXTWIwkm9v
YLyeQ0K4+iB5mEeBcBMIak13qy2n91gPK2x7aVYODQupswtjIwXA35TgQYkd+xjjw7gBoPIMhXqx
QrRSgl2DhHbmSNds8DTt2uE0DiZskNI3MUixnEwPMW2WBQ5XB63h7dTWcxyhpwZ8P8/Tvcy/PAXX
f0K4i4IR4b6iyJQHjbGKQ0Njgh+3EYYyq37hotcDlMqbO4rdgOd62ODpzQnXreJvjfyQnY1JilSy
6lI5+pryrPy7SK9Nee4uUtZmm6zPmDWnofPIaN9Xi0WgPcLinuwrImfqbr1xq9vjf8Vn30QUW0Ij
QJK0W5iCN+fe0xn3ZvxzH0r+d0po9pWvQVmZHFY6OuBXOlvkntRUL9hrtJk6zxO7T4a6DO3Aj1P8
PsdJBojuSAKqSW370+NId/1vMtbCYDZHrIM5VhPlunBF+1XOL4oXYNDZV1WEev488XzWom/T34VG
xMjrLE/MA4LmBEL4ASAJ0/2J9sMmjxnhTneVfvBJSyJdmL5JTutPDx4cEH9TZooCzFkCS9Uixzl5
UMHWttiXok/bltLIGavFLmm6PMhvyw/n7knxegBBQ/9z1StIrkjdStL5bZCJ9is8i8WmdYxGPSrI
gpJxYYydCecaFeOquG8KYCmwsZEB3fveQJGruGxbLPT4n5Z2mBdJzR53HVSV365UdcSA2mEhqXla
GAms+onoh01mjFHZXz2Y+qHNG0onbKko+BCFfc151/mUyKJre4MFGFc2j3zlxno1MoCpe0m7nrBo
dlPZuClHoc5POkqIjexIYgFE5nhfsXkyrVoYeFUtlZYt89r3/bOYJ19eJh/3+Nn1Kz/9DgzaCHip
tY1kBYthFRQK1k0h4MJdOe2uUNCoOcModJk9ZmXMI7i9SRWGXRWi7U2Epf+y3oirHwjo5sugpmVa
13d9C242WewN8M3+nQugpf8Hiisifm/hEGX/u7CH9ML82jnfh/PqYF4lJQ7bzIS2E+Gn+Ld2LZ6L
JyDPdiftUCvtaXVNOPSanVausvuVbncyq6j0uIi/lbptQE28fGH8HufISMU8Bzfig3fep14K+iu4
UDalOz+xbQCuTEevzohRCABZ07/Qv097Wkaamy/Zy7j24rrWaJT6tRgEuDSIbsrVMpZ256jrFhQO
NtHuFFQpzWx7ZTL1aTFsJizO4K51NXWzT3zk06xCrBcXQg3FXe4t9yTAIzHvOceqe82/CTbnNDgR
FEwO997530k2+qM1oVoI60ep+xVxBjepVsPwfa7QcejF70Pe8S1lk7byBS8Cu+XRddNyBAs54Cd3
MRArFPqCawIddEOlZ2MJKjj0MhhvCetWqdlxooiyEaq6EcMr8NegnIGUaeYSgPY6vjMyK6LONgIg
ha8pVQTk9tQPLBrOictRRllktLCl/YwyEjtS96jneXM0ayAc24waZEMFHPM/0Sm0hoI0wnyU9jpK
LgngEDShjjsgJJR0JsZ1GHeiVqf+tfppqZ3UbildjlCB08BsrePgtMjHQYURqCMBAQkXURTk2mYC
pdBpIFuEEBjh75sZyah+iIu1KgWeb2ixFFn1hgM+2BsBQDe0JzLT30f6sDCPVXOZiP1ifsjhbC84
Z70DprX1dkNo/0S/IsJmtXQ7Hbg82tn65aAMfWRhuKx4SeqPqJaCjKlTFR/8bc452cmRhML68wEi
o0NaRizJx0p7cK1lnFXIK9U8R61N3/WpPjCxWyxrHQx6RZPpFadqTIDSjROzFWOmzuVX1pzV1hDK
SSmZo5O59QbzkETXWVqNf4mVnPek5XH30AqXKqAWB9sO+kXjqcsF55kdgcs1shgNfDCT0LzuTzug
/C8eBbIh83bEguwN51XuilPuAMJi7B1c5vh7QW26AvfFM0sp9BhDfHI3+cxbHx21CXWz4beaSVgo
CftvxAByYT9D1i0sm5oXZbK+y7mwkeODn9lwYfjn8goL1qiwagqTz0v/0AXEW+F7U5LvPZZlazKF
1600BHIX+vDRRWZjAHkAZxroY34An1azxM1bGieXW0VTiSo2mpmFDXZR5YF0O68mZaXMsuCWNIIQ
TcWn5hthBAufOr+/VWc39QwxpAyw0xzTh9b3pFjsKWzgOsP2tP+EkIFkTQIh3NErNoxtz9dQFddR
yDlRFZ/yEy2ZKrJ0iZ/aWyd77zxw3RPFyIoO1aANK4k9DG3AGhcWDKERzJVOPeFiZjpPiWEg0cl4
NNjnGC+G0juyGMpK6QLAX20vtx27G9Bs4I64g0m9Jv0H4lsxTFjrhaM7GGRMEa1Du4cgn+5R9ya+
fRlbXXI6GsS0tmYBwsDEgZyA0Vk/HrIox3ux9OMFhbFZ7YGi8uL0NuQCNyvxEbaOCxDapSPfGtpc
NWXk0bGsMIVFv5r0+3FF6bEE2UjPiLeO1EO8X36arIefqOVNgHOf5LiJIZjAt9mrusqMOqCPyeAX
V2IKAdY0Mh4WDt2AUc2guBfuSmKak9cIvgKGVHMUTntF8Oabe9UxYl1KMcQD7yCJY0qE14WsqLXX
XCbnlL73Yqz5O4OGjVXFywyV9M1/gQ4cXCtHcg9RbXCyNCFn2gVIBiiBbmrLGdt+FhBDWeIvx8eI
DKG7XX4hNP/Lzj1tsHsrZUMoEeCU+B2GTRZCr20uYI/GJNmATuFFvBE+dsaW5LIGAKAQD7tRHEkm
yZcDzNHed/CKm5eYx+LXHMv2N+xrtJSCi+/HAyN4TZGzYyA8qOKuhig5YKk8qxWpjVh11NhbbGq+
2Llw4nt3A2jr/5DkJYrxvocIvTNwmE3bC2aG2023vTtdNFqc0odhKtEslJangdvQ/k9fJOQpRbvB
Tu6rXNtzupMFxoZHjGq0X+YekXY4EjnHk7gMjnTTasVeONGLsML/GDymnSoZCG52KNKBsulcJQd4
1z4sTmGkRhFOLkb+5KVIS3vjIsa3k+ns3y5PA6zcRfe+vKRaR7MpIOGXhjazhb7ZQ0Jt2sxvF0yF
itwNsWvCgTjkL77waAhEAFsUSrQu7msy0UL++T5a07UzE2gyMmRWoXLG6x4CZkZ7i2jl/5Fnpxno
aza6BdQNgujzTmi9V8tsa1rtzElBdcJdPHRRdJzdMsEf8mNs6zfbRk9S9aM1M+QqlP00IE+ZSIdU
Sd3ZhVg6bTgykUjDTQMD6rYdvmtX6snGcZgGXB4IynQfTJ7yKE6ryFcM1N/cRiOBCFycLBCLl/y9
rWB8EFY+18eRLcy4YnT+3Rg0pSYye6zI3cAjE0+1MOxck8AAdInQ2fkot8az9KGGIFitfknwJhPv
gPcNRSopWStiNt0+W/0TvaVIlQATOJooq13xdsMhRhmEJo3Do1055P04Gvbf1Q+5gDLsFTjMghi4
RSuDXylldrTBJ3tGjMAa4MIZGbQxVq1WPHCZY21kTUzQWzqg4C/nutLa6lp3YJWrrL0dMLJGkpG9
+gBwq23d2She3osLuDCHmJfPyhzlF46bptIj+Y5s5665V0ZhTtTGkIePMZymsm45c9fZegcDWjTz
mCIfjoe5p1l8Z7yygUwXYwim24Qd0bk1vvgsq0feIF8o0ZNbI5pDOgghsGcjYlq87d7gQ4Ho4Cda
vgJvHuY5gnKe86OliWbOX7WIe6eUbs+uIFFGPCufIicIgVYfwyBH9j3wImtN571rd/g6J76oREQM
swE9ALvJbqId1H4zEzpLaQVRWgGO+PMcb2q+u6NdKOn9EaONX0Vn0f5Ry+UVceQT6HRG6xePtSPl
WxQL6Egw2HG211JrnI4/EslOMTyQDqEqrmUYHNW3m02vYqSN77gnLHDjT4DxW4YbJ5gBbvSQv/zJ
J/+xwMf9TbP1FjQrwm4OWwdfPPRlIXc4N/IOOCoDA/nMr+6pAlk+r8uf/QKkWxHwqlcnQxUtQbG1
Sqtd5EGLv80pDhTPPnLqFtqHF3TsUCbgBDemUPoDouUvS6Ta4bC8YJZQl6CTIenDC9oYCcpFu0Tp
b4m3QshRotZeIqc/6ZO6lgo2V8UC5lrn2HSJtjBcoZxIPPoRtsh2iE1W+xWq3fuQA02/tKzwVIXN
wpjGgSPI4/mFXyf5XTin6wyCu5l4KGGwFMNwIWoq6bcNxYpjNDTTymse+RvDn6rEYPnzwJmTFGe2
Q4+NcuEu7alFcTEr2QuxZUbBs2WPg1e6azPmakPBK1rniQRvNWF0Du3A9LWyk3wA1AzxccNg4HeG
tuaSwJDrEHLcLm+EjruOX9PYG+cVNSYXcvGbDoMrJa8tp4Cxt3faaIgVhzCNZQbNRsg8XUqUiymL
gYuBnVxdUYYdl4bWoCMpCDoH0ce1LPiu9sokDwOCX/KnBh6Dd1aJEdySjsh+cf/gD/rDQKyZ/S1G
JFdBeO18K419j66UwBeHUMxbSF9dNXYuwIZyJqFbjJBjBAWO345S+nuMkA4t9v8HlfDaS3tdetUX
AHz7oYIzGiiLv/ZDpJWJZDUbGQSd8iIR0ZiVzrMNCuxmFcreBP4ePnximogfWXxRPXKioRltnU4R
SjeAmYXtj/7zHx2CKG4KafJ9sJPmNQtaqDZLSnzgt0p1iTKFSYG2p5a63fe6TEt2diYzrS9AJM4B
bC0wvBbYO17cYTxTjz7462bnBE+Ck4ldCvvhkGHlwaTTgEc0lAW/W958Qr3alPBts3uM/MUkHhmy
t7tTxR5OO0ZdKnL2E56isNvofjJOuKqMYAXUEgo5xhYWpPElYONjEP7n0pdBcdOJPeg/D+6ZuyjO
A2STMvmorOZcVrpscYZXyTWYpEMXWXaOPZa+EYkvRTc/3B6A2cLCmS8ZUUvE/xkviFfQxmkp9pqQ
pGbH44VqgbatGd5BYh4+7xuSHdHLYuaQFAb1AJ31BtDEKet3Gbei0fr+kBKrtBZaIAmj3xTJ3V64
0PVqG4jKwDnYaZSVNhwE/23dBkbK5UbcFICfhRs38SrVYFhIBw1p+4FuJL5SaFTkrl37qG1jppWP
EvBbMDUkfVZa6M8nUBc/Y9yP+eR5nE2VA8/SrEcdK0Fa0clL4Xo+imLtWabPWCauv9n/u4dMIbzl
IQhs9IUKU0In/ssgmF0oZJJzeiOL4BB27S0uaMakDSdR3656Bod0WIIPWoe2IqTWbziQOWf/BMEp
9u0+H9rIPaA23tW3YO5gYd05Zc9Q/0mArkpNWEhmPGJB5L04pS2bnBZQIGFkTyyYR5B9wSpbEvue
YiuzefoZomcUQ7a6G7xUctgDMCuHpDTIjdSJjwSEJfS1ScigA4275tLLo0VLZDKbdj8XUQlbz9Yt
gKb50q0j+2JAY9bhU3wc2nDBqIHFBgby/2S34Yse1SLMPKXu+OU9kBmq6YGmrrzQyrCrswtosNsc
SmlvQ9xMJWmlJmOI69t0WbKtbPrZ/YmvifMOZo7yfPKZxAMNxT/jWcOFQaUUQKCxa7yd6KYl2TGB
gR2ZpNL2kLjHjWf9vX3u0uMMVVyWOVK/UDbZ56ZZDovWAgxpwFoKraGhaWa6d89r11ci/RorXNZy
Z6AM/n0UaX21jGdHnbhsXmQ0nJ1oxHmknr0mqWFFo2yRSVomDiekWsnXY9eNqVv3W9gnT7WdiFNb
1mOQmUD6jUJkic7VhhYtP5UhAK4sVyDrw+E04pFtL8L24RUBsTyxSeL3eLcBTDIvSL5o/AVh5eNT
et6f8ZCfIxcdS6hGEIfcZ/l666oKyz/o8FWuBsxYs10cYdr8Oykef2UoR7VRR2scVxCyZjennfWl
TRWQrn/eBMGZmjfhxFUccpamOo/rWQg/0afxhj+2KXLunHZbCHngbtdxx/sI5BLUat7IZ7C0nXr8
tvxRHcWDug3EiFhpTaopr+n1ii6R7MRmjMpmt+GQhtZ4HVvbyGB4pWkvTjefdakfco+Io6+HjVJn
y2X5GQ+XOKWRpTsIrmQHNUH55S0gpNtkRu+XxaRRUG7388ZP+qQNOexdqfedflN8A+IjQVFJaj2p
kH12fg365lmafBXQU2SFwyr8gMX+Q9s6EDP2U3+o8bYAuRoaewpCKVlkJzVHYVDF2Ru6E64Jz8zk
sN+TrisgJI2GhgefRKHZmWmT7VjVfiP55SE+MH1ltwj92MNOom9u6mum3RHRiqskJFP1zln7B7NZ
uUdnzspnmoTsTaFo+hyC+toJaV5o7wmA5GFHQnTffpVEYRfUOHDvcl7Na+mqfbxbbg0CPYnoVTCP
eyvuegSCIk3ABE7cZwW+WzMM9BWC2beiRaqkTZeXBDTdmqOALLUWcLBuTX65FE1YGittCvDIprVo
1tjXwecAUALayE4NCHRbqOUuMcmexg4ne9Bv65pToYJlgXgf8yPwmatz5z/j2rSU9L5BaU0CZSh+
QODMdPootCB+YQTdVTshlkE6TzwM60Qm98E1hF9U4ZrZGYN+nIfIqYwvZ3qB3EE4/gOLLfvBm+b6
2ZdSI5cnzOdk9BqEJNNrrOwTDocu28VevRdz+/uQTcWkMJRkjN/+i36ty0xY6DEfBXDh+nm9kwmw
n+46DrfXb/pl9ni07v/aZrvyk+OeBx9rXgz6Pzei1X0/dRwLQvcS/LjV7x7MFp9TON5PHpwHUn9R
Yjtiw/8/cEGdsC0JqPKFNJotHF/UxTpUKndEUqwxGLp4YmSxuCRWO/Fhq2J+QfaRHOnScBLoM2/7
vSAkhIFfapa8rDja3rpKqbV40YSK2Ac5TiYmVAoE9r3XB+hDZP6dcp6lgyqNgM2QIwrrLCAcFphP
EgCWvFhje4+EwqsYJtME9+5eC0OrvPhiL8mDE5mdDpyHy7flB8un5YiXS8AHxPFd+/bbGWBGIkA5
KJVRLCQzwK3LCldG0Q5st2tdQuXpczgFXOm1FQPp8t2fBZT9jov2UXmGxJFfupsDYe/PeYUHrXmB
7bfxQelNI/DayCtZfSc6HfVJ+Jo6KYy0VgdYjKXwGDctE3QkhBg6+Zkvvyktf/Efp0HwWHLB/XR3
eMhVcpAq8vX9rOxvWpZzqWQZjlkqDLsnKrk8t+64g9egZrvWv63V7sU1UjGlH9vw9WG/bUMJgHJ+
kmaIBD/E0+KAhqpRKQnPAmhGpl5TDIEe4yzXBtdcLOSRJUBGdVibwk1spdqE2zkJewJQjKfAaKvb
vLnh3wggkSwLGKLyKcPbHS+s7Wa0NfbQYtXRlNQou+yI7B+6TKoOWDBAwEkerHOH/5OcieIvDXjr
ureEWhsUY/mi9BmhZvY41iL8h6o+4Id2RMvgn9VuGpjQja2VXwAZLg6HOB2FYbVnFEZL3nfQLOUX
TOJqUb68eNVau4lXtxFehXS6ZF1zg7tfJi7Rubpp0ZGxGl8+tu0vCMG3wMIK7ru98kZhmB+iCLwO
R32cowmZ7zi5+Jw4ZogUjzt8SjUzsZlM8biLOjdPdhZ6PIj1JkdfqyUnvyPggjdgL3MSPRwQ7P/Q
m8zyUq6CbliQJapJ4W0RA46f7qdU6vmRUx1vXrekwaNaXnO375M+sYKtfk7RT0ZzGwox87KJpPht
0Z26N6+BaT8BVIv/jDu9fESEWKdMjh6r377iDiMVBDqhVNR0DJnwMmBSI5cZddb+ChzRVS2PpzoX
oMy8vy27epwuQA6wYeCKn5WBXwh85fv7/Ufat6Uul0yWCreGxzKKwDzyIdpenaQccvO4Wn1iow7G
vaTHU8hC45cbMY5sjTwnuygtGqODsM+Jkq0S+/szKaOHrGuVOxQrDXPF6aswmnIzrVjmKtQ8tJIH
A0TZW+OLsP936uqRgC5c3UjHKE6I05UNcObY4hR3CXRyu/VGYdYs2t8k3MmsGH4hgJIVnf3uH/9r
jMJ2Leq7VBrpkdbA+u/JsMaxDha44MMc5DIYDFdEBuASQi+gKkcg9YXybukCt34Zq2drrbgwzZiU
BYiRj47WPcECJBPK8qoZdbnrI8T/6LRkadBjKb3kDtlG6r9CoVlwWWOaezKfcovJWNXUR2YvLtzt
EmLa2jIEt9vO5kz4oTmZvzbqeUuJvttpAPGtCqtBAtP8TvVtQnrEmx5rAA74qD4kzRaQ79dvUpNj
RdQxJ+GU2ZTv5BxAqMKT4LOZ7RszKoDC7HtAgq7DWMN9WnQc04ayi7DqoC31sK8bN3n3831rwn6U
9Ei5v74Relex9mtQMmMZruxuVpiPnkyM2xY6UHfq31piMW8m430CZFOBcHbmp614BU6WdlmR6vog
BBkTagxqCboeR292R0c/DjOFEJdJUBxgjpisHMB3/eN5z10Orax8+fx0xwCHN/rkOt//RAXO9FC5
kxhIPi4LnhM/XaGUuWNdF7SWa7a1YPcgc4bqP+KbdnCzlNsdZ6aFxQP7ZtQU07XH6Gg1QrqGSsiG
cyuOcwnvwsqFJ7OVBBNB2aiTuaoSvHuZYHoTGbNJC9uyV3oHWFlLVtQ+j+IAtESF6yNNuYnkMwuB
B0ChSXE6yFUTJ5La7D6DAH7KX1GBU0W8SNJvkC9l/9Sk4g0UAF+efjtbA1R4wcVKWqKTjVO9cUC/
yU7bLwzLervq323pbx7FJwtSH7Wbp0iqp4gUNWvwO4htnpcG2gGQs26ueer3TG7nm1rOXvRcHdu8
4tpv0V+7f+/a1ItwvD/lrJDvYAqyWyogHrdlmSE1YZ+iaZ83cK4i+kg9fkwnoMz9VZimZfoTCc8d
vE2PbYQuNn4dCKFsyYmPh6EVdn8A/ar5NWvONFLy9CnIfE77AKoct9+Sj0egDv9JErZ89N6tgiTw
B+klNXTiGOQloZ4dDd4Dd6cQB/twpkrci6EpUutEVGixJtPPXckEdviyael598V+SKkL+D2YwuNx
lH8E5N13VQ3IZIdjaCLvd0VwlD5EAmJqRRRTag48ogGi+Qfd3voDCDPZpn7jFX29FYQKRcHFsMM8
4uZtUXyl08YdroJMrXGIH0HlLTnSKY6/n2np/xc2P8tvWB0M1MVYKyU+/Q2/90He5rWQN36TkGR2
xoRSuxJkEK17oqlrIabKH0WIdijxJhCs3i8XuhXpDtYjfg8dY6pnOnzPbM2Xefxzg9socrmHkY7A
voYm7wRy7ze3f7/Xxz+p33WE8r29n6TBcHdnQNaD5AcwjTU3xYqvsxQ1xCRPSwbn/MwIfQSw5+JX
whRKeg7RFZvac64lS0zkT/lKUASbfzIwqrSSKQ4NTzYdfIzy6N/bZ71d70GElOaSOaDbGdlj1Ve/
ksz2b+d4Kgv4jvi435cVcCjEYq1Qm/P/vOW/K26coregiasYAoRdxd+VP6ItlXOXCQdFrJUcC45k
MYoUR1kmcdv9nSZh07MArCnEdxpmLytzr9cI8oV9MMmEcFhPZLk/DoGlReXkvKMr/B5Yhsq+hGxh
ZADSurxDSN3lJ82jgrIOCoeRRYXhLY2VYOy/DJHYCsnc+iNuvaboIZgatRcCo3E61oRo15NDZ+kd
N7E5Hjco/+3bk5ozJ3WagYk/nbs5iq0euczatpp9jct/fUlBiGqgaMBJzwMIvozTgDgAg/CHLpIW
BRdli4vaB8TKMsJSZyfclFxYyHwpLMjK750jsypCwXG3E3w07mexVNVhiKhNdJphoPgEfpn5Zq8i
ueBWcpCJ5ScnC+TMwDEvklTRNH6SkJexAW5v7xkW46txNJ0y9nRhkQN1LaiI6ahRmkMdOO32SSDn
H3YUal9AZlWbtW0dDGCYV48Uh+4RVGgBITImK8O0uWs6vu3Xa35mHDMInfaABlL3BmGNJJTx6A39
z6hBK2cvvG/tyW/qoIbNudCXUNmrLRhmB3r9Qfsv0wPE7Gzb1NaEXUXts9mhw/RmE+loTqERCh5o
jJdVkOxoB388o0kogeVQdL58YhSsAfTxg2Jke6izp8LY8qpuyNHDYYYJDgdMcc54+UNkPHCoB13/
S5DjoqwH8K+LYcPhhI/fy4ZGwBnbMNT/eYFohVkBJFs2/FSqhH5IX1uJrCy+UN5Hz1kiVorQvJpg
Zy39IoY8FoetVEgPtmtNASyw7i5zqjCkfXIgsa4IciwdspZ2b0lLo2jFg8mDGgo6Kz9SyRhAXV49
iXVXJGpqNsZH+a5SYT+hPRNcJ1ANRRdm9KZ29izxW3B4vpv2U5tbei4MkNsC20yvnEqb1sE8iAKH
rL5knVbo29U7zsYC5uTvltW2wed6Dq21O9/M9OUwaPbDKbsvUkPW2/mV0HHyeeGKszwDhjdWN5uX
8knBsOaBdgy4s+thJpOiAiWmVm0cKShsU71YLG5PxZ7TLTMGptH+W44UC4EH7HwPoDNBHkpCSgWn
doW4oZyvw6wtcIM1a9KnuCZ4oicqinWRZKaVLAu5PftE6WhdrWIMYo908BSQMxoYlxrAX+VfhKFg
MalNTga+Q/iLZYwEjwsHPSEBEPfUeirzn4e+/UUM2318O3yCPzJhxP7/onJAIA6CDQaC32tN+Qqb
/WnS7vLzsNfUHMFVMrxEWcdVnmsLgy92gbuEWN3w+qlbl0+9581RKhCd7ePCt98FvV38T42A+Qch
5yc9lcz3RmY87jA9OjiJ7d0ArKjNWUVRl1Z4VeS05+CeKRaAZwDHG2PUDYGo0QN9UB/ghsJqh5O8
zVKT6Hv5Bh4rqDGyfe5EzZXBeMy9ju5cc7DR4OrYGbJt//skRIh+rMeUxU1/X3oIjJG9EhVukiLf
jPqMbBs6fsZsupWxcjVNiJulYRWDm4h89ovKpWb40UspYlvRlhZE2eVyQG1Y7vrZYaEMsS3VheI8
2uHf8jkYDe+hnDI++DYNVwFp5YfTmJk1xE+Q+7fKOZzCTOj0Fvsl6w2xr29oRatj+T5hkklUnG5O
vYDdGrMI5ufnbK66Q81gAoBqLKPb4PDmpY74ZSQvmnKZ7tvTH/J+6GrR3Qew0QjeUYSpZrRPP5Lt
zjpj9yNZOzewgC3w/brzj7Px7sy8Id9z4pikTEKmU7Aj2SymPiwcfyEhxe5X1H7Bs53ArPv+9TI0
TWFn34EpFtUUr/6J/hSOqGK177yKL2inh1iN7wicIjkKZnzCVJkRABA6WqxzFg4ixbzPgEbUNIdv
/+OEbsQrK3x7LoQeir7b92huqEMlkqj3mrbwWgsFml/JFwK1QAO5HqQ0BvHPb7YgAG3OEKvsDr/S
5w5XpGL9WTO/zINWchAgtMrKsP0d20fYoohQMsVGi5242ndFD091flY5ctUwAke3oI1ZFQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
KiGptJTgfqBYZS72wh69LJC9ftH0usQfbwCqWpq6rKTKyZSFHTqV9jYUREWmB723cGIc30akrb7R
rwk5hSsJOQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
oDh97TlkJefnKqv55omMQ/ZmMIg5SM6QuYpKgFYNODgbGF/5rc6rWbGwOe1hjIKPsO4/NT2klxXD
dt/hQZgrEafpc7fubpzvKuNtQF+0ilkrCJk7x82TwqQqlkD6KjaK+gGEmn3f6bTnG2oJhMHvCq4N
oHgqcLMkAtVCbl7CV20=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UfZCiEyJnA/VEE1lagPKMLZO1eFTrp5Fl/4XJFOl/8RBa04oZceVStDRlIUZIPo+k64+DsBVE/Is
RDsD2clfc3tIUHljYua9C+fiefafd0S7sxl/KDIf/ckKq6+B9ZMhQn6IVYshE4nKILXVv5gMy8Ve
CWff7IRU8Em7/9UL0d1dfiXZ3Y8j82CjbhGHczhsjD6GJZ15wF8PKEpjOkb1P350SW3C0e9smHby
E7vXpaztRvdAJmoQpW1om8fK3yzc9y0v5IXkAmckmHIquyrKkUWmpXsVFiFKHz7Bo8l/MA7tUTme
WcxrSiFOlHJJJWKv1Zi+21XopBRiPWUYLfHCeA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
t7et/RrkK1Y6zv5kUSWgI+KUOfrQNKE1oxsTklop5j7rCvYvz/esR+1xd+zy2pURy+aItRfHFC12
1QexHPPIuxafV4o3ncaEzKeqXaXEcZ9fFhn12dGGYqDJIH3UU5oieiew7kPUloN9++bvo2pOWzBh
Qh1U8PoY9vRvl9BvsOA=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
YfY3lGfEL2wTVsCSvOs4aQEMyq5AjKxYTAmPhnUtuSw9Zfza9lSS4dUKme1tZMjup4f/4ZHcEEFf
5BDmD7MEClBNe5kobK4ccmcyDi4tOv9gXn5aulmst1MbI1xTX6AkMmg0FdCkxaA8sUIzO41p26SA
yiSDKgkccfxANLylEkrbFCz/kh87DkijKjEtWxZNYg/Uk744fJW+ABuy6iGIDL8oNdeM+Kun4ZvX
9CyHlgKbXc1IJXR/MfFXKhd+HXxrq6dA/mBxFLgexORkHopz6C0YN0o4VwiQPS3pMM62qYD/MAFi
TfU/KLPX2Tq6yP6vaF/wWpHUYnbmBrt+IxsBpw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39040)
`protect data_block
PLwkw0PPpG8za61yFvf7uHCEIsn5JyR5eXWeh8UmEpQ90SjHbQCCdxbMxVFPgRsX6dzUvY/bwUKX
73cgWIL5Nx5Bd6NLtOMmM5+HVk46iRKt6Qh2zCiDKqA1rnT+TPHP+yBHVsCmLATtxB5i1eJGidg7
Zaj3TvQz8uF0Kmr4KP4eQbBCs8UInm3ZmhMiZHW/plAVheJUGzvIBcgNzNN/b69mtzKJUU0M1LxQ
QgE1JW/Z7pEOZnqko4NvGqGdES4QRjoGHVhsBMlwWGKLzAbcgT0iWxfmVdZ7pd1gCEMtwCHT8NDM
ijkbueYX79BLUtbmLxKYwpAkeNcjTkijtr7QL3j9y9e9Rzq1CBRvQSErNz2xKDqgdcs3KWwn5NGp
CwpJglDH7bGxMD6fhywtoakENUpoe3WScMiPBa1Wd5jd5MXNCfDpVNAWZjMY6Ftj+1ootv2EkYYM
mnOpB7vr3bg54MU2nrz7uumZ43gvBDabYzXtR3SuvGv4s0gBcKCxIa0s4ifzw9s8QEsmoIfy+5rU
YvN7RNfrctwwn+PXl/zCqae0ZJhEnPTg5gAwCVf4+o3yYgUYfMR+m1Msz6uDxSSTkVRQmGV6do/V
cwldBXBF6u7RSHOkjVeIXJ9Md+GQpKP7Z5Cdy/efxUHAhBstIwfoTWw3JDhxyt2w0ZeVPQ2yguJ5
glmuPI2k7d8WmmfSHuHsOX2kC5y5ndWVQ4Wu7UoEajkp+lIK5njj2KDYMi/EWnY1Hd010539yxH4
0rERIqxhfQ12U3Eq4RUDyjDDjlJFQg+4UJYBCBWD5v2ZhcNO1O7FWFpCrKhw+4KhEhc1K7pb8p6s
8AjG0ATd1NAKkh090Xrui4AyJ10BUUDqF3y7lf1am6Ixq1aKgC9VcS3eeOhLCS93YtpsBp93IXQF
OgQR52rGHHv0hZivGASHdYpc4Ocu1yfOjDT1AIgqB7LZpdsEFwr4QlawyUsRQqqZH66me2LGfXlo
Ba2uxMzTJRxXFy1VkdikTk+u96SErOq5Rd1+u91bP2C0hp8xNnNkDaPZda1X1Bup1pdF08GdbJRc
iPucJgQDJ9xGPH2SXP8eD7v7xaYwlqZoekIdwgqdRI9EZ7bLxg2XCsOFn5YPGFmfL9rIMxesIGx9
buOfhOaTuhJdFT4ACfg12yZrn8YQGoaEQWxCrjfmqUSnQ/KCupl3jwFPEam1RrE4zwWeamVXoXi4
Wl/kGSa4usLDQL4vApePOw9urRL9VgLWs9sspqMp5psaKF2+G6+DyjsChPCgqjYy8CF6FjnV/Ycy
ROvdJE7Eo1z5h3uhEUPAFdtYYjBH07bzFBi/Mji00EMyYmtlpEIEVq+zSVBlTWVzB9XeBm+THaM1
o7mSZn4/dHZdRSy/34aQ7fj47GkELaf7fIEyp2vC8Ada+CiZcrE3pLEOSc71+B4xtXlk4h6yui9v
muYL6OTWHD/glgvcIgrqyxID63EPAc2rSsWU5oyRxXa+fOO1Au+yB406wPKo89z8bSkSPV5V0yIr
YM8JBPjmd696R+KI4rkl23gpy7kcVhVIax4HpP63vhErlnEXU+Ab/lt/omlnmfIltuPpMiGSWvjI
yrb8Z+DpSycYr+H7GBzVEmhrhTIrEl3yVDX4DHpbe12f30m9jF+c7V04y1KhuXY8YHMrBZs2G6sM
7kegM3eD3TzgftI7e1btQ9WfmQh4D36LIPMzcC9+j1tsBVwZctzCNBdHVsvBA3xJR+hdtko2kaYP
AL9wS+wNb56YAwNcIPMpewg0wQt41qnVpYxXJ6sjnCTJe2eOqseRAl5D+kG1UqXnr2GnzxQT2l39
iVr0zQCBUmiaVC6yIK77tdn9Ltwv6mYpi0tzts69Tif9X0AU9jEM66OD40LENgP8pTMLi4Xx58Tq
KiTGq0ABmWdBPfPZiJI8X4rDsrHv1b1imgIaUp8V2tJhmRabWMj7iVLlF085m8Hi+qk2LS9fkcGM
A6PKk5ui9QsXc5tZl5VJ2UGWy2uNO6e3pXxGH1f66fpz8MftNnssvStMNV/4qovaDbtacxoTohZR
ZfbDXsxReD1kDHgDuD88DaYzYQPGRY2uSnXP2qkq26ebKB4Oj4lJradT1s3EFL7AEURhzTay18lh
1a2Y4a8B9oRaJ+FeKE0zTHhFk6tdtdgOSRoT1RMho/s5nDmvWeRDS3bVXfK3tsuWXkKg8ftfauwW
HpFfWxgzV9WNsLfRS3qCFqdL4kbBTuWc9NEfUEP7o7nn16tojOBHwxV+GD4v7R+YDQvzu+TLBoK1
96xoREB2AtOruyMk3wqBjsYhq7nnXZbmZZHwA0qCyha9dB80woHzy2U1L10ynUE/Xz7FCYmlsV6G
CGLx/nQ9PrKCVeB0xyFt+epVXlKmi7Kwi4ookGZrWeoVkkvLPfrY2P3Y/sfeTeFq8E4AaBo+O8HB
+npQWD5/66JMtEvyiJuZb6kRCb2t5yfReQMf8GzHqei+q15wEDPEg2kBOeQlnUMj5yJ8FTu4tBgs
zlqzsunzjeKpjPPN6s5bqiY8LrlUEdUPpswBpXIqW7iKdTtCNnR5ZzrPafziMOT4+nM6MTE10w0q
/pPIpnZYNZZtDD/+sjWFRvWxvz7WYTk0ghcf/7vnjLXtvGNvr1f4LOMXOE2aXZYajcWA9gKyKLPY
+otHCR5Q2EbTT32dWCfUr5EA29kp8Q7Zh2WwETEyGnKI0YT532BNF3eWQAPFoXsCPEvOdiZ1ZdfW
5Tj5SyP4FPens7Z3giy4tE5C9d0CPsiv9K2pP9gDV3nOBo7m0mxArLz+r7/cY2w5BGlm/DBr4uP/
ydG+5ca50DDxsDZ8bFc4DhNkFiBlu0dEg52mmDZ4mKs461VJ5wEbOnLMQDPH/2Ar3z5FH0m3aXVf
tLQqlzvdPMFMXCh6TZKu5xN9vJxECKk9jpAeFwJ3IFRWPuOqspDafJjWCqjGxmeZqwDNka9vxo/F
ktYEeWBolZvkzSmnuivketkXdYC4KphXaMrlZsTZREIiI6S1LTYiVu+TFnYhnHRLjTWTf5Id8Lwj
6FNIu9KgUYMcBQOnhghNLsU9Tuyq8/AvgP6dbc29cZjffK/3muLG8cFRHqjNnkH0RyIUpGwecsiN
zxNY4qnzRkBwYK5aRvCL0iXBaiOVRsDdq0kOXsNNGZpVSp1yyJbz+Lo4EB9+2tcufooa2Sul+QlD
jMJmc4Ecm/FKGvXaBbIv3jSN2Izyd1PTt3zMTnaHgGnYsIt9JWUXBG+PT24zApPRysbjWcfcHQt+
hKoclalHPb11xQi6THMFIM5ix4YNJNWQIb5uO9Vc3JAOgAe2Mqw2XlUlEV9h3eKO8FuOoeix3fmY
8k3ZzKIyldAd7IWTSt+lojS2snVXEDRtcJ11FpzCS3TQuAqn4xOihfd6PbSAMd1qwA6ruG/MwxVq
ieRZBOKCp07yYUcRMSA1KMqalbQIOb3rz7lVclBBSm+T0aMgTw/9Cij/haBRtCjhOjIe8adm9iRI
IS58SPEXD7HcFoL8QLa1pIPDoX2vY4rB0JKuZfyo6kZHsNhUc0x1uy0dvQdy1GD3res+xOoLULSE
xjQXa+ggSP3xoIvapAYZC+UG6G7mO3ujuGXv3KbBQl2qo6lXklFcmwnATw1z9VyhTkNGnknCA43K
grzHNGDet8h4SQDcknEKe3u4lJbpepeQTqe7/Ho372wvvxYus8NHcRqi1TTOQDqMBYfYKJkSn9XN
OV/cG12KOqo3W6j5yCp3Jp8WdUUgOvX6kQBbFOQMqx4/jaYsC4KTF1Z9XFFWMCLiuw8s8YUWl4VA
U1XgeNjHC6lsBbUO2kYx/C46ndWH4Xm1e4iTsEXRSXpFgYbtpS0/eNPgKytm64M8rLLIH0NUYxAa
n6cJRwLM3hTprT6MYXMH4QC2aDUv3zKQIZ7F3FRHJEu1vvzVyEyBramVNqkBzlfLy+uCZLKGopNB
mqw4/0Pru9pQWDZR6H+ut1ZG+Cf2W+Rdqb/t/YRflI0ZiZy38m3C5O5ceHRO66lLtyW/er5OJ9Wx
JQKJiWvTWlIkljws72x7/T1as08g7GYZxj10Y85SnE4KjL0BjUoWSSLdcz9/ueEIO0zduhzV57ks
2CP7szD/0AZD2RuM/emQNG6kZSAkyyoh3njLm7M2Oql4u8gag4dl0Ny8Syst7h9i9wRej4+hvakg
MoMg8jqRR5hiD+H6EHvCmgAfaA1Ieu2I/L6cB14AGjpABG0qQS44SLXbw1uDRimbF+EtmFZEC/Qo
l9QALRbVOi6pg9ap1Os0gxY6Nb8ODJbQpdPEp1vqYlinHRUpE4pweJ+asEgIekKONI34sJQdw11z
ILaW61DSwgibeemf6L8nF3DAzfCbx6p+Mx0Dn/obw2X+PBAcnesZSjCPVDWi1GxjJqDn9MeMyx3Q
YnzrRUirNNHDNOD27eA19ehuBPiPgE2B4iRG4X8VBifVjZGr/Ow4dJ/mCBQFiydT/3bfYKQhiR1z
q93bo1mkU/+bYi88JR05aFbYuEhJqYwXk+rbzobdfxFODpeL/C2sWWf2r6ut+F++LCAd1dYen5lb
YhNLLXoP9dSe+AGEJLHfUYBrL0oavp2qSaIz35NGUDY3tewt/OSZwTw8ehg+l9uiuyHfxFLOkPP1
ofzzXDaur3LmJREi9SzwnbFnEheQK4stetYfk5mAbeJbe5AiStP46kbhmvGuHmPt96fj9nBwjXPW
xJxI+BCFhnEjbTg7iyEV0Hn9TdbzeIvmHUXac6WZODBANqys8Z+8YzFVvFBU1PINlV2YHltxR49u
+Cbg0lVhsTiJ+daCvpBk31GkTDbpvbD4O5/bmPy9gNCo337ajlsl3yXqQuR+a4hrEi/uB2GHKPNu
sBRYWAfXpf51Ih9DtbK/Og2gpbddhAADkAVWN1gyEY2lB57cUrNx6gq5hA8vr/GuszwnsMhTNcEY
q4ickwDOj5UitnuxK41lfAU77pgKr7dq6X61xkOhnKI+j2iqsrRimOHqfOLQ+5ZmMW5d6X5HqKhP
GJcZs1OjfUmMCbrf+n7uDBeTQYkJO/oFtiFIvvvbmk+f+kJPZAoqIDm9q87rSWnDXsK1T+JRzW+R
7N3P3XTLez2b1I5q3kvuAjwf/Vz+cvW65upALfSJN7jpc9mvhhF3P1ajq3cNR1PnyQlOIei8yXfi
ORUMNRrZDs4NPCX9BFHTcJHhmDksfVzErmy3IrJgWuIlaaf8fPXfNJSgYsjXdbGgOweq+YIxND3a
O/ZxbhTSdO7QIwSu7sXUBZZaNkijp8BMWIIrfdgmIRdRjOSxsByYEjagfw7cmyFDgiABtSa1/Mt0
toiXBHbVEBZvjrFLjE+GtUZR0KN2MSrdxBkWlBKsRdAqmxj0l1m6Xi4X83GuCxrEj3p7YUT0WuPv
7dP6Fond0KmhupuCa+nDBVfZB8Z9ged57Q6dgg9H2dRn4Ig/X/mcVKHmxg9T3KnALMPTNYy0g7qs
Hb6J+9IaHYiRVjJxnsvr+8qpRBsRdYa1hhBDT5/BZulchOxYEzG41YIUnIgT2enKESBSW4k/9Skb
Scs/C3Wj40OOJopb2+yXpjKawnlm8O39aUkzN077PKXzTPow1uDiuYF7l4Xg+HvF55G/L8FKr3yl
H7xHzHs6aBOX9F+eS7waobw6bpeuc7aMT67hfRIK+uhbaInVIv8lEaDur/f1JKPBy9rU+811YaQZ
1r/A+IbQTfcOQi2C7LOkvBr+RF3QUy5F6y8Y8jkSTOmgeJKOWP3n0vnOMhe9t48l9MFf+SOHPAzg
0R8RPS80WTISdIE1Gk415IdTE1SUmQGTDB9Wyge2YdcpAP4otTCQ9KNh8+efVUyA6EVVbEI8WMe0
C9UFjnSyzsaBbDS00id6ZSoroP50Dob4CqMWpUCmftgX1c/kBvF+Zg/jFb8kg6x4JKAoiMHvtceb
Dy2Mgm0oE51NYZ7/Kd+3wLA8w9b0ApTLjJvkSEzwkNa6JCZIf94NeHLPb6AtXRWgRUsZTnt8v8kP
mnuUqmV0pmL1lF5TFv1p4XdDW5j7g8nRyhWkUP4Oxpi385rDdq1ddu5u/0l5ApCO5xJpDh35RSzd
nLu0o19rE28iZNGR/5WLcrmXMNivGQPVBxkShNpUu2XtiSaH2A1VjGDomKXlIgwaDIYvlSUZLlaw
+ezNwyNxIkSZZFkTtPZWLVcnvUm7fKTHvExKxrf0AAfjhSS75bUIApRhlRHlRPNMPxDtNvhU9qRI
lvi/UAc1yhW+ZDylFtE5908irFbFI3E+UFj4a9guM0bwJ4zLngg55913KNHLNq5rTmrAbtq0qSRY
KcG7VcNn6tFzGewpj7w7IgAGAHk3Jz1CP1HJI7oJjqTLSXICzybojonApCfVKr42I6hNaLGw/zY2
6HON8EC6joa2meTVtMXRIyq3vBizbr8GUuJJLztIdfOnrGSYl1xHxM3cowv2IXzwOHldJICTuKHw
NPxf2ghsLswKbzu5VxraCNs8WwPJXZ84CcPWK+JBtg+paiJwLrOAEq1CphknpTkrQUa/HPL4Z6T1
3nblEpYZ//Se+rF3HNpqMsNVPrFBeuzAeAnLSpthHGOwg4DLXgp+O84SqzGNA6QxuowaWJjgBTHA
QyxFE+KOIF4GSBbzoMuyG5RGWeEGw8G86MdinQ7PRI46zZ2/5LBGT1wdRkx9GBCV5aPEv9YYPFZY
p9rusahHPJ9wuGbc3M4K0ku6oJrdk49Q3P+uJH+K7RU77J4LoxhT11CsohI4ijKUCSQufVysiaUX
byq8+5bpGDNtU55mZMNJ2tAbuemoFqrCVOvgetrPdFI96NQw8d/v5DuTwIpb0e7+TQdvifM37HFj
F7nMe3bsf1a2HBQrpRfJxZjYAH/eN9GK28yuUhafYTsLLkoZ5IMfWwQl02siIer42iEU1Bkgucj3
zCmhNrDEy2SvwE6vkJNBcZJyly23+qN+CAOEAGuHIfoXH1sVbaA2wuCoRD1n0GB4iFvTjZGAlPNw
9GiFYkUnKZUtr/IqCSwzjH4SnoYkc+RqZAyvdYd767TDluJcuHPRKmtzHhvZUD1rtckFHCZ4LzGg
RMz8LGHxKmI4fUdT/gHtEc5jV40lakZGt41jE0bwbAu31bQDmK1lkYUBTxUO/0goQ1TAH+fo2kN0
2WTb9hSQGavXmIQV1cBlOJDUELIZFoDSeBXU/iahBiEZpWdVq+ZAjcuJfBIzFCV/rQ4aYLgRCAli
nX50HkApMJYT8kIxZIgp3MtK8lkhZcKweyGpNct7Ud98imR5t0GlFw6AfX/uvfcVNcH4MmxcsD2F
K8ZsdYqBzM2Ux2BJ6BxGnOJ+okzWBG7SAltS9zlVxPbqz2Da71zSnWGqlwcdl/7NghSejVKXxmnU
Rr3rbOFRaGosflQXHwCuMDCpFFxrM8KsUOdtlLaudNI4hj5RSQjVL3/8rDFU9qWsGV/RzCvbnIDj
RLm5wqaf0lw9JIE9C4xt+nCHrFDIzex2OWAH9qyw1nmqDLoUhnQlq7aSiCLJ40074STbD5CKTkNU
+G4if/ol/LAX7lOfnnXoQuQan0ws3heILbUozc7eTbCqUyF4/ZmI9taH6wlEHZvT1HAwZHBZpx1H
wSSwgTfyrcQCvGoJVQMdXBzPq53+h78Y/4oPMukhghvKAe7OwrXLsxaDEYgi2O5n5nStLxPSalLs
OMpPgdhGM5RTcApxuLbeWP+Pnmtm86ez65wfQl9WZoVphRqsCaoo8vf6gjfJiX5bhUJQJzsmOhit
Flu81RRCWR/ZitXNsHCBCd+zXzvHY+VjW2aK6o0MXl0upPUSQ9n1YfjtecqbOanrVCtzcMMLCMpd
KtEp7WYA1UpetANp+OJIc4pVMRqljNGyTkqjB180fWy5Wz6Jvj7dzY7+qLqRVUdjmTI3OpBpABvT
QcoVRelmk4lotuNy41rFNQZDXBoXRYb2kuI/09DxdtkhOWzpJVrAjdu35NVsKdbD8ocP+QzTDEa+
UmezD7TODAy6q07tOsOf7cF3UHexCElGGNh3A8hkOElHCrDbhrGNFQrdwlJRqE4ksYOvW1c5srij
uDMoV34nVfiCnlcJeSs1cd9NLfkSMmWQ3cgzjRh0FAiU9zQrmy2aJTTgLlzE1micCESgPWjLDW5a
PSbnaX4NTaI2Lf1NV1pmHSu7GzBAiG1mAecu2ZS7+jc8UW5+ANBXniTbWUH66VwpZX96MTxee1SZ
wKW3Gbn5npOdXCfOHAlON0AtwiSUjrLYjsXnFD7/WqBp+V5CHr3B9NVUMlPFDms95Rvvmnh3YrSh
QlwyJxP0JcVPvRLbo4/Rl5S2jBj4RbSBJcp+Fy+UWDpGmFQOMVeQw5svT7ACfxE8AyKYtDbgHFoR
VRmYommKAcBuZCu2UF9FMenPS86L35WjcpKK4PTpMZARz+H4vmc63mVqZCsxUoWT7C3YBVUIPoMy
8owU7A80A6fLPw3NsWqekE+S8NYklq2dxEgwj2Usz7Yq149nALVgZ7L8Ea9SkzgWW5nKO/VC5pcX
+VvrNByBbGTFnjoU4uAh5BxhUwvgyOsidCgDRoXn5giV+5QSYzKXZoMA4HDzZeFdqpYXKDy4aNps
9hGNdg3Oo11cFZ/oPJuE7VLVIUSBtsrnWVmvsYGUhB3kVEjy2vaCsSrj2ujSZGG+Tsq6Beyq+Fr7
xnunWJtIAmMQVqzNtKH4oLLw2vZn5nOqH2ghQIrBWa9so0JgMqWKAYb0hIEUAWR6vR3pOSvPc+gq
TSYF6XQ0AbYdn5DGgzT/kXgaPoEilyWTJ3zW61HrvAgjIji9H8U8IWtFTX+M7n5mz1HP3zHkAk9m
vHx5JMeT3ArgI1QsQKjVg6Xzq1WplmEWBc6jtMrGWkOUeFuN8JGSgE8U7yHhJgoycl9LYJ8IMu9Z
EsmGw7DkafsW1BIXW07GhEF1BBnJxbgSe8IM45NEncag0wZl6DEuIAE7xm+8PM8pIcei+9+BfRIs
iLu1N8LXj0aPAOyvMk+gee18dLrv6nTRdD+t1EMtw9F165yz85fMAnLqeppDAw1vFKdos+ZaaIkz
+2Ns8Diy1c4wppb+v7YG7mMBIM8BRcNWiGnigZCwaRo/ew9RJvcmJmG2vB9v2YGgTZEzhuQPisiz
VY/3Hcg8ardcWzYzs09eyR3vr6o9goN6WHlBsHQzfHzSu+UvzvexPUpAAmzKFKociVbaT18cn8Ak
/15MNHN7iNDcg7J+CClKTLG6OcmCxbBowbwCN1/TVrL1+7PodnGKrpChnPa78AcE5KbeHw16z0Wt
JjY+jqCdG4gsOR3R+SodShdrVhDgNQO0Hfa8h7rWnDTzIFS9+ixNMBPCgfKjvmUB+oVGGe57g93s
9wNqqHIhE/gZGALJ5oz1o9NCASEEuTrIF/XyrJ0GrbkCYPe5cPieQi1np2WoCzrf8uH0Xf0bqge9
b88DdenWKNIZFcCxn6DULPf8cqefe8IKOodP1JjHUcOomnIRmsGNWJNP8PNfnrPKJ+S/vSjWlqHb
pjOEabfOauZjBpSjZ6Z1yRQ79WEgs4YaG5MV9g9xAYG3IZ3pLh3vIFsQP/GfJauxhAH847tCq7A9
IfFWrYXphbpG5jB/8ar9yS2lXL7JrBafmEdZjDN5IbDaVAPWCIwkikbXf3LJHXZpf/klaifzobEb
OeEQnHJFQhHNgkres8LMCTmUiAzQSd07yjkbM9ZYn2qTNrxTAttpFXAQqNpz/yFiY75uL+Nwev6L
widB3D+a8JrtJkrg2sdOuu8Vhj97YuELmZb0c3ycZvFvATa0Wcxj3OQLaLwD3bnsPay48I5MVp43
P7YbQzsby1hXOFHk0T1cT1phF9fX8fZQyU+8GkgsDvAtVKmSQq59F6JNnB4+2JooLgj+cBhGPhRC
atHIt6Gz+S5ZuilZ0wzgrt1x/PNGwht0L3yoXHu8N9gCgiXBJdrcwASfgOneDwTHyMUKew3sLtAj
2pIjIn8AqU6x3gx6e5PSfhZWP1d7UHpYmC7ik2J8bOuvwLuJ60cwgP769PthPPAaJkTGgxRC1tEa
SE12JnY1b8Q9UjlCdnLHrvoHYP2HCTdYUblD8a3mKSSEjH6lzlcQqckhnQACFMZ9GCjgy6q43Idv
AOH/aFocbEBHKBzXGx+s7Mhj3CAg1ywrBrDW46L2C+gx8j+GDdRyqfdkFDqeYKhinyI8p47+qFcv
kHl3Db8OXwTtQCCv6QGmZmZ9IpHWMjsw9uVHzgeMLLwI5RjftIY6y0iIWy9Qe+nZWNEJFHEYA8j4
jeEFjxmq1y33B9CmgXpNnowOoA8wqJkDNKzHaFhwscju8ZAmwb/ZF07VUDpPyuvoDiu9F//6BuQ4
zdzAtwHEca0Y8OiU3bxMKRL7JA+A2vC0FFUb+yMJ0nbmoxKY6wmI2OJt/hD5OgvWFSl5nA86pEnk
55M62eZWOTLfghSKmT1A8ND1vfdn8gZ+JhVG2NfZtIVZeII23QBMqSmAxe7nER2jpyOz6x6Eg5lN
xVC2ksflf1/9XTHjFACH5EuXd9/WjOHZqCsBW5feF8MPbDaUCccskjaMDSqZg5kU1GC42uyv/q5W
EI3CTuQRiZLhVcYpbQjju5JfYsN4KJEfGwyoInizAbj5C+snf2WQTYKejzZnEtGyJNirrVz7+Sx0
ab2PpezCPhhW32/P5FBH/DQ4RujOnAbMWjwoYUhpSpj5FCRBCkorAT8MTXwltS0KY7zt2+bn9Mer
ifPv91jPJBou//YIj/ug/Udtnl4a3nI0468dJVSMp8NqWLFWR+aASIEAlptkarAHqCz4Yt1kMxIK
WUR7L8src0g9q8fqkaVhR5VNobErsuxfqApPdCh1ffsa/+JBaKOzub3NwdNKMpPE8MYehHTbTSzd
dTZK1l8iSCpwiVvfooNsgPFBF3wgu5FEyJE5F/Qy4DNu89NeEXf+nRPvVS1bPnUzLf5hf9pauiDl
/1MrhUMGYczTcuApDinjYTAnz6BskFzCBvF5QmFbwlENWlSAO0NtAPKfw/DyeBwzP1NixM0T4ukb
EMwudX3+6qo6QGyHHvpAPHMQ2GqFmh+Riktj7PUfvRr6idPCwqYk8JqDrWEJUTfrlwGswKsrpQF/
75rByieoMZDbPXd9lJs3A+tbuqA8g14e6NGDI66pdi4dTjapCDbrvFXXXXT5ccBqvN0G7v+LfEw4
q/oNqirB1AQQKpZwd0m8iysfGY86O7UpkFi+Be1ie5yKvY9PFKcXNS47M5DUXaJVZargoodvbL0C
XPkTyc7eWpxpg/NMQZjjhvE0uuzEdg6pH478eji9tlPYD28r5JntOCxfHXgaVuFxIuY74tCGhwwo
DGn6aQMb5wLL49ydu1lok+ynUAOsdHKF4/QOkiCXfX1b5Sf6019kEJjzXHh0MqOt29DBmugZ3e5x
rUknzGPaI+tC1vN2DePhTfCgameci/CEd4Wl8YirU93/rZvTbphAZNRJO5GqMHBM8dmnIoBZqJfQ
6YwEqNt9e/uy2Y7zRHvaf7R3ORzrUw3ZRNTgW9tXqpTDT1pKpik+X2pqN2L4FWoeboF3OqHmWr9e
2K+dgSxkhNSpP9QpVh6t0G4oJXA3vVMsWkbpIyXzcl9X1TYDnFGaPXtTmLfA26z16OaIsdOeTu+0
UAfoVlx8SoIiyoiCt2Ejutwd+bUqx7EYoLKhh15bhSZ1W1vs7EpehX0DqZFSqkh50mQMMrglHz7r
sesQxuolnj+OS30axg8nILVpVwRJPdAL1TgCgLvTc7dAi5ajbpc6M1f/j0rBfNkpIfl1T5kgGZGK
MsDfgZY+HuAGN0refzBVGo7d7P8C36xowLik36vTNloBcI0+wrRyCMsFUlTyKoB8sVJMNXJerCgg
P/CNzJBIIRN1TYio59Gpwa1ZgoMtSNS1nprLSJy4jK3wL49uVRvspt09bMI2SvNumZG6aLKo4arp
Pd2DmPnWd0DcWw/Tp7q5rVE+fPnAcGndOmhuCaltS8jMC0tBwUDATqyoK6OE+ihuiweHSW5N97+2
pmrJtOAs9pQo4Oky56zsR3CHFTtez5iDA4TWZVFcgx/7LN+3bqoeig4b/Z9Px5/+6EM02goo0jlL
dEDnLwuRCV2f50vz17EZiHBImqkCI3xRdPqwehiLa59iUe7iCKvhvYwqQ+vzG/N/4thuePMT9cHs
qJaP+wFLcRVNt9eOE4P6+N8RsjjSpjob2xd+nIn/JFhzuXzLJwkFwshjhyfBrmta8Dj5AGZtinQ1
gnOxgyryYYM/scoSjXjehA5SpCyL7vTssHDTGce1/b/B5QSmlFB1svgrqXr/Do4rLe4MRM0FVU8R
v6BWihl6ajz5k+zUObt+amNaYmeYw+XL9qMkyIZ6K2xFwtfQqQSE2EeWVHGNvoswUh8rXTkryknO
wgOovPxN2nrm6MOSlUKImyFXouQWOQC5hngXLfAhJs4S9lmc6Yrq/6ugFyuPtNWpE6v5YuuFgIqt
2WOeXRB3SpY80Heslp4J3vZQP0grRLB8Kns1S9qp5BbBqxugyxVTJc1UUbAHfoT7gwIJWcaSpKFS
pit5cPMM8OYJ3ZrqMFk8XGGjegJ+xHjF7+gV2rm6FJl+Wd7369ukiqAEUAV0+9LTsMPDFhGu/2FA
YYGmTAK1xB/QskLPKqRjo0oxafqEQfp2YqOvTJILeGdSLGlTnSGHOtcBaBF5CkMKASX9H+1zsPv+
bT8Mgif6my9m19pUtLHEAMKozVq8Q/XdbCWZRN+kPpCUjWLQjBL1SiprKpW8TcLYedt7uhsj0mP3
ckqOBqR4JeOEIaj4XphAaJwJ+rLkHAZa244MnHr2REgkkTbt8XpGOU20c3CTGcBiQpIboPNKCZDF
8aqbq1vo9kmQCu7fNVrywikZd+qPSxZzoHILVrGAt50wLyrzHFMLltK4cQQon2zDlZ25SCWrsvZu
uIpd4Km5sX2Alzp1qjvnnSXsZI5kDpNt3dfRqXuLLlZFADu6VEa9GC/OOiqK4l+eclvaMdcCZfr/
fGmImVc8VSYSKJE/gPJ+E5YMfCwgNBO9qf6NgRfsXq5qZSxdHHlAS+OfuAxnFDeuW+V/XMdb45D3
Fluzha0tegP5Vw8Zutv3uJVWr6oXdpSKXUQPLk+MYmTy4b2h25q+AI7Hs0gWicU0Mw8MhhWhJ4A1
LRj3EhuHIs+UaY+qLiuqRu12XwE+MSzEf/uwNiX7l7gv1558WO42HberDmMblzMm8z/TJn/qcvDD
il5pi17fDycS/jKLsweJwEmqYUEhhi1DKBhia54Pu5XGQVMzOGyMhAfHaIPIjZDNI0vBKcSfnMOS
J17izqnUbEJZ9GqX0cNAwsUfKl/TAEkvg5Fi2ckIQ7OFw15U03bhwZAMSpkUQIgcLEEOrmM4hFgw
8Df8b1zORVAeXGApKvZDp6C6qHKo5QnYFjZ1BstEx5bWbmSs7GBdC/u5PPmx0JPXlhg9Uz33aFUT
x58yJ7K5Qp0AzLbOf+O2EJ1AtzORW4HXirCBA9d1VH7KE6TiWTGNCTdIenFbMOWAFvOxXcYvCXYZ
K9JqS8T2go9QGdWUKA7MYI7vw7UnmoW4KRv/iWNprm7AbFaW2kcy1C/fN5mVwbkbsUh3sIA6r5AW
Zr3W208IAzbkZywCLKTnF9EE4SnRcb6475B8+EI4RGSoKafa5m5K66tz3OcCZlxMw9pKorcGMLZ8
A6YNQrSVx37XaaB2ePEJe1yf0s3PWBMx2uFSbDEm/9+J3U60EGMilP9F9tw7SAlIZa7d+Ms5QkXw
tH5iSqtp9/0xiEQY/568jPSh/URg2H92tvmKYUxOrB9Gua7K75wfO1pUnLbIKxEYC047udF3WEZy
lD8iQ1vYpjtaO8hvOug324/QCqcase5D7vmtKwBzynlW4aQWzuNcgjWoViDLZ7krPmigvDf2LS3l
RIecQYzZlFc4PY2Qk7sT3AEdj90sVSxdxQfxEsKWNYIpt2WQUYcyrocoTAVTPzSApX5n6hq4UJtg
8+Pa+vWnH/In4PH46VEwjnrZoTvhAtUOXvnl4cGoXTZaKgLVz/UVre4zmarF0kFneTf4pm0sPv6Q
Lqb0S0tOCMphG3QF4M3kdeZ9IXXhG75MOvLa6Y727V4ch45y7P6JDS7ZBhCEsuGyoqwriGxY86rL
K/VUCLByyroMGjtFi+xN/TJe/ecX8UpfeG4Y4H/FfCSK52jyrDvqG8rVLEusnT11yMpYYjRYZav+
Tb1ulTgjulDDy3FCKIOeQijIaG0sBpUoC1Ps/Ps7LUHFxR6jypvq4Hzt9c1M4rJNrub5PIn/k8KO
jnbc2ajuMdVgns6N+yEe8wgkZU0OzGa2Kgb36ammm3Jbgg6PG+I7kfN4URMJeiMQ1y++m3aebkR3
QQyFifRbBp9B8P5ZhSIqSKn2B+gpLzBSsqY4OMEkYa9v8LmX6y2fEPjyv4F9FbZ6VPRtmy31Zi8Y
boNi//C3gb2Q0lLe1Fw1fGRmn/9U5iQlaWXEFApiRMVOJOR6w6OYkmFBWgjkMVKeXFlDeyaNLmvt
KcLx/WGAlPVYN98/drNvw7Ge7NhyxBAW9xuLGjcIrAawwEyJkMSsSvilU8DJB/bBzWdipV8xM6S2
y5Pq4FmZBnqzuTMzpq3bTk2Q/eO78gtohmUoy2eBKTo6FSRVF/e2kUpqeQ6rN9Nz+D4HjGqwmwcK
L0wfANmtBcIHgEVqhwUoV3nBhx91RJmIsP+3B3UCgh534Wp3rVO/xkaac5OX/eQFwRhLnFUfHLDu
NB7UUaf96LAah3PH5/jOaOu7SMNhdyL77M9wmUsOaxaqZiXZG9zTtXDPkLIASozn6fCSlma/UUG2
8ViQ1x1pocAH6FK2H3KfKmmTB57l3QKiva0ULJlVBvUxt6+b6Bvi+MmNxPc8QQpDbhZj4wXFJVxj
3SM++9bMnK8OYv4WD+eTQVvNmF8kAAx/PGMSsCrcp+L/KcIiwodidjqwkJEWBMwuoJFMEpMHkv7B
lY/DSNO6lP0gikXte1BB5xw/U8B0m79GX3hAjKMy+y3VfMhuN5Ye2V1t+lQkrUbdYFP64MwLwzCZ
EYODqO0JXM/wvSgJdC5MFsVa9w50hYfvzn0qTnhtSViuInvETZKdpM2Xqh6fE60hB0ORraSj9+yN
/9oKRcPmxC2R45PXh/niMEsjclIrFE46U4RzB8TMmNuOiRIBUdP87PA1mfUr+PaDipkZEFkYroxQ
sdbWUI0wcZx3lNAbF4oNcGb5Z3aQP7kt7JYKgbfBysmPKFg9KNO/WRr/0t/Xm6AogKLCqKgI187R
/j6PpYrukxzI2t3Vsw7NvpOc/IVJuSCxtr9yeGLw4yPVSdG0wzDnNdeITYx1wJfFRAicMojEheLj
Ht4eo3AieFgJRhVBiIba6rtWLZiFWCPph1KTHp+eBAXYq740Kx9ufDKgbT4IoZpvAZX8lCEYZp5Z
8ay3WSIZNm2m567yABtIbqPyNGQgz5NmMF8KJ9+quubK2bXjQK46peejH77PlZwl5Yv0PD87De9v
ckU1DVHiGeBnQlpz+/QXrogytfB7wfd6bDE2Ek4I1oAYJDAuHO2hE93/b31LWZOUMUXwdQczJCZM
lSX3lzkC6z9k8gizYyCVA435qgYJt52zjyKSgWLLCsW0FTJQsHXCbN90maGtYB/XLWFcO7039vBZ
2eBPjwGIGRKu2Yeazo2PITcZnl8CDWsGXyVvXoNQPnaN+RQ0ApK1OVZY2tLTsl8gPdN5d56flOcM
V81+8Ipaotx4qJST7qWpEtbNo3dqSMtzK2PA/2co147jUe2Qw01M2XA7dZXalo7814A5jSRTRVc4
MbAhZmP7ZWp/3Hjt7qHjKHNdqWMt5cpKSVzpc7gOe8+KESt8pmc/1v9FOIHA89r9pO3qxvN5irEE
dOG2WissAYi/U617ibWGxYSevCfseHYMwQvBR4VZQSPTftdokqcA3Ta5l2KfJorY2rXUL+adq0x0
Wjh14DmT3zK/Bcr3XufWYoviV7oYS/6CIjgkaGHhs2hJBOiaE4djvmMLZ6qDheBnEnT2IE6g9FoW
KgJ6VS/JCFTy63RM4w/eAWuOD0+oypWW3Vqn46W1U3I644NKTaXdIIE1sPcTbzl9AUy6JPTky7mE
7YA2hpqTN1Fl5F+t/X0gMLE0W5mRpl84vqteiYRkpqC9+soBSqzEGvqFmgf8yRJPma4taDqp5/KX
PitB/Rh1yFCNQ5uaz5uGYtA+1nVTsyz12/1V/2qk4nEHhTLLsOZM+E3GTxqWIufTG2+R9iwBjJf7
yK+bcbyNkHt5AtDGTqnhv+4fMPmwCKahgQ/cnU8HcA9PYunoBuFuNuaXqAYM3B1edToL+gDrkEMW
Xh3/4Y9oa/Q3HE6mSGvgql9a7lTowFPWgdxC+1SCrDJMN3iKafgQhH2tZVFbQTtqZZ9Zo/j1PDyT
GsDCiBvasOIuuUcRBOw6NkhM0BpaXWek2HiFl1tYl5Mf5r/WfbER3hBwuBEI8LloJjTRdbBlSRpN
4cpQdFplWkwYvK1l4PjrVw0HaPHjxfXRRxnrn/gjIdYD8GgzgnCT1qA7cd57TzbZsKmXlqHDU7av
6yULnpIYuGFopuOkshAd/CAJzbMzlnDeC38gU5VRGFR5FQLznV9LvMTJ+emhCqbEvi5xBCwG4ohW
j6d13EwwaugsePXGqC+DUeYz0iz6UWuIp2qhtQTXO2livaRsoOnYTD8zJ/qKhauQc5WWBwjgWmpr
sR1by/pvz648/i3u41WL+b4XTVdBzfYFmLx4I8D4WA2BOV9B7IZxmIYCLwOujl8zq9GXt6rHzj+a
iLgm8pjOZhbqK7vhwiRbVfCuAZ+mbgiWmYMh/RzsHRe+Int/c4OG/V9KDz44m1Dr8TpxPbjJNbBl
xPER1+ijvgLoY23jwsqy5HAhjeYWjAPGV9KvRje6VxvccOatkTIG5s0Y3kN+XqCxhHdQD7+T70VB
CTZoRwFe8WLJqiMk5WxM9J1400ANFLaTimdk/ObzNdbyGhnRs1w4xkcxmbHlDKyI5OHckDtDiVC5
AuYNfuXWv76uD7r/JqCSdS6OySVzauWZs6yrE1mQnkgUcG6pGuUcy9ONisggOhHsVpZSoLcL+AWK
JgW+XcyKHxhL5f8UIk9/hHXgrL0g9L/nYmxuNngQHv3mxmuym5Mjvlwm+e6V8bsDRLuABXHNjmh4
X6JBEDdPCPmT7ZVnloEO7I7LYoh4NPXDQpEUEjWXfTicS1iX/AuP0owGVqVIlLXbk5mSoxIBDYt2
/JcjrbCsoXyzvuaH1rDr4GtTPYqwgITDS150hinbtCwXnJBmEQa3flmTS69BDH9+UuJkHXfTvNrN
IpM/XU1ub0O4R5VNHWBk76X/piNPiDCtqaA1sRiMi+YwMxvnq2alQuvEuRXNsliRFQ1YiDS5AOD+
yEKwRwDeqMicyZiiLwA0CQC3FiCufKFJsttOaOGIPh97lWEfR6cGJTBgtzj+wFC6F5HhxUDTHBsO
6WoMEb/kQ7yBrbPQ9wkFNQG2eKs6jZuwftQ4QHmBhmwHbUsr8Adw+8UA96PW1P2hj8737T9YOSc1
bzyFXGVpTph8ln+WC+UKyE+KevUioJasiPGBQEd/Q4ZfAoPbLaFelzM7/AbLnDWcIfkfwgHAR7GE
2DKUsXjeiWQloMu0mwDUB1o/zq/jPfLRJjnG6LDUp4homWEuv16jJiszg1NmOQqucd35yoPuJWAl
4VQMfOUhiRnsFWj7METYN8Ka01uc//2R6O70dA2JArLF5YTCwOk/0wnIoj/rBvpQUTdVzuAf2Lmj
VFRVcdjHwcuohzDXy5EcCpFW/mTBbj0rTYUJZea7aNkj+Fv8jvbvEAJfOPg58jlixTSQow0JdODN
tsmh9e2qg2sfyXaYbjqsIXxkU689IqlMpo96B7NA9cvzPVDQmU0TDijA3WWh8YYHE+BXz29MU3TQ
cWMa5lnauEAEDcNtHjUj7F+oSaW5dEXqEYTqSj4eisPdXg3nOHnv8gXUXjylOqBJuOACYbXXjJ8x
80xglHFeel0W6Gmos8+utyJITLPgOVCSZYxiDIN/R0pnrrfVSxbkfoQh34LtbVFnJPSilYHcXnxA
WLslcrcXc9J9qoJydHTFWR6tmUg6Ih2Huaq627IQfo8J4ohWM96sD2mBP4LZ8U1AWy+T8tmtBph5
OkggrW5CNtEc/ouge49NeemXgcWZAGooVehuJy/Y+znLWlWgujSGEyxNdmbqrCnxt/RSAOmhxArr
IOgtMJpgcqhlBip9e2lTw+sTcT1xcSqEbXD5eQ6ZiLvOyH6Pmd3Jz7PenqKB3DF4P5eEn7QTOMpT
20+lruo2vVWvZRXi6GvpY/cKsQr0ynYQQJsO4GOWIqTt6cubC7dezxDcdx5/PWLG/sMKSgqo8lN+
/YF7qJWJ6zRFH6dUzcyiUbPaIUuG0kc4eI/cWlAEgjnOl0gNslRFOPDvIvbjm/X0dSafkdknNGHL
oaufeYYAFvpOpwNC/vZrssKw4g6aZ/f1+dKbGSLdf8/dHktKMuZeMPUxE8CBTSjAvUrloXpx5VFb
VWsofFuV/z9veco8MUkfbn6g00dvCX/Y9Fe0wBEMUicRE0Wsbd1ezYmF2fJ+XLGolXnrKMvmIrkY
htNSvGeHawix2OeBALpK6IK/rHnr4ztQTpYAiGPH/8Kpf9NIs+EDiPL362TwNVA9Ugfl5pWRarpQ
+NP8RRuznVd54evccEVkFkqkRrNRXgTtoVKmf77Df8Rj7n9sR7IosgxKs+XP4dvqHag4ZDl8Vmiv
JLZSIjpm/CqiUTjyC2yfcdme5E+jvv39AGce9KxLA0h6mu7mURgdLCH58ovRaGK05Pcj5LKQyT1O
6rjkhGzkPBQGdd4UbxPG/zsi8dgI7eQuP7Tgf5YEPsxPmcw1snZmHE/QxDRxA7QKLYgC17ke+hbU
kKIbo2X95fCAbSIAk/IhKHEJTMYc/M2rMwljFFUW1pQ0Q3PeGzKqHka2ZUGgFEArbMhMIyEeQigZ
ImH7DsgivH/MlrcSJvLKFSHE3WgtVk/WgcOJJyoFNKJ43p9Bsg/xer3M1LbwPcXSSeHyGRDk8/tc
61fYorrW8qIPmWadB3xy5DU2VCfomkNaQ0bef08OkWfDLksgfXDwMwXTZkEQxCUlEcEwuzm6yi+w
Hf437dpjB8g4ZLMGAXBhnuT8CtvVnFJsp4T1E22QgRQ/1YnHXT0ddQnV9S4/d+0E2FT3B/U/ZeBx
DtMuCb3oVX41R1CNzn8fQgOxoFFqqLBD8Eey1Knnwc+P/5mNRT9QhtPOxZ8sPHOuB48g/ImBK2Vv
GgYH2rkY0URbJLLKhdpSd7HTQ3dTJi6XYnHESbZT+GYQbNWeVwUqe+QaASpp7BYySOUSPBMCTkhA
s5dIfG4xrQccPAv2evRQrDXWj/1dm07at31Kc6fpmAoDrZbkncKTJF/nRGDx/Cs4VJJG1pYy+zR7
teFO0TKMnidfGZi89wH17na4iLYKfA/xUJZXY0LecSxdDfk5OvYYPWXfaX5vQ57WV/2PgCMTZ2ju
OXPZoncWWYuNf0XyudItF2DiIY4zwm6aogP5oj1eTTspGRwdmQ9326NztYWKt8/J9tuIP5RN8vQm
z2tlSQp5XgYvyknk0WZKWxTkTVsN7ongN/iu13AME1UV6MDWYd2J7ctXzx4mnh64TJwIMwusa8i3
mn/xDx+hZ83QPREUOGdD/DmhKFtXn8een64dorU1HNvFaf5Lfaf4lAxWEUlqxrEcvjMzdqokyp+0
Qrh93cRB0QeYuiAz+dbbQg9bFOH0V3sS7vXiJ2C1bmzkVbyO9HBFCLQVcx6Z9/dmoi7HNXE6yeK3
t1kREmiUI5FxtCvXpMAcaWIgx+zF/YbrGUnEd5VsU1aCF9O+2tHpteKmFRdfxF3qhyl3BBarrtaJ
HByOIlUzJx5OUgmxeunuAB30fT3d4/2h3tEU7sodn1LgciJpZcVOhYCrJ0rJHaGWwVxgmgRvUcYz
ZjYd2rV/3+EE0pGW9UQbhMRLwNPH0hIN/9Jl30D1C1qoiKtAVbWsSKfjs0I0Xy5v49tP6P9coFLM
O11ZbWskTJ4D9JR/dGfutc/LeSF6aOrzYClbAKvHgbiKmNeM/6QEcxZsmU8VtZVa1OMcnmqfZ9S9
g2K50qpUemvBnXnd2oyZ+6Wn8cl1uf7ve91vrYsuBMwCTdJDTXE4bEgchxr3in6wBnlpa/AUmblG
i3jP/Lm2Hu693sgIN1BGuhm8W2Yl7VkSWce52dwX9Y3/7ElwGOx1DhMGfRcnp6mO4Vwvqxeg3bQE
WdxyDaVNS6c1kvltXqgSJZKXGGW5s5Yqehj0Pru4LxmKI0ygZ5pJ/V4QjBJL4C20/gexuw/LJfDC
agvQpnUjXE9I6aLhTfEOCZqZHKltB74myWMnNj0BqKyVQX0Ptz09r2R+CTj8uJg+Md5qlfiL3Vge
LqeVbCz2qvJQPEKQKhlB+0Jb6l7pr4W7cdmzE/sJx0sW44FpoE3E8bpdYFAHpJ/Skz6jbrzGXwmR
tQSmmwNZ66RI7feN+9FL3tWp9o7/++ME+OB3ivLGD8jA9NMMw2gpTUj5+76cJU/OgyLKLvM/vCj5
g9heGF3H4ajlCReKIQ5SOPFvmdF6jTGSBiPa2ckMpdD7ltniZ5Wsejl5d2PXOYTJacYAcCyHb3kS
ak9GxLbH6ef6b3cKssfrWJ1UGgFdNqGVQUsQVPt02nR5GVf+XauG4gamplKSUWI+hWlQbQK/CMnZ
x78v3yIFi9hzVpXPUfVvI1/PxsW51862hr54B7015uV8tjt+02l6dwK4R/rEVqefd1stPyqPoiks
7Wcr01TPtsxrOcaJmH1+iZrygdrV1AzxGRXG/sas7BTOij1wkUH1eLtMkxdxH3tzSFCrNiLcUgnt
3HRE/fj3PId0hz5YVWeQC0NwLytoACmrsQE3vsGG0dFGvuFG2vCcokOOgbTeKJw71M1UB8WNCziO
Lc9MQ7hbVjyv/fQyDf7PdGzQRVyFQrD34+0arKapOwDKsVmUfIpLQLOPz7drYW58ZMhjrIBEC2XU
2/WDdIiSfpX1/OZEp02wIa6vXBKFhxMO+Vs/8ryd365zJKUzJ3lHi9Mon4ZLIjl4PJUEEe1Yi2Tr
VUV6lxIvVnqE3tXUgSDb8OmE0xT6Esr2Jh0b5/lrFZjCFSd9erf0iEEnpNzYUzVD1YcJXvuwoofV
8d75SvvgEVxbtVDJ97hsQDlvi68QCQBHbnnEaxwC1xhD1sYBRPx2Xf6Xl7We3qNz2wabewuvxwcH
B60qJf2fhAEbPmW5JtjtH644OBWCwrVrC5OCGVy6pV07GqzIDDroCIJQmvEA7yNZpvsEuSP1JarG
tHGYGzhrDuGry8ysWBUdhb09SVRL8o5WddUuNs60RXyyIxtQdNny4PRaEeJwml7ajDM1dcCXxF3w
o6fb6dji+WiM2vq1rcZc8OS5VSN7i+njQ52l1hc1t17Z2Fl9uJRpeQHS6so/vZVO8wYgMI9YcqxY
yT/T3Ruc5zKwaCGe8XJEwiSmJHrBRfOQnqs0TkKihTO+88goj+0U4bpB5zaOnpltUL06J9FQiiYp
suu0W5JaXdMnyAgRadt6EamCrCEsR5fc/IIUE0TNNRCdN9EmPpmKuQdXITxUP56uJ2ShTXYUgNpE
yB5kzU28thKrOoJXjTCSib1EdJJ9SQ4xb6bFFWSyFvn8daWK3GbYRtlBs9VE/bJ1UBkqce6mvLlu
9GOwTHa4p6Hs6OVDbVe6VNHB6ts/GvU1T8w3KziRR//NxmxkZElH4Q4aqTrPlCxHOjgaj5hCu8zl
npsmuEl43PXxESIIrn6efvxKTLGYe/vdOy8LBh68//XxrwXMQQkM/j5U/HmUVSaeLck9IqNXnP90
OakXFHcTyccqDdtl4Emxf4o+A/Jfo7WeKl0e7L746LVLJ1GT0+XTqcG1VP5FRPl62fBnnuvfHuep
UzJ2zj3PB6tEPzQN4jpeq5TP4V1pPgssOGQteYkog1+mPZSS0GA2KkFCDlpyYj5WKeI5IqGn4dQY
O/J3sEl+SNntqESsxOUgW+2QlW0VTRYeg8KFeySJ4PNQMoyN7OwTtxsXgI04m/NmQZMsQmHwqB9Z
0nClCmjlSWn+vBurZ3/6MG18MJHd8dK2bkqzFIbrOZRvPBkErvClNRfmKZCEyWxVtRhOsq9w/hPU
zM3fZax7ZEhKcvw57GDXVEAD7seSCFQHpb6usunR3dR4gfiiYF10T1FutdovO0P8q5v2dNIN2M/c
TtmXveh/z85j3DREGR6hr9TO84wBUwRV7A+Hrry/FfMzs9g7+ao40wNBgG/oHIZ4JJctfVh/UU7H
zAS8s8y5dIh/4wBEp7c5HfE3aPb4gtJvNVY+11p6BG5oabe9NzBsYcRJZYmXDeCtTehgM5OmSjL7
yGEzF7TSUR7hPjknBvD9U6dxX58z6dqdTCDC2M0ikdcBhjb/rD8r4uEqqNkWs8V5r5Mm+XY0naJF
qPQDDeIRA71vvzNCLzgrPu6RMBUx4ymS8TqxuwpNnbtdtDA/jsV2zB2uqswQMUXUS5G6AaDt3eHi
+T7L/UiR3abFRyB5BFhrrvSxPQhuzoTezExkgnuFRFt8d290OgE/isLCdDhBRZibwAbu7rtNxTmB
/XWehkXzd3Dq/OJHtsH4oSHUXQbOfhrdVaxtOO6OxtZvEDFbX2evqXGnUG3k0GB9WvkuKGdTHB5h
vFo2JnwDPDlDIKo2dZYkMTlmx3SUDkXbrhTedlkIwU1IOSQV7OuJSQ0GD0fHX0S/uVfkmdPBLx4c
83h/RihJlRA6NyqxcTqAxERALalj1w05RIXw3BoZgyQs5lXyfY592BhjXBpfqoMrZ2ZgDxaJoFaJ
vmFlnb8rd4+GnZ11tr1xfEwa+f/g3RiBwGKgF54ssKct5CA/ZMvsny4nnCfRMKZxZ9wDybUUARZ8
b/dNc3eGgvAIWVffYv/L6XtJQ4Sj5nmOubiAq+TaYifNhH5f+SysN4Gie1YzHLfkTyf4FGyUZlO1
bMhDOR66IItdluSabNXzV2mzdAgG2zQegF3KWdFilvk/BlXT2ciio3mJqnNXj+CRndflUmRvPuBK
nfQGgcnlZa+Fj+qUzqkikWlbphDCRIYBs2emd3X/CpOvRI19Xv/quVj6A09UmjQSCDxDhwGzdFJr
wltqQxHxy2y4erQpV/31jMyz8CZunPNYO9Ve3HPDrnrHAkNFMYUjUHGUkcjIZUjqnFX8ymv2YKvv
szRoJpRXFVIg3yHMVO3QJUE7jlT6rVLzGKA+0LQZbT5UtRP28rIW1GaIvvEGo1plgzn2Xe3M4nlp
er6yCe3VSUBEzk/jNWSO2/5/JXNldFpN6y6Ho31zx4SEYVyjXcqYTHqo1e8rEl5Y+roRpqc1CRBY
Vib3OOmk2YUhMUXKXFAjc8CVJpnWJP3+W+U36rfAeE+Q64gf56ldqCdqpUUIw80Gf2TJMw7qzhyC
FeX1jU+XVrzu8aaYLkSffDXK306pdoSmw1nhI4OhHg8Xlj1wtVSo/nh76SJDlENCcQkHaBuFVDG0
GXhG3IuQikP7gSHcat4D+pIyTiD5/52OdePs68wB9qyvaG3zcTCI6IjhyLfvwDTKNMbJZGAcF6Wq
r64+j/lDN/rpSoXUR6/vrbUUVu7uujnt/12r8ax9Xzlcil4yLfV+0QhEK+S7LvyxDSYShtZm0j0l
He9dhmWax5ErpgyvWnOE85h1vh7thdOPQeYd2LuoDpMc1TxVQ3wZPypNvPr6M20QpdHHIXCe+x2r
ycq19ewd9I16XNjn8xSVAXMHf5UmdNd5iyiI0jkgwP4tRNUpL6XEYb0pAdPmfnhfbl8idr5I8Cu9
fwpxWSRnbPtekLfVh4TBs+SlqXHr1QW0SxvWw3I/APp1aQ+sMc/AdwfgI6rVm0LEGuYSLPQYGgcJ
kl84SovYYFiP0Nr4tx/zCFpBv2xtYcWfEXgzKkkI9LfjuLIxBk6MnHxpkdoSIdZKDuhmKd/LPSlx
JkTqiQd0KAvpu5ivMy9Zec3MqRSZVOsSN/yhYBD6bQYGZTAwRIELppEEsp6g/i3RJVsyr+Z90e0n
pH5OdUYFtSyH07Xe5QF1qe6WiZnwwYk3xt4rcrUHVFBxw0hBvV7Avy4d9EQsW5kXlFV1dDB0C2LD
VSeA4FNBm3dcB1R1Zu5KgxbSKO8xguKyUpyhGxNH5GqfE9qcg8vSu9FHP+4RRTM02LBQqaf2QKb9
UlcgGHOy5q71tKT4a2lk+Y+0U63ASs58ZsJ74Q298FewqEKoqocyROo5qdeqh9A6HsOjYMOzU0rM
4qVcwkgsaCTvYNryJOn9Pyqb098ggcTgglGLaNhon6q+Im6ofsDeEk93V2AlyF6UKQyGrLMxQL7O
S5etyE0wOU+rFZvKqEPIr5xtNUAkS/+Ks97N/CT6tVcHsK+ubegdwKsIfsai3SI2HR+JOR+ot3bn
Os7ACYPLtu36ayVDMklnvvUS5+dNWIJsn5OIZZDXeZfnHzB31ppp6kj8lzNO8j2yo3fGtr2raxdd
q00tyCqvUn/9lYZN9mhCBtXL1YbjfSyjOJhwMkXN9qE6cUpSbx48leABT4EguA5pLzk1P1wewSH1
zk/edymFkKiqwnfB/rWDX9J1pz7UeTQQZfPt1CsKfn+GFTErpVecJJNRUv8GT/1RcSysUzM97N4j
rael7aCf2iqDHGgYjeE6xAnMlKFILRxhh4PYVcz/v5vob0O/2ue9XXUqQ2eBVdlyEtIE+QVHt5Kk
0uufdRo4HiE6ss/oIe8OTUC4VRRjPJmie/T9TWRBXtmxAuGTw8qOz5H7769IyPTdgYfOMZzK/aOg
MDsGPh/KmB3oK3S127qElIBJg/PVTDmQXhDH5spkNc9tQlVRQ3QPHr2eM87Qy9/0xCuO2z6PZW0s
flrq26xHKlD95nxZc9i1/D9xKjmY3L1NW5u4tqEwNJT6yirOvBDMR2Ti+3WNNNh8DjBeXlT1LVFS
nAELtqkbGbBuOD8kUnVhM5jGHwpNgqnUGlZYsAYPYWXoIh9QzLaq7reXziJz1V2JNoeuJ7HpULnt
ioXsLBM7AYO3brujJJ1EqbETyq+otYvpDUdK0vdsd/PQvbZEtiXWUsivsVQDA4U/DALXMkKo3sqn
m+M4nLgDSHPhTt4kQ9j5DQY1wnrKhFpglFWOBt+bGdwaKYhuArQsuaIAKSPfLuofEkXnSVOeUNNR
TUKMjZwbn1rTL9iToLwX0LEsvXgSzAkysJZ1Ol/5pY9UGowQVGOUjEYb58UcRJYfiHkrTQ3EEwzZ
/1K501CU4tVVJ3GG+826R6pWDRVvIypgEe8IUtI9cVldd9rNrqxoEV8JreTpyKqvZ0NFuogJ6VDH
SXY9mNWoGx0S/UjFQYBpebZCboNtafyCb/Qr5ftTK+Tcy/fxNOvyccnPFzRA31L1W/7j2MHtcPG6
LtS+Vj5Av4qXj8scpxnR6lVm3uNkgEO8n3MDXPmKRyfo3LIj5NQF+Ko2cqvSNiZep0/OHbIg3xok
AEk4+4Wlp3su3Uss/ANtVBd8j/ZbWpT/Hu5pSkjVtZYAh1JAdhnmtbRPRSxBAeaX0yzpeo5F8aWL
o1ZFZicUakatcBna3Wlz2yL5Wmm+Me1dQI5r0S91qJa8m3V9YsrhqHip03Io6nxmAVODPUOcfJh5
1CE3eWKfjSpnJLnxIN9YVTmUuZW0RFkvTHA0uOIJYcuoamwMe246hxT8l/k/XeZCypxwBQCbcEDD
f4vpubN3Ako1849ECoxGoGOxC7r0V4maC70+mdoXR38CJj+9vbmFVWUzi04xaGX1/l9ZbMd0HF/6
xyT3tSJTgPW9gCG1rx5OPX//rjyakIIUqI+u5WirLZxv5uFApdinxf9LgIvx+X3OxXcBYUhSNkLY
g+wqS04j+prGT5m4uOI2RDYS8qzKomN/kBX++Xxhq0F209WCv1e19cDEcJTAZomqXtqB1uzO9cI/
wLmKl12G1vc9OEO4fvgNYR6x1wRWnjMiL0jovaQ2PsU/rMmgFoQV0Ds0ffR7Kx8V/gjFHRVZVOnt
SF8Kg6H6CJdUCCt2YpB6MLNvdZZXTMTok1zmzOPnYprAHVJ4GbYVv++sfe0K11/ir3pRQrU8s9cS
tmmL303tTjBjzEZIfwT4ekvQl6hwzy5Z3+X0wFApoxuoFTWdg0AFvY2HHrVDwuKZ57etyL0A9Yg0
VW347eAUORaUJ8O4yuF7qj3MquqtxNTm9pXEs/RCQYWeX5UDRhnL5DTybdRUOc9erFz7UxdIA4bk
rC+MZrxo7XXLSRsFUfYxXaqIIuZ3rNNaIyZO9xfSZMOal7L9QTV5Dg+hU/aZXsRQq9jfmlqNBWwc
EgZilOTH9WdoIbXXkwpI3DQ4Dhqkw0KmU2oCOygtvyEOhN+eBpz72E3EhF7K03o695yzo7X4Mr24
yI56CM72i41491+Ufgu5v+tJhjC/GuXDMakG4JldxNOi6baA1EdtW3LY3nwXbNoyz5KoKx9TefHL
EFnTKnPkwG07imorcvqFf3bPP+ZCxoPuvXbvVBp4K34+sUwExIUBBCrUlInLxHSQn/urjDK3nIL8
1vsOHvOWaBKiGFyUBZw7iMxMOzU7lTUnDSMX8V/Elr2NPeEjKZ/sX4r+vSgWYPqH8QiizuQqReSt
Owu4KcfF2nNOQdusJaBkIGobkm46S5Kb2iaVkNkEMGL/8fjgV4X85Wdg7gpWDizz2Gl2l7C3cPPQ
zwxmpLSjSqJo58mMHSfipmUyfSipDL69xcv0NKg3YQhzwBiRYBecaWr/B6stV+pVr08oxIO71ihT
egiiMOllL3bg5P9UyzjGUdwkWjfydXfZxB1VMaFXv6yYWA+5I7AvRfSSQ/IkfRc4NXj1cJE/xVLA
K9L9+EmlqB81N5AHSsGNblgOCVFOVKl5A7aY04OtroTA3heOvsnQWCpOIysTAj8FrCCuIqZDd01e
iht4UtyxI1ithA+p7JbfJAKQ5p/32h3m5tdz4vH3hoakH9YMcBk4PppkhkNBtFTekQg2k+Lqh0zh
iBZvRjCtnBnVa5jEt9rfC41s5ugNnKvQxotR43dmbMYN+2zgpxI/MSkK/bTVtWUq+l6tqXRp9E5b
Uay+7veR5haDoJbMe5u+a218Mqq5Gpgfy+RWZdzG4JCE3QodIrQdhPdIoX01Tl4MA7/32XTabfNL
q8/2HacYKt85vOriUmdjAEdaelcOKx9OYQpYgweRHm/Y5d3Fa48sK8a/AYlihEzEGWHb+YQPXQR6
bqlOz3Aanpj4juwcGc+mViJwPzcy5+KB5SD9ol8lntNy2XzHKMdSGNJdNHKwjKaaj6kU2PHntlqx
UEyn69noz4iWvdWWnUT8AxH81faOB+WHjq2H+N/yxFj4/bQEBj6KiIkMBvJjr1cH207tkgemMTuH
ltha0yVEWZokmdfaL/6GttrqU1ETrr5hD3R+ikbT024sLFndWAanM91Wh7E+Bn5jc9vEjZZJGivh
0yVfdfoqx39v74Y4kTkC9k4AllBZuqVY4UzzR0PdMmJNZNRXaJFLA6uLQjXzX6xvCOMcS6i9S//E
Ja+ap/f7D9N0zwitwap9VJo8wWGu6kpqAWrdIORm8Swvla3NgudeqxGy96FU78dchO9zPTZFCC+q
gY4wEwKlbGhUHJjEd01czkbJlhMzWAFKp8UbKOEchERJdG7t3Jj6uAOyjcxjBGkDlwqa/+lPznqn
m/zpK/+qCuG+/ZHS4Y5i3+FPgiYSNCryqZlFZCDZAZnNS+hebnbRlh3kIar1oUrXGgOdtOdHjNQ0
Qr5qo0uSw4w+AS9VhEGodiMtuY3+l4DP0qeMD65FI7szTykiVsYDv0Bd5XN3Y/kb6zZp5BAoyq0K
eXm0Nebp7oDwybTazmzZpxcecIqHtrtO+tg9/3DHqYyJz4zfO32qDTJAQlwz6nqnFB2npzvIZxXx
syL0aba2OHHMu/8lNg7Thq8x3Q4qil5DR9NaJKxpF1nn5LJxVlgh28hY9W4Ckk13r76x5XMjVMbc
s49oVvs2K3Yru6ZQaIZ6cWL+J0HatdnNJcGEdn2gNsyPJ5UL2rUM+77L0+qx7O3eQ2u9LDQ3HEmy
dKXcnournUWgRCILXfE2g6/D/vdC1yR2mwkdPGzzkmbzhrqmrxTmzD5RmdD+393kTs9hRIc6G84X
8QjnXAR+c9A4XtuD4IPQCGhaMKEeLMt/7eWtol/s6N8A2E326WHiue508FfHhLZHAwpKdhkfbXXP
fJErD5DylQ5IN27XbHBfM3ZyKKWvBKpiTjcdyjT+m639/99axPp2QqTJDIt63Ay98mn4xK5YMH3a
ymxNztAPUwDsW/6qsg23VTrn+ro13mlOb9RxWIWgejupjkCVCaLGMtetVi8PfiVB6K0FDctazeLF
GADK7MrnngGMCjkvILQUNnhI7DGcoKQFw0JmwDdzrbm1A/wFsSFM2hxzC1xGO4gm7hQfVjweMqrj
QdkiuRI2y2gbQLFkwgXmHZzYMy9muingKLlpWkcf74v2vphsdmQfAttMrY5mcwRQv9+BznNZCVaT
6+y/uxMhHtFIYaS6WGiYxEN6jwdPBDeqJ2I7i5L99cKPOzvL6+HSFkD24/xX3YQfGURKZrd+fE/j
05tEdATP9dvgs/0ZzKscar/LnClz5pCYq1hZoc6+BkYYuVqKCa8ZsgLq7Dp3Cb36H22Q/mHvLyWO
rZXaF/q0NEkksBc6JpmYphHQunrQ0O5aG1ummw6z1Rbse4KxH5lQtGsEINQkuFJpn3qIX/jnHGcy
ZcpdWT0ZWnYeNYhcQ1Qet22dfLVg8ymyNnk82+RpZJZq2XB/dGXuRunuRpH32b7vri+z34ffiHUS
JAP56W3TGlCd4t6omoACWeE/NbaGlwxLn3j33191nxJ+aIo3D+2cgi7T1RXk3vrXvGhq4o6rGV3k
IMqbOT6gw9TNF7lnXcwzdmDZlFrz7rO7UeJFsW1L9tvuERb1Elfscaeb7ld5+ZPgDa2Y886lVCcu
YuxOQjcw3BPIp5Z/ccOizJiUlgnXVRx1JkmC5O7kPzNbhg2ZX8FQyFyRloTyvRJWs4O3G7e/ZxA+
SgzaQwNWAi/xbD4tok7UJDMcT3bR3jQUrUMSQBHM9wSuEwHWY2eVNQdg5mffmkeq9sc+1BmVKlbx
SgVL35sXIKDYr+D3yB8IaiQl8GSouRMC2KMUJOBslU/zcf8VnupCwtQ2qA6sK3TTRLlK+aVStfff
ogjg2pboMjvW/GWw4xfo5V1nanPn8gsMBKr6fvG/f3v/NVcJ/rQ407FmFdUUpmPEkcw1C7va2aBq
tglxYsave2nMIOrKxJSthU6kJwYB+5KoG97ErXm/f7T/nEv/yTLms7VP61ttynI+1AxLSjk1VSnS
iNclpGLYHWBR0X33HKLkDubLZPtg0+jLihMztwkHrW9SZ9+Mii6TFrfAhWQb8k6mVbn1b2PBoKoc
QiUbMo8kkS/S5aNZhPCqfONVQyNvC17sA7LvSzaYKEHbS/g3xQv0vdxeKXDG5DD+EHdWMuOVV577
4HoS/RkzZ328lOm4sHo53KO4dOd+qkF0U3nIDZiJRHkHnuDiQb6UGm1l1uBjKNM8cZJ2kZ1yKR5X
S5MrfJQgkXii2Dy3euztpt/4o7NGLs6Ng9yO5AdUn7bpp67IXRGnBtzaGouDvlpa6rtSOUEKe6RS
RmQ2N3mtwfUgZIue27L6M6r9tCeIv0pZ1BvFCFa/VeIozy/AoZ9FX4jrh9e1C+jWRwgfCDE5zXiE
r8S+b3mnll5LtKxHuvmkaSvCQNQgRj9nPrGKz5HUq4HZtpXxxDtbKastneCkRQSX0NhPaJcAzM4R
xv4d9x55DYeKjzmhLgeFnmPjImepsiCsV3IZ/oloiywoi9P9WxZ16DumYRSc+zASRN5Qr54V0Yie
va24jRYvVbaNVdGB7Qrm40o8dPDxgwpqsJmhUEzIgQahRqV0+R99gKvQtUj08FVbydrFSrvPrDgR
h9PbglSmJqYoEwp8bq8bNthbkSjdz5n+Kmz175IjRKG+yUMQXDjm6rQR1y7ZeCTkeYw/rtO07GIo
Z+wR+KdECt3kJ0x2sn4qfejnbB2Dm3O+ZTqNjV0x5ZfEdYrxhMstUYBt0fjBTy/0L/u0PgjWUtWK
u5s9okpITz8FCvZah9AxToWHvp9MHXyRCz4IGOX3o2ItZa2zLIngjgdlKbt/1ruQnpGIuf8hFc35
Tv/uA3mSCsbVpa28rWvQBEHVNKEG66D3fBR52BoM0j2ymF0NaNw6wgq1zD+9KDOQh5VYeFiGeUj4
0US4q8yHEecyhX3P4PjjixNR/qnvnFQjOKCVrs4aSck2DFUKkgxT+C2txgKyG+WN4tX8fZHFDrLq
IA7rb/rH6oo7rbuWTtLr9OWLHZk12dDL8SyhhpgAMYSDJnHgZ6y5i4ytI2VVMc9R0Vp80pify6su
jGKVJYdxaYEB3ccP6NkxvMYBwnK1NvH9ry0sadDCUDmTQNMsNku8S4x7BZIFSBugVqBHxasZzmsG
29/3k818CTmjBjmT5bgYNy0JVO+ETCs7JHGOOKmUQnuZ28IC2/jJ2MBtKIr2Bo86RG61oo6sXmDn
j7VROjRBr4AbWTGpfJe4OaOX9Z5oxKEOWaVPzii/SDmHavd9PWnXpwgkqRxXPGZ5TUB9Vz2Z6Sun
UQhdPuKCzFwXtl/Fs5/zCiJByz1Nw/H8khE96z/xXmTYK7sdcwb3PnomRtx7eDeSgWEP0JzNvN2p
0C1zRmLnl5+Fl8hygxMWV1cVCQXiUt7X47KO1w6dDCicnAnZollmQEAGoOdE0CRffAp0nv/rxIGH
WBejU4WCbuWWvWqzRuzkBdhS/DE1Uc7p5Q1FP05ZNAFz3NsTqfPVWIw38EqyNU+2SNugJKk96MAS
6FCzjIiuqv9LMmfvZ0m5GLzOrSssOwALMHENxa7tuG9g5B6ptEpnmL+I+zux2HPS9tO2XyyNMmc9
1wifec/U37ItrUyuGhw0E3vEsnpxCzm1WO1Z5A6BEZNRaZ3XtePO5Me+29kwebKjbMP4i95px7Qm
XdaiH1jEqW/jO5qb/JF/eG5vMmgyaPxbocs1hVDKbYp4nxragsvjAlXnU5V+vMwhjcDym2lQ3u18
YrhlSJOrM4FtdMfxnHkxXmW4GWx9ZZfZNyKyFB4yj+I7FEAj9B0VyciP98RjqMU/8ay87A1xtZA9
kL1TYs3NYbE8LVp9cFUAl/Ak784NdHMVVQPhb9qhxI3u17LebAcyOqhtRf+h7E6I2vjP3xTob5Qn
mGI3xkpRdgPGbYKjjlEg3wvF9iXNM5ba+XcDu06UdcOfhk6Py+G8cEkPNJ0gDpchDNAOawR0RxpP
NqN/TnRwM+Vdiru3RAUhG5ymACtp38cLC6OxtVB8dkHxBzptxZn4+J2OGCIGWGYFR+ZZztujZxgQ
Jy+vIjpOMLjmxGiZNxx2WrMhhiNiWdVNzb+vA/2KMRVoGlVovW9rdN0VBwxduqqCqrFsQXZaGqpC
8MqVzWHu3CAlU6DB/hKS3cB6SaxD0KCSimOtK5ZK01kUI/XZZLKzD/HlkihKs4UJ5cjnMIFipTGx
p5TBr0kNhjRPfIGw6dbEJUzenp41c48vifBzG/HEykxGRx0aLK/5J+0u1C0lvFwrsr2bkbfqf1Wm
8VUcSQXfLwTk4sGV0QFhC11sHIhpu90n2B7AaGPjMZndfXng83+IQfmTFzLGAphdQ8jemFrxuBT3
a8LZziVF+czl+qGtMVkRfAU0ZgPuoJA0wZCdZCVWquH/V/zgn5SXi9Y317hIAApO9ps35asV6RQ8
H86g6Pz/y1SxuycHcMpjAuT6gNUKSmeC5Dg8AKQ6eBveEdWT04lHygVi3cD7SIkBcC8XlbIXKfDR
uFnO951KpUhqor1NCti7m4MBTIlS4+oegvCua2y+NVdZXmdAydjECVN8cqFbYDDdoGTzlAupw7pD
gI0jHNGD4z/CfLKSnjNcjKuZbr8AhbWikhunSyCf+pU77FH4ANYa8dTgrEVypLXafqwhWBAVnA0G
0hO+OIzuw/WYgMhqtTDwUdQhTGMbfj05G/YpgoCdLQM+/poSSxnV/wnHfinAb/d3pdlv0pS1dWfI
UTILxKBtp9fM6EhVyGuRmjZOEHEHot4OKev049wQBW4NslXSPXrEvtfZkEd8A0FFQH0rYUgwtvIg
9OQkCGZHxRX6yoFblNxpL5dbSL4eSTQwcjJMpkS25AzNKVHeSkrm8MPpf3HqLJRkqI0PKTMyh8kD
FGBpBGyGiDzviR0goFZfqxCRo+mON6dlhf0Zavd9ZQmRTB2j0AuHQJTkLgDIU14Y2TfdXyWGkd9n
brp8q0JIjpWyMMzi/Bej+3EPTypVxobakca1GCHlFMzkomDIUJhmyJ7JzvKUHsstpaOCpxeDdFxp
n4uCcs9eCgAWL4GJmAD4GSN3KOd+wlr+ARzfqhLAuiRQTpXsnlVfGZtJSUaTYl6UXigoMRwi/M8R
hJDS7N7WruL6xRvK6UNUE4I4DLqJadNUNrwBOnB4+yiUoQjxzS6eZhQiZPbBMQzs3FFASSA2KYGM
in3uPlJLDAfLQK6IB7uU561RrqMCsQtAU/yT9keXj+UcS02WbgLAtlcVfGsuGNa6gb6vEJiLm5jM
cuLgzDi9ZSM3hq7/E06lr4A5GwpWN0yDTwWyUJXFLYi4zLYKW5akd1tugFpf6k91XSgurLeA6JTf
QHvvNdoeNGxJzyiOda9gaoTi0orXmUm1IN9/5Y02hC2PEOVB4ujGfeStIv5aknRZLtCuo8sTJZJr
KLTNZpE/OsVJJqZkeXu4+7MAkNATaPY6a+oCydxWOv9g7ieUTilNGQtH483bQTStSefZ0uFKGIhK
QsqQIoJMm+0XFx5wExyjncAYopnYzqTN7LwNVT9EQzRFpJzR6cPYb+9U6RqnEOSj4ISNjBTRFmNx
p/yuWmeARzEA6p7DuolbOAYTzF1Q8bYJr/PJpi6csTfkYRvW3SIsRjp3z0+Ip/8KDJjRJoOeZrsN
20F/PgteixJVS4qNkqvQ/5eoiTfszATnZfSREFotcr84NA8NF2OQZlSebwqQpqxBLcRWm2yyU/VY
n2A/kVQwgmjmab3zfCuPoeQVV4M9R7z7jtGyffjiAXnbpcMSeLd1CsNKQoaXZ/LQbBgatPT3PLAu
ipMKE3+phjgsx/MM0tI/XXDrJmRHNOtSHiWkAAYcymA24i4YMKEkRdeIgyo4zYjwBfB5N2lRj8/S
HrF/tT6e6oSzdA31tFpBwzzFm+WDeHfyIrgRLVc9H4Q/b8l3x+OJ0FCrvHypFtDaDj8zkJQT81Vp
cbNfOUgqhT8BQbCL6lOY9SSnWxocifb9LTu5CdQlbR3auaNb3JqLvO01V/v/Ku01V+I5KE2Wkmn+
wf69EOEzhBYssn9NUdjq3gGGkryDRzX+nYFzB7WfKI3oZKHyLT4KdTXsS1WcuTzZbcVXXal1f5fb
6SZqS+cnoXEOr2HolPT0cjDPaM4gNXoNY3C5s1uwW5O42mS/c9U6dUcFwZruHHBXdqOAZ3cPuSd0
TWXbpYt7SdXeD50ENve6CYy6tImGRL/Knn9qwLo+vMUrbLZKjsyAdXh3teODVHv58YLWRTxyRQ0H
w60Os7jihLm3aEqIDATiW7mtj5QTkXl8UtzLwrmG1trPqynEWD6JlKRdEWbY6CPfNK0io61NAki2
D7HdfEJUyA6n6BZ8BDzDpAjAmmiq9T4PDDCj4dC7DCPOWt5NsiPn7BpNFHpkF4vYILyn2d+WDfX7
6XxVRjFiHSAxRXZNVQnDT+KAeDejx+SvsO8nuSC/v9pim3i/gQLaIhDz7Xv3i7BsZxbhixwDgfl/
MXjWHbOCxL0E+HtiMkQhfr+UlccPahMWOPiASb8TJLbTlqveNjiveRZUons243tn4rScP9WalHb4
EB8O/VF8o6Ns9xhLT5GllltoX1LD3KZInnB3cL2N8sdzV8xU0Am+bf0lR1cvpICfV1/GQ7h/uvwE
Uj4HggUiBEt5UmZrT0DoywIcildhTMX0PgF+5+yBZQ9+B3fWZMra27httoWOu1tW5e/41iz9Ytwq
N2OUxPbc9tVLTnsIWJRf3t5rB9Isr/ioefjg5Kdm/kc6WkeF29mACQ+us2qiPbZZ5l5iXXXEazAt
T26K8t/7q2Zr34QrtfbaGNBmnZ/TzXUWRUEUyRm31SN4HwzI36e8B+BJntbqZSvUB0xXAP+Ks6pg
+GmVQXbuwbv+MliRLsS/cY6fxLirdfzI3DJZQLMS/vw906zcuFEO2tQ3Mzwsi//ZJp/Bf794znaV
pArLqbAk/LGUvP78FjAlxBCoiG2OMBQ5a2u8soCVwLnEQY9m62erRZD2pyPR0jHCT/ZJ/9cUOhpW
V5BAJiBFgJz7GZMhy5VpvZHh09eatFQH9Qqefq5IfvjQRYbezJQ79fZXIHA3YfGN4U3mcrkVFjP0
xzYHdJgBXGyJ/5bSDn9lf6gECEraOpTmed+u34OL66QzPvr3Fb9fRG51UJe7ykAdn61jH+7+NsVa
3sQYFbs5mzELLNHKDJNzxH1Puhg8OVS15xwUccX5wmw2SNocBGPiAllIKZgzo4kq688jXCk2eTDY
MukiomAgfl3TjqkXKY269HtacdKPC6x2VKGgDPuXUhimfqyx4kfIexLMg5TV59PKzEEM/nzxDXwf
Iz8xggJwThLm6IMAF9KqbpYaciEaZFsklD+J3iyQmLOWI6Sw33M1WEeZGmonKzF+ax8XQ+3AgXzO
O2YL1VISpIcvAQnmMVpcMpDNKQNMMp68DFpQvmB7jMyF+VWdoKXsN4hnUBHbmC13rNI+DHxx7kQB
DjGrg49ZVADwUj7NgIX2Y98AfctkyoAAv00FDBNNVDFBqieVDBt7U9t91aZyiWDokLiU4acRE2jR
FBDwCfDomFQCXG16ScBifW2YhObFmz7gRloH3Pp0/Z6yPiXXAZa7Utuoi3I7Rk/P09B7/KOn0Bb+
s2IK8GInCALJRfr2L5vNeMmsXAnORnCdy6ejSl4dVkOiWczFdLqoMDyp+H5JeW573gMZzUn8fpWn
RpM+24RrRKVcBzfEJHlvchnbCOitFR7KND4NK+BzslrOZ+Enu4j75zxD3B+A4tuQxHJZL9gOkulJ
WNv44SC3brl050qYV7ZhqFIbNeHPmp/28NgGvAvBp9wSzNoQh2ysR9CyLj+9BFUR8p1mi55x2h5g
cZSKXUrE67wo5Z4CcZLKF0rmsjXoq5656R5oyMTDaxft/1GfIce/1wIm/c7E5bevFtp1JWCyGGA8
oTAP0bEkHtVLNHY+3K7Fw7oZhdZq9lUGmEXQGiHl+bSc0ERJWOPKVgHh/lAjeDxom5UnWeARSxYa
HbOxP4P6sTAIMracfII981ng0j3P/ApBThtPygrYLDglub4u5EGwfpK037fu6rY07CnCxdAzCHMS
pevM6vzt/VB3bpbEXZHpthnlzkYqPfQMnfHb2rpCic6o5q0bm3cJag8vGIUHPk2TvN6VQI1fWqGI
7Przj4gXt/rHR9UwWPTUE77NGxkamMFf2DCifGkgZUPWX5bFfryC6AUD0qM8DDxiw5MCeYrE+Yb/
qdJr4gwh/rfEbUdDRUJlaXFIZCdaiiufrWll7RdQJP8LHF2Z9wB/Rf5CHJv9Q0UJFe0idwU0FFcn
yJaWH3vdjAS0sn9hN1UV7IBMEYqY1qQ09Qf1nBQQeCcDcMU6JHrHKIxDrOkaNRas6D2N45WJloZM
O1Db4W3RuuRMdfc34YPe7Es3rVSCCrIEVN7adYbMKccXXk+lRH19BYqC+u7oWe/NhihKbvIN9yhv
RmObVor8aYbrYHJJijjXAyJjlgGnyhVQqGl310zqjVxoMqi61VfWW9NvFrj8iq27JGFG91Ij1PDP
wQy2XffAL1aGSHcOgFkLHhmk+FkP8F0RVY3gQSxdksumhKRdIdTiUvh6Bbx9IvZRRoQkmPys+4bD
H5ZTQ0TCelaFOfpAHI7g+8tSrClZih8yun4qz5vWJGp3nI7hKcflkTF0w0LH/A7GGBUVrQrs/AqR
n7MYJeqMS1GArTOjz82BThduoFFxF1hlWjDDM+dRe8vNIvzukkpQ2pnBaqUfP1Xv/oRI56i/0k2A
5cuChAaHg9CLvfqfUkoyUjO3DeJTcDCPz6SqMQYBcQqSEZXNTlL2/QHa+UmJOODIbpXdA5pQ7Gnx
5Wxroe9QozZTfmBQEuKrda8elk68sNUGsgm9IKzyQqkiue/AjdrFs0pDfXETEJMHA+SDC0KaynLP
nrQtihUxPHDWeEgINbccZ5hDql8yEgthI/gZXBXutDolpZhUylCGOg+Tp15XpVTs7MWEepDz83qO
3yN58x5C7Njxg3l0BIevZtPsNkYFIKCRyURgLXhcuA5CJfWblax2cS/43X2q1uF67hO1hJgvEqQc
8Jr7Xi1ge0sZ1aorBAz/9ZhR/++Qt9WDYVFraTyqqUEt53j734HI8uUUoyRLQpe/wPj4JCcsDSYd
0KXphl2DEfwQO+ts3myiQ6USMa8EURFGXVKqMQDUJfWVD67HOX6roIcsMuzywqPFWZQMAIBgK5dl
o9vxmtEFi91LCwv+tY1JW9g1v940hhd/3HizxZ+G6OUw2jOByjG2oDvR+e0WlxqAEqmh3QQiWDOK
ndPTKQCjX6H+SsPQZBfakydqK97P2n73hH00sh6fdtJ8BqWQDJ0xbmCHGmwEGwlmERNK7Z+qSGuM
wz8EEPmsHLIIbcJ26531cS9N5zh9icDwgBRV+IaZ4eTj1YP7XwZHuaVcWLbl/iyGO4MmWh2BXlhJ
OYBUflJYA5a47HviFZcu6NXZd8Yo6W1t9hlFk7nWin3/B8Ycd2i9laOE8Im5/w7nlB3tPlRQ1GSB
xDjX8PGHqnTilFhezAw4uM1IdvPfFZB9TmQuzk2LK+G86QIiQ6f07DwPVEVrfRSGtoNxYutTptbe
C7biwEhoQDTH18VUYyJLlpUzVJGfm/gsj/uu0UtXF38Og7TLDwDt2C/jEbhXTzFo9PRS680ypByJ
ESnxqWriY8Sj8bFTRGWvMFD05H4+xK3BQG5GkiCEUsEDLh1lRpVzGEYGTPO2uSL22rfYc7cOebas
wKRHKQnNEX8h8Q5qJUZ9PGh9skqUdm4LhWFBekuf1PKkrlIu5VjL1raEt6YHc54owfDsyZr/dSSK
RUA6z39FUOgAyyQxedurJVHyMQA40E3gJYPbkxPw7hWCX5ux5ivVH/ZFIwIVLQIQHO9VKjEeWwFO
AwLnP8inX2YLFekHHbn58e1jedSqkRlDBXu7aIzCFc+6Rmtk7uJ168MtqklvDYY68aC+NGV8AAsx
UYzWrBI7pI8w/mVSb1PJ6QcNXY8LVcJ4zJatCWq3sQkwUHOjnslTzDbWLZhHIDikteM9W5gKP0h3
C2dIQ8xwESj85rV0yIICkqaS7NjBV8GvdVO7D4CLRKFkW/i6ajvgdYPWIulaxAI7gcpzXnLx+Gm7
al2DfW8GIap819vhB6ktHeqhX2gMjmAG6MNTi60/SI++dCJM/IoFWMDXDUewUD8a9JSvmWSyEz1C
6hs+7U3xsTXHt51LkMGrLEYZxdnOHfGIoMW1AWPMrZauYuhQV5r3THo45uUeMewP7KQ+jDv/2cOb
IK5nvVD8UHBfl015ahthWJTfs4tQvLWIgeaCed8J/DuQysSIcCse6exIAiV3asXbIYwEM233qVP1
6P5Lyk7M5KbcKuL+LiPlnRUDAfpR8RaUyXwOMPwZjwB9KlJQBEPxcXasQpcZHoAbUVgky9egOiPx
fMWGPnUX5aX9HT/RkNE8m5jSgBThlc1/HEhO368MCHcE8b60gHua5A0q2biOfTvreFet0XgGEUUL
pgtbjH3IVbxzJ4GoJgP7OYo3yHYv8e+ITeuiDQBHOSgBoaD7qy16+uCc426vSB9oJI8xSN5EHfcf
+OT313r+P18FdbMYkuyQvkFQAQ1DmmaeCvCEb+vRek8lQzs+wbx2d25axPbQUOzRvSRvKjZ3cNAR
s7mN61sggycOOJT/m8sodfaST+LfOfz2wD5X+mOySoaBaCKHbdli5aRaat8/GyNN4yj//yysEG17
1fotvZ/QEtacFCZ65h0NnCEMbrJuPrpSrmMditVr3A7TJSL1oqrK9Ke7Kp/nsyJEMylau/gkpPZu
jFKXnICl+dpUS4gfXyVE7sLDAtUcNDijKOsXxV7a68YZbRSYVxuZ2nSKLN2BZhI6Gl6MaSWpKQd/
rrIV3hwtp2tdkd0TmgA0sMiGDvZ+FZaQl8CxQd+cA+YV2bcYeDCMi0Q8Z0Y8NfJci7kmHodLD3MS
z1aipPgyBVwq8d5AlqH7hFoMCg9P+hJT5dNKIvez+LoxujzDLAJIqpliKWev5nfU24K+qrZlGIhi
+nfm/LXbQBUD95EELb36sWA+w0U7gKRG5uH/SyM+SIhVDVgN6qtOGVBsAJ+Psb5hu5CCYCfiYE5r
1hNRkRKIHKqlcb1wGk/5zFHKwmQMPXqA+1p9FHssEAT5ZI06sQZAXrN6Oyno7D8AAtKddFoEriJL
jG0N/TaUecmYSleIKi91Q5noEKS7s3Kazul53M9v1qkKNaWweYuwsts6lhpn2DSEK4xk5G4K5wN4
ikDh6UUprDq+D6nCloNV9xNcCDOHZJdrDbVUT10+tj4SqgzpeE5llh7APsz4WJlUVfr1t9LHhT0G
IwjytEP6Ojp6o38yVVMG92ssHVGeZ8jujbHbZt46r3WJXKMw045lYtNDDWpcYxQ5a029Yq+wXCL4
m45rW28sIbZu0s1PvxijE7rKosy8O/+L6fxVmMVHTveKlBjEDcnIndJ0s8fcw+EqQY9Vj9pKF1ES
pXPEEUh2Dk1AZtGWLVQ24czDsG3QIW8F1fcvmuKt5l71yZbOQypPU17kI3pOvJVd2VXu6Mcn/qpx
gZCIOa8Yq9nX22SBObfpcHmAHljcc9eG+BdPl//ti+NcmcP5boO/PDdaDX6VJoT07GBksaEgkkG2
OFnHR+Xz88cuPckSd7vcDvqizNRJbrGjpqC04XSitfiiloKKWDk9+9YHn6Q8qEqD7HHY0Np/cPXI
6JGt54omaSQqvKwIqk0W1ocpbX9js1bAox/jo1tDcrhkVyImk2B5/4wcIgTQqHeWpAOUUmoVxLg+
GE9qL4XUwc0IWfvfOWRJ5HL26mg9tX3xzqk9hO6hxCsStEd7B09zPMYhd36V9H+vvepskaTfTaF9
0nlbDa7I8FSwNclkhBfv1Ki2YBGVqOWqqFvBXKpG0pdboYcSwZlRehxMigCmZ5gDNi+nz2Zn+CRp
F9gzKanpDupNWpePY74yor4M9zctT6Bi5+ChU4E0y/KXjtglbbeLMEN+v7LvT13bmd2KF2d0rDZp
xNf3Ugec3ybDLqGH0f0hI7Q9w65+K3wK65Q5S8HM53DGnEq1rE0Q9TXmAzz8AX4A/JT5HJDJYKJc
xO2rbawCRIeOGJCjyzeomd/LYIYo4a2kwntCmIRQCA5ACmViap0nUnx6WvaG6UoyE4rqAfRTIZZQ
OJ1seqNCi+fkESOJrNcBC/Ku8kiIAmqxr6f/u+95upPgzcdxkZPtjTJT9dTWH2iGFiGCc+yA8vEy
bFPD2rJUEbTRwx0W5UMfbSEi6bMeBWys7Zg3Od8yBKkeZpu3biMf5VnVj0r1QPgugjHYXWylk3u8
imF1VotpbP9itro3rCX5a69t4xIFn+uLUYgXaw9U1fpU3u23c/WjpDjJvh0FxCbXQ23WsWzMrxC8
uuyIHgl77tTU/VGCOxwrfkxiIT9Se9KxZkuZcVErwhkZzL15/H5/CwkbIcuGTV+VzhvuDrh3pVps
9zj2/sPQcJk9XmOeWnCsSBrIzTtnyGf7xWGxNDQnAy5htlTUbzepnIamPqtMZl5Pp2aIeBMtVqMQ
4sQECRUgziETu5fgpspM4AnS9IHtWHO+Z/C9/+SS5uhpH4y9LrugYpuZ28/RDQFfUbJAsd7kFxiL
+mRhK0kvH6xtuShX3349QzTEJy01lFFLFM3qFOJYAegN5Pef9ysY+trXSjF+U/mBsMxjxHRa0yaj
s90znL1XPEXeiKYOLh1QmFAKDpNT0DQFDHcgn9yUf/9GxjMn1lcQaB8hK1JEQC3bchElRAKbsNbq
PPoPufusbVrIZAqGOaGT5OgaEwAbXVwYF5hpaiTJ8IE7a8IiaIZrjO3H7Jid6p2T5TLDKBs+fQ4a
dsfi64D7qaNOBx26r/FACrVKt7KlNGOrbEL/aYpYOFlWiVNrhJDdxBf9A16xuW17K5+88dYFebt+
KlPm3AZbItzTjbfMQ3J3+G+O+iReYrNN9JYCe8+hkyxfNHQuRNYCKovpAFLriVkjG23iJrZcj5U4
bkj9RyPEl9uS5Eug5zYGHviFi8BXQKK5I/d6GTq7ZGfsj+FS+3Em9JDozdHMmIlEcmTCtCqRiC6P
McAfhcmGJn3Qu2okpmPXlnmI9hhN0hb9p8BBW7U1WqkBapgTWToY+jBvvAfUcSzkQLJDLfTjeH+u
ifBg1W1iJn0YEXVPtoTMZhQaXZUGSR78dtvlIMAjxOv2nMZgrukgWXq/UbvWCJ3dqk7K9Z2W4xt4
GEp/RSa8rESrDjbB7rlUjBPo8wy8PuwCoZdJfhlAi4So7krR8BcnQmpu2EEZ+YXtlTVryo3JMkeS
s6anYdpm2+LPs7azI5QHxVzcGvbLKyuNd9HyoBR0Aga+dZMyUuXZYJhNpGMGWoLhsV38Ke2QUuur
Be3QxUrzT+M4FGqM6LzHaUhUW5BaaLJvCsqcmrwnxywSZUgZjzZlHS21gAAXfQ34lK3rRKo3+kf5
jSQnEbW5Yp7/mBOg7NNEhYBFQYeAqT5xo591QFBZ9P2Zj9Dixqkidpu+0JAr5HCLPAFXTWIwkm9v
YLyeQ0K4+iB5mEeBcBMIak13qy2n91gPK2x7aVYODQupswtjIwXA35TgQYkd+xjjw7gBoPIMhXqx
QrRSgl2DhHbmSNds8DTt2uE0DiZskNI3MUixnEwPMW2WBQ5XB63h7dTWcxyhpwZ8P8/Tvcy/PAXX
f0K4i4IR4b6iyJQHjbGKQ0Njgh+3EYYyq37hotcDlMqbO4rdgOd62ODpzQnXreJvjfyQnY1JilSy
6lI5+pryrPy7SK9Nee4uUtZmm6zPmDWnofPIaN9Xi0WgPcLinuwrImfqbr1xq9vjf8Vn30QUW0Ij
QJK0W5iCN+fe0xn3ZvxzH0r+d0po9pWvQVmZHFY6OuBXOlvkntRUL9hrtJk6zxO7T4a6DO3Aj1P8
PsdJBojuSAKqSW370+NId/1vMtbCYDZHrIM5VhPlunBF+1XOL4oXYNDZV1WEev488XzWom/T34VG
xMjrLE/MA4LmBEL4ASAJ0/2J9sMmjxnhTneVfvBJSyJdmL5JTutPDx4cEH9TZooCzFkCS9Uixzl5
UMHWttiXok/bltLIGavFLmm6PMhvyw/n7knxegBBQ/9z1StIrkjdStL5bZCJ9is8i8WmdYxGPSrI
gpJxYYydCecaFeOquG8KYCmwsZEB3fveQJGruGxbLPT4n5Z2mBdJzR53HVSV365UdcSA2mEhqXla
GAms+onoh01mjFHZXz2Y+qHNG0onbKko+BCFfc151/mUyKJre4MFGFc2j3zlxno1MoCpe0m7nrBo
dlPZuClHoc5POkqIjexIYgFE5nhfsXkyrVoYeFUtlZYt89r3/bOYJ19eJh/3+Nn1Kz/9DgzaCHip
tY1kBYthFRQK1k0h4MJdOe2uUNCoOcModJk9ZmXMI7i9SRWGXRWi7U2Epf+y3oirHwjo5sugpmVa
13d9C242WewN8M3+nQugpf8Hiisifm/hEGX/u7CH9ML82jnfh/PqYF4lJQ7bzIS2E+Gn+Ld2LZ6L
JyDPdiftUCvtaXVNOPSanVausvuVbncyq6j0uIi/lbptQE28fGH8HufISMU8Bzfig3fep14K+iu4
UDalOz+xbQCuTEevzohRCABZ07/Qv097Wkaamy/Zy7j24rrWaJT6tRgEuDSIbsrVMpZ256jrFhQO
NtHuFFQpzWx7ZTL1aTFsJizO4K51NXWzT3zk06xCrBcXQg3FXe4t9yTAIzHvOceqe82/CTbnNDgR
FEwO997530k2+qM1oVoI60ep+xVxBjepVsPwfa7QcejF70Pe8S1lk7byBS8Cu+XRddNyBAs54Cd3
MRArFPqCawIddEOlZ2MJKjj0MhhvCetWqdlxooiyEaq6EcMr8NegnIGUaeYSgPY6vjMyK6LONgIg
ha8pVQTk9tQPLBrOictRRllktLCl/YwyEjtS96jneXM0ayAc24waZEMFHPM/0Sm0hoI0wnyU9jpK
LgngEDShjjsgJJR0JsZ1GHeiVqf+tfppqZ3UbildjlCB08BsrePgtMjHQYURqCMBAQkXURTk2mYC
pdBpIFuEEBjh75sZyah+iIu1KgWeb2ixFFn1hgM+2BsBQDe0JzLT30f6sDCPVXOZiP1ifsjhbC84
Z70DprX1dkNo/0S/IsJmtXQ7Hbg82tn65aAMfWRhuKx4SeqPqJaCjKlTFR/8bc452cmRhML68wEi
o0NaRizJx0p7cK1lnFXIK9U8R61N3/WpPjCxWyxrHQx6RZPpFadqTIDSjROzFWOmzuVX1pzV1hDK
SSmZo5O59QbzkETXWVqNf4mVnPek5XH30AqXKqAWB9sO+kXjqcsF55kdgcs1shgNfDCT0LzuTzug
/C8eBbIh83bEguwN51XuilPuAMJi7B1c5vh7QW26AvfFM0sp9BhDfHI3+cxbHx21CXWz4beaSVgo
CftvxAByYT9D1i0sm5oXZbK+y7mwkeODn9lwYfjn8goL1qiwagqTz0v/0AXEW+F7U5LvPZZlazKF
1600BHIX+vDRRWZjAHkAZxroY34An1azxM1bGieXW0VTiSo2mpmFDXZR5YF0O68mZaXMsuCWNIIQ
TcWn5hthBAufOr+/VWc39QwxpAyw0xzTh9b3pFjsKWzgOsP2tP+EkIFkTQIh3NErNoxtz9dQFddR
yDlRFZ/yEy2ZKrJ0iZ/aWyd77zxw3RPFyIoO1aANK4k9DG3AGhcWDKERzJVOPeFiZjpPiWEg0cl4
NNjnGC+G0juyGMpK6QLAX20vtx27G9Bs4I64g0m9Jv0H4lsxTFjrhaM7GGRMEa1Du4cgn+5R9ya+
fRlbXXI6GsS0tmYBwsDEgZyA0Vk/HrIox3ux9OMFhbFZ7YGi8uL0NuQCNyvxEbaOCxDapSPfGtpc
NWXk0bGsMIVFv5r0+3FF6bEE2UjPiLeO1EO8X36arIefqOVNgHOf5LiJIZjAt9mrusqMOqCPyeAX
V2IKAdY0Mh4WDt2AUc2guBfuSmKak9cIvgKGVHMUTntF8Oabe9UxYl1KMcQD7yCJY0qE14WsqLXX
XCbnlL73Yqz5O4OGjVXFywyV9M1/gQ4cXCtHcg9RbXCyNCFn2gVIBiiBbmrLGdt+FhBDWeIvx8eI
DKG7XX4hNP/Lzj1tsHsrZUMoEeCU+B2GTRZCr20uYI/GJNmATuFFvBE+dsaW5LIGAKAQD7tRHEkm
yZcDzNHed/CKm5eYx+LXHMv2N+xrtJSCi+/HAyN4TZGzYyA8qOKuhig5YKk8qxWpjVh11NhbbGq+
2Llw4nt3A2jr/5DkJYrxvocIvTNwmE3bC2aG2023vTtdNFqc0odhKtEslJangdvQ/k9fJOQpRbvB
Tu6rXNtzupMFxoZHjGq0X+YekXY4EjnHk7gMjnTTasVeONGLsML/GDymnSoZCG52KNKBsulcJQd4
1z4sTmGkRhFOLkb+5KVIS3vjIsa3k+ns3y5PA6zcRfe+vKRaR7MpIOGXhjazhb7ZQ0Jt2sxvF0yF
itwNsWvCgTjkL77waAhEAFsUSrQu7msy0UL++T5a07UzE2gyMmRWoXLG6x4CZkZ7i2jl/5Fnpxno
aza6BdQNgujzTmi9V8tsa1rtzElBdcJdPHRRdJzdMsEf8mNs6zfbRk9S9aM1M+QqlP00IE+ZSIdU
Sd3ZhVg6bTgykUjDTQMD6rYdvmtX6snGcZgGXB4IynQfTJ7yKE6ryFcM1N/cRiOBCFycLBCLl/y9
rWB8EFY+18eRLcy4YnT+3Rg0pSYye6zI3cAjE0+1MOxck8AAdInQ2fkot8az9KGGIFitfknwJhPv
gPcNRSopWStiNt0+W/0TvaVIlQATOJooq13xdsMhRhmEJo3Do1055P04Gvbf1Q+5gDLsFTjMghi4
RSuDXylldrTBJ3tGjMAa4MIZGbQxVq1WPHCZY21kTUzQWzqg4C/nutLa6lp3YJWrrL0dMLJGkpG9
+gBwq23d2She3osLuDCHmJfPyhzlF46bptIj+Y5s5665V0ZhTtTGkIePMZymsm45c9fZegcDWjTz
mCIfjoe5p1l8Z7yygUwXYwim24Qd0bk1vvgsq0feIF8o0ZNbI5pDOgghsGcjYlq87d7gQ4Ho4Cda
vgJvHuY5gnKe86OliWbOX7WIe6eUbs+uIFFGPCufIicIgVYfwyBH9j3wImtN571rd/g6J76oREQM
swE9ALvJbqId1H4zEzpLaQVRWgGO+PMcb2q+u6NdKOn9EaONX0Vn0f5Ry+UVceQT6HRG6xePtSPl
WxQL6Egw2HG211JrnI4/EslOMTyQDqEqrmUYHNW3m02vYqSN77gnLHDjT4DxW4YbJ5gBbvSQv/zJ
J/+xwMf9TbP1FjQrwm4OWwdfPPRlIXc4N/IOOCoDA/nMr+6pAlk+r8uf/QKkWxHwqlcnQxUtQbG1
Sqtd5EGLv80pDhTPPnLqFtqHF3TsUCbgBDemUPoDouUvS6Ta4bC8YJZQl6CTIenDC9oYCcpFu0Tp
b4m3QshRotZeIqc/6ZO6lgo2V8UC5lrn2HSJtjBcoZxIPPoRtsh2iE1W+xWq3fuQA02/tKzwVIXN
wpjGgSPI4/mFXyf5XTin6wyCu5l4KGGwFMNwIWoq6bcNxYpjNDTTymse+RvDn6rEYPnzwJmTFGe2
Q4+NcuEu7alFcTEr2QuxZUbBs2WPg1e6azPmakPBK1rniQRvNWF0Du3A9LWyk3wA1AzxccNg4HeG
tuaSwJDrEHLcLm+EjruOX9PYG+cVNSYXcvGbDoMrJa8tp4Cxt3faaIgVhzCNZQbNRsg8XUqUiymL
gYuBnVxdUYYdl4bWoCMpCDoH0ce1LPiu9sokDwOCX/KnBh6Dd1aJEdySjsh+cf/gD/rDQKyZ/S1G
JFdBeO18K419j66UwBeHUMxbSF9dNXYuwIZyJqFbjJBjBAWO345S+nuMkA4t9v8HlfDaS3tdetUX
AHz7oYIzGiiLv/ZDpJWJZDUbGQSd8iIR0ZiVzrMNCuxmFcreBP4ePnximogfWXxRPXKioRltnU4R
SjeAmYXtj/7zHx2CKG4KafJ9sJPmNQtaqDZLSnzgt0p1iTKFSYG2p5a63fe6TEt2diYzrS9AJM4B
bC0wvBbYO17cYTxTjz7462bnBE+Ck4ldCvvhkGHlwaTTgEc0lAW/W958Qr3alPBts3uM/MUkHhmy
t7tTxR5OO0ZdKnL2E56isNvofjJOuKqMYAXUEgo5xhYWpPElYONjEP7n0pdBcdOJPeg/D+6ZuyjO
A2STMvmorOZcVrpscYZXyTWYpEMXWXaOPZa+EYkvRTc/3B6A2cLCmS8ZUUvE/xkviFfQxmkp9pqQ
pGbH44VqgbatGd5BYh4+7xuSHdHLYuaQFAb1AJ31BtDEKet3Gbei0fr+kBKrtBZaIAmj3xTJ3V64
0PVqG4jKwDnYaZSVNhwE/23dBkbK5UbcFICfhRs38SrVYFhIBw1p+4FuJL5SaFTkrl37qG1jppWP
EvBbMDUkfVZa6M8nUBc/Y9yP+eR5nE2VA8/SrEcdK0Fa0clL4Xo+imLtWabPWCauv9n/u4dMIbzl
IQhs9IUKU0In/ssgmF0oZJJzeiOL4BB27S0uaMakDSdR3656Bod0WIIPWoe2IqTWbziQOWf/BMEp
9u0+H9rIPaA23tW3YO5gYd05Zc9Q/0mArkpNWEhmPGJB5L04pS2bnBZQIGFkTyyYR5B9wSpbEvue
YiuzefoZomcUQ7a6G7xUctgDMCuHpDTIjdSJjwSEJfS1ScigA4275tLLo0VLZDKbdj8XUQlbz9Yt
gKb50q0j+2JAY9bhU3wc2nDBqIHFBgby/2S34Yse1SLMPKXu+OU9kBmq6YGmrrzQyrCrswtosNsc
SmlvQ9xMJWmlJmOI69t0WbKtbPrZ/YmvifMOZo7yfPKZxAMNxT/jWcOFQaUUQKCxa7yd6KYl2TGB
gR2ZpNL2kLjHjWf9vX3u0uMMVVyWOVK/UDbZ56ZZDovWAgxpwFoKraGhaWa6d89r11ci/RorXNZy
Z6AM/n0UaX21jGdHnbhsXmQ0nJ1oxHmknr0mqWFFo2yRSVomDiekWsnXY9eNqVv3W9gnT7WdiFNb
1mOQmUD6jUJkic7VhhYtP5UhAK4sVyDrw+E04pFtL8L24RUBsTyxSeL3eLcBTDIvSL5o/AVh5eNT
et6f8ZCfIxcdS6hGEIfcZ/l666oKyz/o8FWuBsxYs10cYdr8Oykef2UoR7VRR2scVxCyZjennfWl
TRWQrn/eBMGZmjfhxFUccpamOo/rWQg/0afxhj+2KXLunHZbCHngbtdxx/sI5BLUat7IZ7C0nXr8
tvxRHcWDug3EiFhpTaopr+n1ii6R7MRmjMpmt+GQhtZ4HVvbyGB4pWkvTjefdakfco+Io6+HjVJn
y2X5GQ+XOKWRpTsIrmQHNUH55S0gpNtkRu+XxaRRUG7388ZP+qQNOexdqfedflN8A+IjQVFJaj2p
kH12fg365lmafBXQU2SFwyr8gMX+Q9s6EDP2U3+o8bYAuRoaewpCKVlkJzVHYVDF2Ru6E64Jz8zk
sN+TrisgJI2GhgefRKHZmWmT7VjVfiP55SE+MH1ltwj92MNOom9u6mum3RHRiqskJFP1zln7B7NZ
uUdnzspnmoTsTaFo+hyC+toJaV5o7wmA5GFHQnTffpVEYRfUOHDvcl7Na+mqfbxbbg0CPYnoVTCP
eyvuegSCIk3ABE7cZwW+WzMM9BWC2beiRaqkTZeXBDTdmqOALLUWcLBuTX65FE1YGittCvDIprVo
1tjXwecAUALayE4NCHRbqOUuMcmexg4ne9Bv65pToYJlgXgf8yPwmatz5z/j2rSU9L5BaU0CZSh+
QODMdPootCB+YQTdVTshlkE6TzwM60Qm98E1hF9U4ZrZGYN+nIfIqYwvZ3qB3EE4/gOLLfvBm+b6
2ZdSI5cnzOdk9BqEJNNrrOwTDocu28VevRdz+/uQTcWkMJRkjN/+i36ty0xY6DEfBXDh+nm9kwmw
n+46DrfXb/pl9ni07v/aZrvyk+OeBx9rXgz6Pzei1X0/dRwLQvcS/LjV7x7MFp9TON5PHpwHUn9R
Yjtiw/8/cEGdsC0JqPKFNJotHF/UxTpUKndEUqwxGLp4YmSxuCRWO/Fhq2J+QfaRHOnScBLoM2/7
vSAkhIFfapa8rDja3rpKqbV40YSK2Ac5TiYmVAoE9r3XB+hDZP6dcp6lgyqNgM2QIwrrLCAcFphP
EgCWvFhje4+EwqsYJtME9+5eC0OrvPhiL8mDE5mdDpyHy7flB8un5YiXS8AHxPFd+/bbGWBGIkA5
KJVRLCQzwK3LCldG0Q5st2tdQuXpczgFXOm1FQPp8t2fBZT9jov2UXmGxJFfupsDYe/PeYUHrXmB
7bfxQelNI/DayCtZfSc6HfVJ+Jo6KYy0VgdYjKXwGDctE3QkhBg6+Zkvvyktf/Efp0HwWHLB/XR3
eMhVcpAq8vX9rOxvWpZzqWQZjlkqDLsnKrk8t+64g9egZrvWv63V7sU1UjGlH9vw9WG/bUMJgHJ+
kmaIBD/E0+KAhqpRKQnPAmhGpl5TDIEe4yzXBtdcLOSRJUBGdVibwk1spdqE2zkJewJQjKfAaKvb
vLnh3wggkSwLGKLyKcPbHS+s7Wa0NfbQYtXRlNQou+yI7B+6TKoOWDBAwEkerHOH/5OcieIvDXjr
ureEWhsUY/mi9BmhZvY41iL8h6o+4Id2RMvgn9VuGpjQja2VXwAZLg6HOB2FYbVnFEZL3nfQLOUX
TOJqUb68eNVau4lXtxFehXS6ZF1zg7tfJi7Rubpp0ZGxGl8+tu0vCMG3wMIK7ru98kZhmB+iCLwO
R32cowmZ7zi5+Jw4ZogUjzt8SjUzsZlM8biLOjdPdhZ6PIj1JkdfqyUnvyPggjdgL3MSPRwQ7P/Q
m8zyUq6CbliQJapJ4W0RA46f7qdU6vmRUx1vXrekwaNaXnO375M+sYKtfk7RT0ZzGwox87KJpPht
0Z26N6+BaT8BVIv/jDu9fESEWKdMjh6r377iDiMVBDqhVNR0DJnwMmBSI5cZddb+ChzRVS2PpzoX
oMy8vy27epwuQA6wYeCKn5WBXwh85fv7/Ufat6Uul0yWCreGxzKKwDzyIdpenaQccvO4Wn1iow7G
vaTHU8hC45cbMY5sjTwnuygtGqODsM+Jkq0S+/szKaOHrGuVOxQrDXPF6aswmnIzrVjmKtQ8tJIH
A0TZW+OLsP936uqRgC5c3UjHKE6I05UNcObY4hR3CXRyu/VGYdYs2t8k3MmsGH4hgJIVnf3uH/9r
jMJ2Leq7VBrpkdbA+u/JsMaxDha44MMc5DIYDFdEBuASQi+gKkcg9YXybukCt34Zq2drrbgwzZiU
BYiRj47WPcECJBPK8qoZdbnrI8T/6LRkadBjKb3kDtlG6r9CoVlwWWOaezKfcovJWNXUR2YvLtzt
EmLa2jIEt9vO5kz4oTmZvzbqeUuJvttpAPGtCqtBAtP8TvVtQnrEmx5rAA74qD4kzRaQ79dvUpNj
RdQxJ+GU2ZTv5BxAqMKT4LOZ7RszKoDC7HtAgq7DWMN9WnQc04ayi7DqoC31sK8bN3n3831rwn6U
9Ei5v74Relex9mtQMmMZruxuVpiPnkyM2xY6UHfq31piMW8m430CZFOBcHbmp614BU6WdlmR6vog
BBkTagxqCboeR292R0c/DjOFEJdJUBxgjpisHMB3/eN5z10Orax8+fx0xwCHN/rkOt//RAXO9FC5
kxhIPi4LnhM/XaGUuWNdF7SWa7a1YPcgc4bqP+KbdnCzlNsdZ6aFxQP7ZtQU07XH6Gg1QrqGSsiG
cyuOcwnvwsqFJ7OVBBNB2aiTuaoSvHuZYHoTGbNJC9uyV3oHWFlLVtQ+j+IAtESF6yNNuYnkMwuB
B0ChSXE6yFUTJ5La7D6DAH7KX1GBU0W8SNJvkC9l/9Sk4g0UAF+efjtbA1R4wcVKWqKTjVO9cUC/
yU7bLwzLervq323pbx7FJwtSH7Wbp0iqp4gUNWvwO4htnpcG2gGQs26ueer3TG7nm1rOXvRcHdu8
4tpv0V+7f+/a1ItwvD/lrJDvYAqyWyogHrdlmSE1YZ+iaZ83cK4i+kg9fkwnoMz9VZimZfoTCc8d
vE2PbYQuNn4dCKFsyYmPh6EVdn8A/ar5NWvONFLy9CnIfE77AKoct9+Sj0egDv9JErZ89N6tgiTw
B+klNXTiGOQloZ4dDd4Dd6cQB/twpkrci6EpUutEVGixJtPPXckEdviyael598V+SKkL+D2YwuNx
lH8E5N13VQ3IZIdjaCLvd0VwlD5EAmJqRRRTag48ogGi+Qfd3voDCDPZpn7jFX29FYQKRcHFsMM8
4uZtUXyl08YdroJMrXGIH0HlLTnSKY6/n2np/xc2P8tvWB0M1MVYKyU+/Q2/90He5rWQN36TkGR2
xoRSuxJkEK17oqlrIabKH0WIdijxJhCs3i8XuhXpDtYjfg8dY6pnOnzPbM2Xefxzg9socrmHkY7A
voYm7wRy7ze3f7/Xxz+p33WE8r29n6TBcHdnQNaD5AcwjTU3xYqvsxQ1xCRPSwbn/MwIfQSw5+JX
whRKeg7RFZvac64lS0zkT/lKUASbfzIwqrSSKQ4NTzYdfIzy6N/bZ71d70GElOaSOaDbGdlj1Ve/
ksz2b+d4Kgv4jvi435cVcCjEYq1Qm/P/vOW/K26coregiasYAoRdxd+VP6ItlXOXCQdFrJUcC45k
MYoUR1kmcdv9nSZh07MArCnEdxpmLytzr9cI8oV9MMmEcFhPZLk/DoGlReXkvKMr/B5Yhsq+hGxh
ZADSurxDSN3lJ82jgrIOCoeRRYXhLY2VYOy/DJHYCsnc+iNuvaboIZgatRcCo3E61oRo15NDZ+kd
N7E5Hjco/+3bk5ozJ3WagYk/nbs5iq0euczatpp9jct/fUlBiGqgaMBJzwMIvozTgDgAg/CHLpIW
BRdli4vaB8TKMsJSZyfclFxYyHwpLMjK750jsypCwXG3E3w07mexVNVhiKhNdJphoPgEfpn5Zq8i
ueBWcpCJ5ScnC+TMwDEvklTRNH6SkJexAW5v7xkW46txNJ0y9nRhkQN1LaiI6ahRmkMdOO32SSDn
H3YUal9AZlWbtW0dDGCYV48Uh+4RVGgBITImK8O0uWs6vu3Xa35mHDMInfaABlL3BmGNJJTx6A39
z6hBK2cvvG/tyW/qoIbNudCXUNmrLRhmB3r9Qfsv0wPE7Gzb1NaEXUXts9mhw/RmE+loTqERCh5o
jJdVkOxoB388o0kogeVQdL58YhSsAfTxg2Jke6izp8LY8qpuyNHDYYYJDgdMcc54+UNkPHCoB13/
S5DjoqwH8K+LYcPhhI/fy4ZGwBnbMNT/eYFohVkBJFs2/FSqhH5IX1uJrCy+UN5Hz1kiVorQvJpg
Zy39IoY8FoetVEgPtmtNASyw7i5zqjCkfXIgsa4IciwdspZ2b0lLo2jFg8mDGgo6Kz9SyRhAXV49
iXVXJGpqNsZH+a5SYT+hPRNcJ1ANRRdm9KZ29izxW3B4vpv2U5tbei4MkNsC20yvnEqb1sE8iAKH
rL5knVbo29U7zsYC5uTvltW2wed6Dq21O9/M9OUwaPbDKbsvUkPW2/mV0HHyeeGKszwDhjdWN5uX
8knBsOaBdgy4s+thJpOiAiWmVm0cKShsU71YLG5PxZ7TLTMGptH+W44UC4EH7HwPoDNBHkpCSgWn
doW4oZyvw6wtcIM1a9KnuCZ4oicqinWRZKaVLAu5PftE6WhdrWIMYo908BSQMxoYlxrAX+VfhKFg
MalNTga+Q/iLZYwEjwsHPSEBEPfUeirzn4e+/UUM2318O3yCPzJhxP7/onJAIA6CDQaC32tN+Qqb
/WnS7vLzsNfUHMFVMrxEWcdVnmsLgy92gbuEWN3w+qlbl0+9581RKhCd7ePCt98FvV38T42A+Qch
5yc9lcz3RmY87jA9OjiJ7d0ArKjNWUVRl1Z4VeS05+CeKRaAZwDHG2PUDYGo0QN9UB/ghsJqh5O8
zVKT6Hv5Bh4rqDGyfe5EzZXBeMy9ju5cc7DR4OrYGbJt//skRIh+rMeUxU1/X3oIjJG9EhVukiLf
jPqMbBs6fsZsupWxcjVNiJulYRWDm4h89ovKpWb40UspYlvRlhZE2eVyQG1Y7vrZYaEMsS3VheI8
2uHf8jkYDe+hnDI++DYNVwFp5YfTmJk1xE+Q+7fKOZzCTOj0Fvsl6w2xr29oRatj+T5hkklUnG5O
vYDdGrMI5ufnbK66Q81gAoBqLKPb4PDmpY74ZSQvmnKZ7tvTH/J+6GrR3Qew0QjeUYSpZrRPP5Lt
zjpj9yNZOzewgC3w/brzj7Px7sy8Id9z4pikTEKmU7Aj2SymPiwcfyEhxe5X1H7Bs53ArPv+9TI0
TWFn34EpFtUUr/6J/hSOqGK177yKL2inh1iN7wicIjkKZnzCVJkRABA6WqxzFg4ixbzPgEbUNIdv
/+OEbsQrK3x7LoQeir7b92huqEMlkqj3mrbwWgsFml/JFwK1QAO5HqQ0BvHPb7YgAG3OEKvsDr/S
5w5XpGL9WTO/zINWchAgtMrKsP0d20fYoohQMsVGi5242ndFD091flY5ctUwAke3oI1ZFQ==
`protect end_protected
|
----------------------------------------------------------------------------------
--! Company: EDAQ WIS.
--! Engineer: juna
--!
--! Create Date: 05/19/2014
--! Module Name: EPROC_IN2_ALIGN_BLOCK
--! Project Name: FELIX
----------------------------------------------------------------------------------
--! Use standard library
library ieee, work;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use work.all;
use work.centralRouter_package.all;
--!
entity EPROC_IN2_ALIGN_BLOCK is
port (
bitCLK : in std_logic;
bitCLKx4 : in std_logic;
rst : in std_logic;
bytes : in std_logic_vector(9 downto 0);
bytes_rdy : in std_logic;
------------
dataOUT : out std_logic_vector(9 downto 0);
dataOUTrdy : out std_logic;
------------
busyOut : out std_logic
);
end EPROC_IN2_ALIGN_BLOCK;
architecture Behavioral of EPROC_IN2_ALIGN_BLOCK is
signal dataOUTrdy_s : std_logic := '0';
begin
-------------------------------------------------------------------------------------------
--
-------------------------------------------------------------------------------------------
dec_8b10: entity work.dec_8b10_wrap --
port map(
RESET => rst,
RBYTECLK => bitCLK,
ABCDEIFGHJ_IN => bytes,
HGFEDCBA => dataOUT(7 downto 0),
ISK => dataOUT(9 downto 8),
BUSY => busyOut
);
--
process(bitCLK)
begin
if rising_edge(bitCLK) then
if bytes_rdy = '1' then
dataOUTrdy_s <= '1';
else
dataOUTrdy_s <= '0';
end if;
end if;
end process;
--
rdy_pipe: entity work.pulse_pdxx_pwxx generic map(pd=>1,pw=>1) port map(bitCLKx4,dataOUTrdy_s,dataOUTrdy);
--
end Behavioral;
|
-------------------------------------------------------
--! @author Andrew Powell
--! @date January 28, 2017
--! @brief Contains the entity and architecture of the
--! Interrupt Controller's main functionality.
-------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_misc.all;
use ieee.numeric_std.all;
use work.plasoc_int_pack.all;
--! The functionality of the Interrupt Controller is defined
--! in this entity. For more information on how the Interrupt Controller
--! operates as a whole, please see the hardware description of the top entity
--! plasoc_int.
entity plasoc_int_cntrl is
generic (
interrupt_total : integer := 8 --! Defines the number of available device interrupts.
);
port (
-- Global interface.
clock : in std_logic; --! Clock. Tested with 50 MHz.
nreset : in std_logic; --! Reset on low.
-- CPU interface.
cpu_int : out std_logic := '0'; --! CPU interrupt. This signal is set high when there is an active interrupt.
cpu_int_id : out std_logic_vector(clogb2(interrupt_total) downto 0); --! Interrupt Identifier. This signal is set to the the identifier of the lowest identifier of the active interrupt, otherwise it is set to interrupt_total.
cpu_int_enables : in std_logic_vector(interrupt_total-1 downto 0); --! Interrupt Enables. Each bit enables the corresponding device interrupt.
cpu_int_active : out std_logic_vector(interrupt_total-1 downto 0); --! Interrupt Active. Each bit refers to an active interrupt.
-- Device interface.
dev_ints : in std_logic_vector(interrupt_total-1 downto 0) --! Device interrupts. The devices must set their corresponding device interrupt high to signal an interrupt.
);
end plasoc_int_cntrl;
architecture Behavioral of plasoc_int_cntrl is
signal cpu_int_active_buff : std_logic_vector(interrupt_total-1 downto 0);
signal cpu_int_id_buff : std_logic_vector(clogb2(interrupt_total) downto 0);
signal dev_int_occurred : boolean;
begin
-- Look for the active enabled interrupts.
cpu_int_active_buff <= dev_ints and cpu_int_enables;
cpu_int_active <= cpu_int_active_buff;
-- Determine whether or not an interrupt occurred.
dev_int_occurred <= True when or_reduce(cpu_int_active_buff)='1' else False;
-- Generate interrupt id for devices, for which the
-- lower the id the higher the priority.
process (cpu_int_active_buff)
variable triggerred_int : integer range 0 to interrupt_total;
begin
triggerred_int := interrupt_total;
for each_int in cpu_int_active_buff'low to cpu_int_active_buff'high loop
if cpu_int_active_buff(each_int)='1' then
triggerred_int := each_int;
exit;
end if;
end loop;
cpu_int_id_buff <= std_logic_vector(to_unsigned(triggerred_int,cpu_int_id_buff'length));
end process;
-- This process block generates the interrupt for the CPU and also
-- sets which interrupt is occurring.
process (clock)
begin
-- All operations occur on positive edge of the clock.
if rising_edge(clock) then
if nreset='0' then
cpu_int <= '0';
cpu_int_id <= (others=>'0');
else
-- Wait until an enabled interrupt occurs.
if dev_int_occurred then
-- Interrupt the process of the CPU, and let it know
-- which interrupt occurred with priority on the lowest interrupt.
cpu_int <= '1';
-- If no enabled interrupts are occurring, no need to
-- let the CPU anything is happening.
else
cpu_int <= '0';
end if;
cpu_int_id <= cpu_int_id_buff;
end if;
end if;
end process;
end Behavioral;
|
-- Automatically generated: write_netlist -parent -vhdl -entity parent-entity.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Core is
port (
Reset_n_i : in std_logic;
Clk_i : in std_logic;
Cpu_En_i : in std_logic;
LFXT_Clk_i : in std_logic;
Dbg_En_i : in std_logic;
Dbg_SCL_i : in std_logic;
Dbg_SDA_Out_o : out std_logic;
Dbg_SDA_In_i : in std_logic;
P1_DOut_o : out std_logic_vector(7 downto 0);
P1_En_o : out std_logic_vector(7 downto 0);
P1_DIn_i : in std_logic_vector(7 downto 0);
P2_DOut_o : out std_logic_vector(7 downto 0);
P2_En_o : out std_logic_vector(7 downto 0);
P2_DIn_i : in std_logic_vector(7 downto 0);
UartRxD_i : in std_logic;
UartTxD_o : out std_logic;
SCK_o : out std_logic;
MOSI_o : out std_logic;
MISO_i : in std_logic;
Inputs_i : in std_logic_vector(7 downto 0);
Outputs_o : out std_logic_vector(7 downto 0);
SPIMISO_i : in std_logic;
SPIMOSI_o : out std_logic;
SPISCK_o : out std_logic;
I2CSCL_o : out std_logic;
I2CSDA_i : in std_logic;
I2CSDA_o : out std_logic;
AdcConvComplete_i : in std_logic;
AdcDoConvert_o : out std_logic;
AdcValue_i : in std_logic_vector(9 downto 0)
);
attribute src of Core : entity is "../../../core/verilog/core.v:22";
attribute src of Reset_n_i : signal is "../../../core/verilog/core.v:24";
attribute src of Clk_i : signal is "../../../core/verilog/core.v:25";
attribute src of Cpu_En_i : signal is "../../../core/verilog/core.v:28";
attribute src of LFXT_Clk_i : signal is "../../../core/verilog/core.v:30";
attribute src of Dbg_En_i : signal is "../../../core/verilog/core.v:32";
attribute src of Dbg_SCL_i : signal is "../../../core/verilog/core.v:38";
attribute src of Dbg_SDA_Out_o : signal is "../../../core/verilog/core.v:39";
attribute src of Dbg_SDA_In_i : signal is "../../../core/verilog/core.v:40";
attribute src of P1_DOut_o : signal is "../../../core/verilog/core.v:43";
attribute src of P1_En_o : signal is "../../../core/verilog/core.v:44";
attribute src of P1_DIn_i : signal is "../../../core/verilog/core.v:45";
attribute src of P2_DOut_o : signal is "../../../core/verilog/core.v:46";
attribute src of P2_En_o : signal is "../../../core/verilog/core.v:47";
attribute src of P2_DIn_i : signal is "../../../core/verilog/core.v:48";
attribute src of UartRxD_i : signal is "../../../core/verilog/core.v:50";
attribute src of UartTxD_o : signal is "../../../core/verilog/core.v:51";
attribute src of SCK_o : signal is "../../../core/verilog/core.v:53";
attribute src of MOSI_o : signal is "../../../core/verilog/core.v:54";
attribute src of MISO_i : signal is "../../../core/verilog/core.v:55";
attribute src of Inputs_i : signal is "../../../core/verilog/core.v:58";
attribute src of Outputs_o : signal is "../../../core/verilog/core.v:59";
attribute src of SPIMISO_i : signal is "../../../core/verilog/core.v:61";
attribute src of SPIMOSI_o : signal is "../../../core/verilog/core.v:62";
attribute src of SPISCK_o : signal is "../../../core/verilog/core.v:63";
attribute src of I2CSCL_o : signal is "../../../core/verilog/core.v:65";
attribute src of I2CSDA_i : signal is "../../../core/verilog/core.v:66";
attribute src of I2CSDA_o : signal is "../../../core/verilog/core.v:67";
attribute src of AdcConvComplete_i : signal is "../../../core/verilog/core.v:87";
attribute src of AdcDoConvert_o : signal is "../../../core/verilog/core.v:88";
attribute src of AdcValue_i : signal is "../../../core/verilog/core.v:89";
end Core;
|
-- ****
-- T80(b) core. In an effort to merge and maintain bug fixes ....
--
--
-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems
--
-- MikeJ March 2005
-- Latest version from www.fpgaarcade.com (original www.opencores.org)
--
-- ****
--
-- Z80 compatible microprocessor core
--
-- Version : 0247
--
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
--
-- All rights reserved
--
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
--
-- Redistributions in synthesized form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- Neither the name of the author nor the names of other contributors may
-- be used to endorse or promote products derived from this software without
-- specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
-- Please report bugs to the author, but before you do so, please
-- make sure that this is not a derivative work and that
-- you have the latest version of this file.
--
-- The latest version of this file can be found at:
-- http://www.opencores.org/cvsweb.shtml/t80/
--
-- Limitations :
--
-- File history :
--
-- 0208 : First complete release
--
-- 0210 : Fixed wait and halt
--
-- 0211 : Fixed Refresh addition and IM 1
--
-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test
--
-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson
--
-- 0235 : Added clock enable and IM 2 fix by Mike Johnson
--
-- 0237 : Changed 8080 I/O address output, added IntE output
--
-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag
--
-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode
--
-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM
--
-- 0247 : Fixed bus req/ack cycle
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.T80_Pack.all;
entity T80 is
generic(
Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB
IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle
Flag_C : integer := 0;
Flag_N : integer := 1;
Flag_P : integer := 2;
Flag_X : integer := 3;
Flag_H : integer := 4;
Flag_Y : integer := 5;
Flag_Z : integer := 6;
Flag_S : integer := 7
);
port(
RESET_n : in std_logic;
CLK_n : in std_logic;
CEN : in std_logic;
WAIT_n : in std_logic;
INT_n : in std_logic;
NMI_n : in std_logic;
BUSRQ_n : in std_logic;
M1_n : out std_logic;
IORQ : out std_logic;
NoRead : out std_logic;
Write : out std_logic;
RFSH_n : out std_logic;
HALT_n : out std_logic;
BUSAK_n : out std_logic;
A : out std_logic_vector(15 downto 0);
DInst : in std_logic_vector(7 downto 0);
DI : in std_logic_vector(7 downto 0);
DO : out std_logic_vector(7 downto 0);
MC : out std_logic_vector(2 downto 0);
TS : out std_logic_vector(2 downto 0);
IntCycle_n : out std_logic;
IntE : out std_logic;
Stop : out std_logic;
ResetPC : in std_logic_vector(15 downto 0);
ResetSP : in std_logic_vector(15 downto 0)
);
end T80;
architecture rtl of T80 is
constant aNone : std_logic_vector(2 downto 0) := "111";
constant aBC : std_logic_vector(2 downto 0) := "000";
constant aDE : std_logic_vector(2 downto 0) := "001";
constant aXY : std_logic_vector(2 downto 0) := "010";
constant aIOA : std_logic_vector(2 downto 0) := "100";
constant aSP : std_logic_vector(2 downto 0) := "101";
constant aZI : std_logic_vector(2 downto 0) := "110";
-- Registers
signal ACC, F : std_logic_vector(7 downto 0);
signal Ap, Fp : std_logic_vector(7 downto 0);
signal I : std_logic_vector(7 downto 0);
signal R : unsigned(7 downto 0);
signal SP, PC : unsigned(15 downto 0);
signal RegDIH : std_logic_vector(7 downto 0);
signal RegDIL : std_logic_vector(7 downto 0);
signal RegBusA : std_logic_vector(15 downto 0);
signal RegBusB : std_logic_vector(15 downto 0);
signal RegBusC : std_logic_vector(15 downto 0);
signal RegAddrA_r : std_logic_vector(2 downto 0);
signal RegAddrA : std_logic_vector(2 downto 0);
signal RegAddrB_r : std_logic_vector(2 downto 0);
signal RegAddrB : std_logic_vector(2 downto 0);
signal RegAddrC : std_logic_vector(2 downto 0);
signal RegWEH : std_logic;
signal RegWEL : std_logic;
signal Alternate : std_logic;
-- Help Registers
signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register
signal IR : std_logic_vector(7 downto 0); -- Instruction register
signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector
signal RegBusA_r : std_logic_vector(15 downto 0);
signal ID16 : signed(15 downto 0);
signal Save_Mux : std_logic_vector(7 downto 0);
signal TState : unsigned(2 downto 0);
signal MCycle : std_logic_vector(2 downto 0);
signal IntE_FF1 : std_logic;
signal IntE_FF2 : std_logic;
signal Halt_FF : std_logic;
signal BusReq_s : std_logic;
signal BusAck : std_logic;
signal ClkEn : std_logic;
signal NMI_s : std_logic;
signal INT_s : std_logic;
signal IStatus : std_logic_vector(1 downto 0);
signal DI_Reg : std_logic_vector(7 downto 0);
signal T_Res : std_logic;
signal XY_State : std_logic_vector(1 downto 0);
signal Pre_XY_F_M : std_logic_vector(2 downto 0);
signal NextIs_XY_Fetch : std_logic;
signal XY_Ind : std_logic;
signal No_BTR : std_logic;
signal BTR_r : std_logic;
signal Auto_Wait : std_logic;
signal Auto_Wait_t1 : std_logic;
signal Auto_Wait_t2 : std_logic;
signal IncDecZ : std_logic;
-- ALU signals
signal BusB : std_logic_vector(7 downto 0);
signal BusA : std_logic_vector(7 downto 0);
signal ALU_Q : std_logic_vector(7 downto 0);
signal F_Out : std_logic_vector(7 downto 0);
-- Registered micro code outputs
signal Read_To_Reg_r : std_logic_vector(4 downto 0);
signal Arith16_r : std_logic;
signal Z16_r : std_logic;
signal ALU_Op_r : std_logic_vector(3 downto 0);
signal Save_ALU_r : std_logic;
signal PreserveC_r : std_logic;
signal MCycles : std_logic_vector(2 downto 0);
-- Micro code outputs
signal MCycles_d : std_logic_vector(2 downto 0);
signal TStates : std_logic_vector(2 downto 0);
signal IntCycle : std_logic;
signal NMICycle : std_logic;
signal Inc_PC : std_logic;
signal Inc_WZ : std_logic;
signal IncDec_16 : std_logic_vector(3 downto 0);
signal Prefix : std_logic_vector(1 downto 0);
signal Read_To_Acc : std_logic;
signal Read_To_Reg : std_logic;
signal Set_BusB_To : std_logic_vector(3 downto 0);
signal Set_BusA_To : std_logic_vector(3 downto 0);
signal ALU_Op : std_logic_vector(3 downto 0);
signal Save_ALU : std_logic;
signal PreserveC : std_logic;
signal Arith16 : std_logic;
signal Set_Addr_To : std_logic_vector(2 downto 0);
signal Jump : std_logic;
signal JumpE : std_logic;
signal JumpXY : std_logic;
signal Call : std_logic;
signal RstP : std_logic;
signal LDZ : std_logic;
signal LDW : std_logic;
signal LDSPHL : std_logic;
signal IORQ_i : std_logic;
signal Special_LD : std_logic_vector(2 downto 0);
signal ExchangeDH : std_logic;
signal ExchangeRp : std_logic;
signal ExchangeAF : std_logic;
signal ExchangeRS : std_logic;
signal I_DJNZ : std_logic;
signal I_CPL : std_logic;
signal I_CCF : std_logic;
signal I_SCF : std_logic;
signal I_RETN : std_logic;
signal I_BT : std_logic;
signal I_BC : std_logic;
signal I_BTR : std_logic;
signal I_RLD : std_logic;
signal I_RRD : std_logic;
signal I_INRC : std_logic;
signal SetDI : std_logic;
signal SetEI : std_logic;
signal IMode : std_logic_vector(1 downto 0);
signal Halt : std_logic;
begin
mcode : T80_MCode
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
IR => IR,
ISet => ISet,
MCycle => MCycle,
F => F,
NMICycle => NMICycle,
IntCycle => IntCycle,
MCycles => MCycles_d,
TStates => TStates,
Prefix => Prefix,
Inc_PC => Inc_PC,
Inc_WZ => Inc_WZ,
IncDec_16 => IncDec_16,
Read_To_Acc => Read_To_Acc,
Read_To_Reg => Read_To_Reg,
Set_BusB_To => Set_BusB_To,
Set_BusA_To => Set_BusA_To,
ALU_Op => ALU_Op,
Save_ALU => Save_ALU,
PreserveC => PreserveC,
Arith16 => Arith16,
Set_Addr_To => Set_Addr_To,
IORQ => IORQ_i,
Jump => Jump,
JumpE => JumpE,
JumpXY => JumpXY,
Call => Call,
RstP => RstP,
LDZ => LDZ,
LDW => LDW,
LDSPHL => LDSPHL,
Special_LD => Special_LD,
ExchangeDH => ExchangeDH,
ExchangeRp => ExchangeRp,
ExchangeAF => ExchangeAF,
ExchangeRS => ExchangeRS,
I_DJNZ => I_DJNZ,
I_CPL => I_CPL,
I_CCF => I_CCF,
I_SCF => I_SCF,
I_RETN => I_RETN,
I_BT => I_BT,
I_BC => I_BC,
I_BTR => I_BTR,
I_RLD => I_RLD,
I_RRD => I_RRD,
I_INRC => I_INRC,
SetDI => SetDI,
SetEI => SetEI,
IMode => IMode,
Halt => Halt,
NoRead => NoRead,
Write => Write);
alu : T80_ALU
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
Arith16 => Arith16_r,
Z16 => Z16_r,
ALU_Op => ALU_Op_r,
IR => IR(5 downto 0),
ISet => ISet,
BusA => BusA,
BusB => BusB,
F_In => F,
Q => ALU_Q,
F_Out => F_Out);
ClkEn <= CEN and not BusAck;
T_Res <= '1' when TState = unsigned(TStates) else '0';
NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and
((Set_Addr_To = aXY) or
(MCycle = "001" and IR = "11001011") or
(MCycle = "001" and IR = "00110110")) else '0';
Save_Mux <= BusB when ExchangeRp = '1' else
DI_Reg when Save_ALU_r = '0' else
ALU_Q;
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
PC <= unsigned(ResetPC);
-- (others => '0') -- Program Counter
A <= ResetPC; -- (others => '0');
TmpAddr <= (others => '0');
IR <= "00000000";
ISet <= "00";
XY_State <= "00";
IStatus <= "00";
MCycles <= "000";
DO <= "00000000";
ACC <= (others => '1');
F <= (others => '1');
Ap <= (others => '1');
Fp <= (others => '1');
I <= (others => '0');
R <= (others => '0');
SP <= unsigned(ResetSP);
-- (others => '1')
Alternate <= '0';
Read_To_Reg_r <= "00000";
F <= (others => '1');
Arith16_r <= '0';
BTR_r <= '0';
Z16_r <= '0';
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
PreserveC_r <= '0';
XY_Ind <= '0';
elsif CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
Read_To_Reg_r <= "00000";
MCycles <= MCycles_d;
if IMode /= "11" then
IStatus <= IMode;
end if;
Arith16_r <= Arith16;
PreserveC_r <= PreserveC;
if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then
Z16_r <= '1';
else
Z16_r <= '0';
end if;
if MCycle = "001" and TState(2) = '0' then
-- MCycle = 1 and TState = 1, 2, or 3
if TState = 2 and Wait_n = '1' then
if Mode < 2 then
A(7 downto 0) <= std_logic_vector(R);
A(15 downto 8) <= I;
R(6 downto 0) <= R(6 downto 0) + 1;
end if;
if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then
PC <= PC + 1;
end if;
if IntCycle = '1' and IStatus = "01" then
IR <= "11111111";
elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then
IR <= "00000000";
else
IR <= DInst;
end if;
ISet <= "00";
if Prefix /= "00" then
if Prefix = "11" then
if IR(5) = '1' then
XY_State <= "10";
else
XY_State <= "01";
end if;
else
if Prefix = "10" then
XY_State <= "00";
XY_Ind <= '0';
end if;
ISet <= Prefix;
end if;
else
XY_State <= "00";
XY_Ind <= '0';
end if;
end if;
else
-- either (MCycle > 1) OR (MCycle = 1 AND TState > 3)
if MCycle = "110" then
XY_Ind <= '1';
if Prefix = "01" then
ISet <= "01";
end if;
end if;
if T_Res = '1' then
BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR;
if Jump = '1' then
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(DI_Reg);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
elsif JumpXY = '1' then
A <= RegBusC;
PC <= unsigned(RegBusC);
elsif Call = '1' or RstP = '1' then
A <= TmpAddr;
PC <= unsigned(TmpAddr);
elsif MCycle = MCycles and NMICycle = '1' then
A <= "0000000001100110";
PC <= "0000000001100110";
elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then
A(15 downto 8) <= I;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(I);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
else
case Set_Addr_To is
when aXY =>
if XY_State = "00" then
A <= RegBusC;
else
if NextIs_XY_Fetch = '1' then
A <= std_logic_vector(PC);
else
A <= TmpAddr;
end if;
end if;
when aIOA =>
if Mode = 3 then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
elsif Mode = 2 then
-- Duplicate I/O address on 8080
A(15 downto 8) <= DI_Reg;
else
A(15 downto 8) <= ACC;
end if;
A(7 downto 0) <= DI_Reg;
when aSP =>
A <= std_logic_vector(SP);
when aBC =>
if Mode = 3 and IORQ_i = '1' then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
A(7 downto 0) <= RegBusC(7 downto 0);
else
A <= RegBusC;
end if;
when aDE =>
A <= RegBusC;
when aZI =>
if Inc_WZ = '1' then
A <= std_logic_vector(unsigned(TmpAddr) + 1);
else
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
end if;
when others =>
A <= std_logic_vector(PC);
end case;
end if;
Save_ALU_r <= Save_ALU;
ALU_Op_r <= ALU_Op;
if I_CPL = '1' then
-- CPL
ACC <= not ACC;
F(Flag_Y) <= not ACC(5);
F(Flag_H) <= '1';
F(Flag_X) <= not ACC(3);
F(Flag_N) <= '1';
end if;
if I_CCF = '1' then
-- CCF
F(Flag_C) <= not F(Flag_C);
F(Flag_Y) <= ACC(5);
F(Flag_H) <= F(Flag_C);
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
if I_SCF = '1' then
-- SCF
F(Flag_C) <= '1';
F(Flag_Y) <= ACC(5);
F(Flag_H) <= '0';
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
end if;
if TState = 2 and Wait_n = '1' then
if ISet = "01" and MCycle = "111" then
IR <= DInst;
end if;
if JumpE = '1' then
PC <= unsigned(signed(PC) + signed(DI_Reg));
elsif Inc_PC = '1' then
PC <= PC + 1;
end if;
if BTR_r = '1' then
PC <= PC - 2;
end if;
if RstP = '1' then
TmpAddr <= (others =>'0');
TmpAddr(5 downto 3) <= IR(5 downto 3);
end if;
end if;
if TState = 3 and MCycle = "110" then
TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg));
end if;
if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then
if IncDec_16(2 downto 0) = "111" then
if IncDec_16(3) = '1' then
SP <= SP - 1;
else
SP <= SP + 1;
end if;
end if;
end if;
if LDSPHL = '1' then
SP <= unsigned(RegBusC);
end if;
if ExchangeAF = '1' then
Ap <= ACC;
ACC <= Ap;
Fp <= F;
F <= Fp;
end if;
if ExchangeRS = '1' then
Alternate <= not Alternate;
end if;
end if;
if TState = 3 then
if LDZ = '1' then
TmpAddr(7 downto 0) <= DI_Reg;
end if;
if LDW = '1' then
TmpAddr(15 downto 8) <= DI_Reg;
end if;
if Special_LD(2) = '1' then
case Special_LD(1 downto 0) is
when "00" =>
ACC <= I;
F(Flag_P) <= IntE_FF2;
when "01" =>
ACC <= std_logic_vector(R);
F(Flag_P) <= IntE_FF2;
when "10" =>
I <= ACC;
when others =>
R <= unsigned(ACC);
end case;
end if;
end if;
if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then
if Mode = 3 then
F(6) <= F_Out(6);
F(5) <= F_Out(5);
F(7) <= F_Out(7);
if PreserveC_r = '0' then
F(4) <= F_Out(4);
end if;
else
F(7 downto 1) <= F_Out(7 downto 1);
if PreserveC_r = '0' then
F(Flag_C) <= F_Out(0);
end if;
end if;
end if;
if T_Res = '1' and I_INRC = '1' then
F(Flag_H) <= '0';
F(Flag_N) <= '0';
if DI_Reg(7 downto 0) = "00000000" then
F(Flag_Z) <= '1';
else
F(Flag_Z) <= '0';
end if;
F(Flag_S) <= DI_Reg(7);
F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor
DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7));
end if;
if TState = 1 then
DO <= BusB;
if I_RLD = '1' then
DO(3 downto 0) <= BusA(3 downto 0);
DO(7 downto 4) <= BusB(3 downto 0);
end if;
if I_RRD = '1' then
DO(3 downto 0) <= BusB(7 downto 4);
DO(7 downto 4) <= BusA(3 downto 0);
end if;
end if;
if T_Res = '1' then
Read_To_Reg_r(3 downto 0) <= Set_BusA_To;
Read_To_Reg_r(4) <= Read_To_Reg;
if Read_To_Acc = '1' then
Read_To_Reg_r(3 downto 0) <= "0111";
Read_To_Reg_r(4) <= '1';
end if;
end if;
if TState = 1 and I_BT = '1' then
F(Flag_X) <= ALU_Q(3);
F(Flag_Y) <= ALU_Q(1);
F(Flag_H) <= '0';
F(Flag_N) <= '0';
end if;
if I_BC = '1' or I_BT = '1' then
F(Flag_P) <= IncDecZ;
end if;
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10111" =>
ACC <= Save_Mux;
when "10110" =>
DO <= Save_Mux;
when "11000" =>
SP(7 downto 0) <= unsigned(Save_Mux);
when "11001" =>
SP(15 downto 8) <= unsigned(Save_Mux);
when "11011" =>
F <= Save_Mux;
when others =>
end case;
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- BC('), DE('), HL('), IX and IY
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
-- Bus A / Write
RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then
RegAddrA_r <= XY_State(1) & "11";
end if;
-- Bus B
RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then
RegAddrB_r <= XY_State(1) & "11";
end if;
-- Address from register
RegAddrC <= Alternate & Set_Addr_To(1 downto 0);
-- Jump (HL), LD SP,HL
if (JumpXY = '1' or LDSPHL = '1') then
RegAddrC <= Alternate & "10";
end if;
if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then
RegAddrC <= XY_State(1) & "11";
end if;
if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then
IncDecZ <= F_Out(Flag_Z);
end if;
if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then
if ID16 = 0 then
IncDecZ <= '0';
else
IncDecZ <= '1';
end if;
end if;
RegBusA_r <= RegBusA;
end if;
end if;
end process;
RegAddrA <=
-- 16 bit increment/decrement
Alternate & IncDec_16(1 downto 0) when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else
XY_State(1) & "11" when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else
-- EX HL,DL
Alternate & "10" when ExchangeDH = '1' and TState = 3 else
Alternate & "01" when ExchangeDH = '1' and TState = 4 else
-- Bus A / Write
RegAddrA_r;
RegAddrB <=
-- EX HL,DL
Alternate & "01" when ExchangeDH = '1' and TState = 3 else
-- Bus B
RegAddrB_r;
ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else
signed(RegBusA) + 1;
process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegWEH <= '0';
RegWEL <= '0';
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" =>
RegWEH <= not Read_To_Reg_r(0);
RegWEL <= Read_To_Reg_r(0);
when others =>
end case;
end if;
if ExchangeDH = '1' and (TState = 3 or TState = 4) then
RegWEH <= '1';
RegWEL <= '1';
end if;
if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
case IncDec_16(1 downto 0) is
when "00" | "01" | "10" =>
RegWEH <= '1';
RegWEL <= '1';
when others =>
end case;
end if;
end process;
process (Save_Mux, RegBusB, RegBusA_r, ID16,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegDIH <= Save_Mux;
RegDIL <= Save_Mux;
if ExchangeDH = '1' and TState = 3 then
RegDIH <= RegBusB(15 downto 8);
RegDIL <= RegBusB(7 downto 0);
end if;
if ExchangeDH = '1' and TState = 4 then
RegDIH <= RegBusA_r(15 downto 8);
RegDIL <= RegBusA_r(7 downto 0);
end if;
if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
RegDIH <= std_logic_vector(ID16(15 downto 8));
RegDIL <= std_logic_vector(ID16(7 downto 0));
end if;
end process;
Regs : T80_Reg
port map(
Clk => CLK_n,
CEN => ClkEn,
WEH => RegWEH,
WEL => RegWEL,
AddrA => RegAddrA,
AddrB => RegAddrB,
AddrC => RegAddrC,
DIH => RegDIH,
DIL => RegDIL,
DOAH => RegBusA(15 downto 8),
DOAL => RegBusA(7 downto 0),
DOBH => RegBusB(15 downto 8),
DOBL => RegBusB(7 downto 0),
DOCH => RegBusC(15 downto 8),
DOCL => RegBusC(7 downto 0));
---------------------------------------------------------------------------
--
-- Buses
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
case Set_BusB_To is
when "0111" =>
BusB <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusB_To(0) = '1' then
BusB <= RegBusB(7 downto 0);
else
BusB <= RegBusB(15 downto 8);
end if;
when "0110" =>
BusB <= DI_Reg;
when "1000" =>
BusB <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusB <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusB <= "00000001";
when "1011" =>
BusB <= F;
when "1100" =>
BusB <= std_logic_vector(PC(7 downto 0));
when "1101" =>
BusB <= std_logic_vector(PC(15 downto 8));
when "1110" =>
BusB <= "00000000";
when others =>
BusB <= "--------";
end case;
case Set_BusA_To is
when "0111" =>
BusA <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusA_To(0) = '1' then
BusA <= RegBusA(7 downto 0);
else
BusA <= RegBusA(15 downto 8);
end if;
when "0110" =>
BusA <= DI_Reg;
when "1000" =>
BusA <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusA <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusA <= "00000000";
when others =>
BusB <= "--------";
end case;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- Generate external control signals
--
---------------------------------------------------------------------------
process (RESET_n,CLK_n)
begin
if RESET_n = '0' then
RFSH_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then
RFSH_n <= '0';
else
RFSH_n <= '1';
end if;
end if;
end if;
end process;
MC <= std_logic_vector(MCycle);
TS <= std_logic_vector(TState);
DI_Reg <= DI;
HALT_n <= not Halt_FF;
BUSAK_n <= not BusAck;
IntCycle_n <= not IntCycle;
IntE <= IntE_FF1;
IORQ <= IORQ_i;
Stop <= I_DJNZ;
-------------------------------------------------------------------------
--
-- Syncronise inputs
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
variable OldNMI_n : std_logic;
begin
if RESET_n = '0' then
BusReq_s <= '0';
INT_s <= '0';
NMI_s <= '0';
OldNMI_n := '0';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
BusReq_s <= not BUSRQ_n;
INT_s <= not INT_n;
if NMICycle = '1' then
NMI_s <= '0';
elsif NMI_n = '0' and OldNMI_n = '1' then
NMI_s <= '1';
end if;
OldNMI_n := NMI_n;
end if;
end if;
end process;
-------------------------------------------------------------------------
--
-- Main state machine
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
MCycle <= "001";
TState <= "000";
Pre_XY_F_M <= "000";
Halt_FF <= '0';
BusAck <= '0';
NMICycle <= '0';
IntCycle <= '0';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
No_BTR <= '0';
Auto_Wait_t1 <= '0';
Auto_Wait_t2 <= '0';
M1_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
Auto_Wait_t1 <= Auto_Wait;
Auto_Wait_t2 <= Auto_Wait_t1;
No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or
(I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or
(I_BTR and (not IR(4) or F(Flag_Z)));
if TState = 2 then
if SetEI = '1' then
IntE_FF1 <= '1';
IntE_FF2 <= '1';
end if;
if I_RETN = '1' then
IntE_FF1 <= IntE_FF2;
end if;
end if;
if TState = 3 then
if SetDI = '1' then
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
end if;
if IntCycle = '1' or NMICycle = '1' then
Halt_FF <= '0';
end if;
if MCycle = "001" and TState = 2 and Wait_n = '1' then
M1_n <= '1';
end if;
if BusReq_s = '1' and BusAck = '1' then
else
BusAck <= '0';
if TState = 2 and Wait_n = '0' then
elsif T_Res = '1' then
if Halt = '1' then
Halt_FF <= '1';
end if;
if BusReq_s = '1' then
BusAck <= '1';
else
TState <= "001";
if NextIs_XY_Fetch = '1' then
MCycle <= "110";
Pre_XY_F_M <= MCycle;
if IR = "00110110" and Mode = 0 then
Pre_XY_F_M <= "010";
end if;
elsif (MCycle = "111") or
(MCycle = "110" and Mode = 1 and ISet /= "01") then
MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1);
elsif (MCycle = MCycles) or
No_BTR = '1' or
(MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then
M1_n <= '0';
MCycle <= "001";
IntCycle <= '0';
NMICycle <= '0';
if NMI_s = '1' and Prefix = "00" then
NMICycle <= '1';
IntE_FF1 <= '0';
elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then
IntCycle <= '1';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
else
MCycle <= std_logic_vector(unsigned(MCycle) + 1);
end if;
end if;
else
if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then
TState <= TState + 1;
end if;
end if;
end if;
if TState = 0 then
M1_n <= '0';
end if;
end if;
end if;
end process;
process (IntCycle, NMICycle, MCycle)
begin
Auto_Wait <= '0';
if IntCycle = '1' or NMICycle = '1' then
if MCycle = "001" then
Auto_Wait <= '1';
end if;
end if;
end process;
end;
|
-- ****
-- T80(b) core. In an effort to merge and maintain bug fixes ....
--
--
-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems
--
-- MikeJ March 2005
-- Latest version from www.fpgaarcade.com (original www.opencores.org)
--
-- ****
--
-- Z80 compatible microprocessor core
--
-- Version : 0247
--
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
--
-- All rights reserved
--
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
--
-- Redistributions in synthesized form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- Neither the name of the author nor the names of other contributors may
-- be used to endorse or promote products derived from this software without
-- specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
-- Please report bugs to the author, but before you do so, please
-- make sure that this is not a derivative work and that
-- you have the latest version of this file.
--
-- The latest version of this file can be found at:
-- http://www.opencores.org/cvsweb.shtml/t80/
--
-- Limitations :
--
-- File history :
--
-- 0208 : First complete release
--
-- 0210 : Fixed wait and halt
--
-- 0211 : Fixed Refresh addition and IM 1
--
-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test
--
-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson
--
-- 0235 : Added clock enable and IM 2 fix by Mike Johnson
--
-- 0237 : Changed 8080 I/O address output, added IntE output
--
-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag
--
-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode
--
-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM
--
-- 0247 : Fixed bus req/ack cycle
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.T80_Pack.all;
entity T80 is
generic(
Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB
IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle
Flag_C : integer := 0;
Flag_N : integer := 1;
Flag_P : integer := 2;
Flag_X : integer := 3;
Flag_H : integer := 4;
Flag_Y : integer := 5;
Flag_Z : integer := 6;
Flag_S : integer := 7
);
port(
RESET_n : in std_logic;
CLK_n : in std_logic;
CEN : in std_logic;
WAIT_n : in std_logic;
INT_n : in std_logic;
NMI_n : in std_logic;
BUSRQ_n : in std_logic;
M1_n : out std_logic;
IORQ : out std_logic;
NoRead : out std_logic;
Write : out std_logic;
RFSH_n : out std_logic;
HALT_n : out std_logic;
BUSAK_n : out std_logic;
A : out std_logic_vector(15 downto 0);
DInst : in std_logic_vector(7 downto 0);
DI : in std_logic_vector(7 downto 0);
DO : out std_logic_vector(7 downto 0);
MC : out std_logic_vector(2 downto 0);
TS : out std_logic_vector(2 downto 0);
IntCycle_n : out std_logic;
IntE : out std_logic;
Stop : out std_logic;
ResetPC : in std_logic_vector(15 downto 0);
ResetSP : in std_logic_vector(15 downto 0)
);
end T80;
architecture rtl of T80 is
constant aNone : std_logic_vector(2 downto 0) := "111";
constant aBC : std_logic_vector(2 downto 0) := "000";
constant aDE : std_logic_vector(2 downto 0) := "001";
constant aXY : std_logic_vector(2 downto 0) := "010";
constant aIOA : std_logic_vector(2 downto 0) := "100";
constant aSP : std_logic_vector(2 downto 0) := "101";
constant aZI : std_logic_vector(2 downto 0) := "110";
-- Registers
signal ACC, F : std_logic_vector(7 downto 0);
signal Ap, Fp : std_logic_vector(7 downto 0);
signal I : std_logic_vector(7 downto 0);
signal R : unsigned(7 downto 0);
signal SP, PC : unsigned(15 downto 0);
signal RegDIH : std_logic_vector(7 downto 0);
signal RegDIL : std_logic_vector(7 downto 0);
signal RegBusA : std_logic_vector(15 downto 0);
signal RegBusB : std_logic_vector(15 downto 0);
signal RegBusC : std_logic_vector(15 downto 0);
signal RegAddrA_r : std_logic_vector(2 downto 0);
signal RegAddrA : std_logic_vector(2 downto 0);
signal RegAddrB_r : std_logic_vector(2 downto 0);
signal RegAddrB : std_logic_vector(2 downto 0);
signal RegAddrC : std_logic_vector(2 downto 0);
signal RegWEH : std_logic;
signal RegWEL : std_logic;
signal Alternate : std_logic;
-- Help Registers
signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register
signal IR : std_logic_vector(7 downto 0); -- Instruction register
signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector
signal RegBusA_r : std_logic_vector(15 downto 0);
signal ID16 : signed(15 downto 0);
signal Save_Mux : std_logic_vector(7 downto 0);
signal TState : unsigned(2 downto 0);
signal MCycle : std_logic_vector(2 downto 0);
signal IntE_FF1 : std_logic;
signal IntE_FF2 : std_logic;
signal Halt_FF : std_logic;
signal BusReq_s : std_logic;
signal BusAck : std_logic;
signal ClkEn : std_logic;
signal NMI_s : std_logic;
signal INT_s : std_logic;
signal IStatus : std_logic_vector(1 downto 0);
signal DI_Reg : std_logic_vector(7 downto 0);
signal T_Res : std_logic;
signal XY_State : std_logic_vector(1 downto 0);
signal Pre_XY_F_M : std_logic_vector(2 downto 0);
signal NextIs_XY_Fetch : std_logic;
signal XY_Ind : std_logic;
signal No_BTR : std_logic;
signal BTR_r : std_logic;
signal Auto_Wait : std_logic;
signal Auto_Wait_t1 : std_logic;
signal Auto_Wait_t2 : std_logic;
signal IncDecZ : std_logic;
-- ALU signals
signal BusB : std_logic_vector(7 downto 0);
signal BusA : std_logic_vector(7 downto 0);
signal ALU_Q : std_logic_vector(7 downto 0);
signal F_Out : std_logic_vector(7 downto 0);
-- Registered micro code outputs
signal Read_To_Reg_r : std_logic_vector(4 downto 0);
signal Arith16_r : std_logic;
signal Z16_r : std_logic;
signal ALU_Op_r : std_logic_vector(3 downto 0);
signal Save_ALU_r : std_logic;
signal PreserveC_r : std_logic;
signal MCycles : std_logic_vector(2 downto 0);
-- Micro code outputs
signal MCycles_d : std_logic_vector(2 downto 0);
signal TStates : std_logic_vector(2 downto 0);
signal IntCycle : std_logic;
signal NMICycle : std_logic;
signal Inc_PC : std_logic;
signal Inc_WZ : std_logic;
signal IncDec_16 : std_logic_vector(3 downto 0);
signal Prefix : std_logic_vector(1 downto 0);
signal Read_To_Acc : std_logic;
signal Read_To_Reg : std_logic;
signal Set_BusB_To : std_logic_vector(3 downto 0);
signal Set_BusA_To : std_logic_vector(3 downto 0);
signal ALU_Op : std_logic_vector(3 downto 0);
signal Save_ALU : std_logic;
signal PreserveC : std_logic;
signal Arith16 : std_logic;
signal Set_Addr_To : std_logic_vector(2 downto 0);
signal Jump : std_logic;
signal JumpE : std_logic;
signal JumpXY : std_logic;
signal Call : std_logic;
signal RstP : std_logic;
signal LDZ : std_logic;
signal LDW : std_logic;
signal LDSPHL : std_logic;
signal IORQ_i : std_logic;
signal Special_LD : std_logic_vector(2 downto 0);
signal ExchangeDH : std_logic;
signal ExchangeRp : std_logic;
signal ExchangeAF : std_logic;
signal ExchangeRS : std_logic;
signal I_DJNZ : std_logic;
signal I_CPL : std_logic;
signal I_CCF : std_logic;
signal I_SCF : std_logic;
signal I_RETN : std_logic;
signal I_BT : std_logic;
signal I_BC : std_logic;
signal I_BTR : std_logic;
signal I_RLD : std_logic;
signal I_RRD : std_logic;
signal I_INRC : std_logic;
signal SetDI : std_logic;
signal SetEI : std_logic;
signal IMode : std_logic_vector(1 downto 0);
signal Halt : std_logic;
begin
mcode : T80_MCode
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
IR => IR,
ISet => ISet,
MCycle => MCycle,
F => F,
NMICycle => NMICycle,
IntCycle => IntCycle,
MCycles => MCycles_d,
TStates => TStates,
Prefix => Prefix,
Inc_PC => Inc_PC,
Inc_WZ => Inc_WZ,
IncDec_16 => IncDec_16,
Read_To_Acc => Read_To_Acc,
Read_To_Reg => Read_To_Reg,
Set_BusB_To => Set_BusB_To,
Set_BusA_To => Set_BusA_To,
ALU_Op => ALU_Op,
Save_ALU => Save_ALU,
PreserveC => PreserveC,
Arith16 => Arith16,
Set_Addr_To => Set_Addr_To,
IORQ => IORQ_i,
Jump => Jump,
JumpE => JumpE,
JumpXY => JumpXY,
Call => Call,
RstP => RstP,
LDZ => LDZ,
LDW => LDW,
LDSPHL => LDSPHL,
Special_LD => Special_LD,
ExchangeDH => ExchangeDH,
ExchangeRp => ExchangeRp,
ExchangeAF => ExchangeAF,
ExchangeRS => ExchangeRS,
I_DJNZ => I_DJNZ,
I_CPL => I_CPL,
I_CCF => I_CCF,
I_SCF => I_SCF,
I_RETN => I_RETN,
I_BT => I_BT,
I_BC => I_BC,
I_BTR => I_BTR,
I_RLD => I_RLD,
I_RRD => I_RRD,
I_INRC => I_INRC,
SetDI => SetDI,
SetEI => SetEI,
IMode => IMode,
Halt => Halt,
NoRead => NoRead,
Write => Write);
alu : T80_ALU
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
Arith16 => Arith16_r,
Z16 => Z16_r,
ALU_Op => ALU_Op_r,
IR => IR(5 downto 0),
ISet => ISet,
BusA => BusA,
BusB => BusB,
F_In => F,
Q => ALU_Q,
F_Out => F_Out);
ClkEn <= CEN and not BusAck;
T_Res <= '1' when TState = unsigned(TStates) else '0';
NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and
((Set_Addr_To = aXY) or
(MCycle = "001" and IR = "11001011") or
(MCycle = "001" and IR = "00110110")) else '0';
Save_Mux <= BusB when ExchangeRp = '1' else
DI_Reg when Save_ALU_r = '0' else
ALU_Q;
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
PC <= unsigned(ResetPC);
-- (others => '0') -- Program Counter
A <= ResetPC; -- (others => '0');
TmpAddr <= (others => '0');
IR <= "00000000";
ISet <= "00";
XY_State <= "00";
IStatus <= "00";
MCycles <= "000";
DO <= "00000000";
ACC <= (others => '1');
F <= (others => '1');
Ap <= (others => '1');
Fp <= (others => '1');
I <= (others => '0');
R <= (others => '0');
SP <= unsigned(ResetSP);
-- (others => '1')
Alternate <= '0';
Read_To_Reg_r <= "00000";
F <= (others => '1');
Arith16_r <= '0';
BTR_r <= '0';
Z16_r <= '0';
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
PreserveC_r <= '0';
XY_Ind <= '0';
elsif CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
Read_To_Reg_r <= "00000";
MCycles <= MCycles_d;
if IMode /= "11" then
IStatus <= IMode;
end if;
Arith16_r <= Arith16;
PreserveC_r <= PreserveC;
if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then
Z16_r <= '1';
else
Z16_r <= '0';
end if;
if MCycle = "001" and TState(2) = '0' then
-- MCycle = 1 and TState = 1, 2, or 3
if TState = 2 and Wait_n = '1' then
if Mode < 2 then
A(7 downto 0) <= std_logic_vector(R);
A(15 downto 8) <= I;
R(6 downto 0) <= R(6 downto 0) + 1;
end if;
if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then
PC <= PC + 1;
end if;
if IntCycle = '1' and IStatus = "01" then
IR <= "11111111";
elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then
IR <= "00000000";
else
IR <= DInst;
end if;
ISet <= "00";
if Prefix /= "00" then
if Prefix = "11" then
if IR(5) = '1' then
XY_State <= "10";
else
XY_State <= "01";
end if;
else
if Prefix = "10" then
XY_State <= "00";
XY_Ind <= '0';
end if;
ISet <= Prefix;
end if;
else
XY_State <= "00";
XY_Ind <= '0';
end if;
end if;
else
-- either (MCycle > 1) OR (MCycle = 1 AND TState > 3)
if MCycle = "110" then
XY_Ind <= '1';
if Prefix = "01" then
ISet <= "01";
end if;
end if;
if T_Res = '1' then
BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR;
if Jump = '1' then
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(DI_Reg);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
elsif JumpXY = '1' then
A <= RegBusC;
PC <= unsigned(RegBusC);
elsif Call = '1' or RstP = '1' then
A <= TmpAddr;
PC <= unsigned(TmpAddr);
elsif MCycle = MCycles and NMICycle = '1' then
A <= "0000000001100110";
PC <= "0000000001100110";
elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then
A(15 downto 8) <= I;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(I);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
else
case Set_Addr_To is
when aXY =>
if XY_State = "00" then
A <= RegBusC;
else
if NextIs_XY_Fetch = '1' then
A <= std_logic_vector(PC);
else
A <= TmpAddr;
end if;
end if;
when aIOA =>
if Mode = 3 then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
elsif Mode = 2 then
-- Duplicate I/O address on 8080
A(15 downto 8) <= DI_Reg;
else
A(15 downto 8) <= ACC;
end if;
A(7 downto 0) <= DI_Reg;
when aSP =>
A <= std_logic_vector(SP);
when aBC =>
if Mode = 3 and IORQ_i = '1' then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
A(7 downto 0) <= RegBusC(7 downto 0);
else
A <= RegBusC;
end if;
when aDE =>
A <= RegBusC;
when aZI =>
if Inc_WZ = '1' then
A <= std_logic_vector(unsigned(TmpAddr) + 1);
else
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
end if;
when others =>
A <= std_logic_vector(PC);
end case;
end if;
Save_ALU_r <= Save_ALU;
ALU_Op_r <= ALU_Op;
if I_CPL = '1' then
-- CPL
ACC <= not ACC;
F(Flag_Y) <= not ACC(5);
F(Flag_H) <= '1';
F(Flag_X) <= not ACC(3);
F(Flag_N) <= '1';
end if;
if I_CCF = '1' then
-- CCF
F(Flag_C) <= not F(Flag_C);
F(Flag_Y) <= ACC(5);
F(Flag_H) <= F(Flag_C);
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
if I_SCF = '1' then
-- SCF
F(Flag_C) <= '1';
F(Flag_Y) <= ACC(5);
F(Flag_H) <= '0';
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
end if;
if TState = 2 and Wait_n = '1' then
if ISet = "01" and MCycle = "111" then
IR <= DInst;
end if;
if JumpE = '1' then
PC <= unsigned(signed(PC) + signed(DI_Reg));
elsif Inc_PC = '1' then
PC <= PC + 1;
end if;
if BTR_r = '1' then
PC <= PC - 2;
end if;
if RstP = '1' then
TmpAddr <= (others =>'0');
TmpAddr(5 downto 3) <= IR(5 downto 3);
end if;
end if;
if TState = 3 and MCycle = "110" then
TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg));
end if;
if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then
if IncDec_16(2 downto 0) = "111" then
if IncDec_16(3) = '1' then
SP <= SP - 1;
else
SP <= SP + 1;
end if;
end if;
end if;
if LDSPHL = '1' then
SP <= unsigned(RegBusC);
end if;
if ExchangeAF = '1' then
Ap <= ACC;
ACC <= Ap;
Fp <= F;
F <= Fp;
end if;
if ExchangeRS = '1' then
Alternate <= not Alternate;
end if;
end if;
if TState = 3 then
if LDZ = '1' then
TmpAddr(7 downto 0) <= DI_Reg;
end if;
if LDW = '1' then
TmpAddr(15 downto 8) <= DI_Reg;
end if;
if Special_LD(2) = '1' then
case Special_LD(1 downto 0) is
when "00" =>
ACC <= I;
F(Flag_P) <= IntE_FF2;
when "01" =>
ACC <= std_logic_vector(R);
F(Flag_P) <= IntE_FF2;
when "10" =>
I <= ACC;
when others =>
R <= unsigned(ACC);
end case;
end if;
end if;
if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then
if Mode = 3 then
F(6) <= F_Out(6);
F(5) <= F_Out(5);
F(7) <= F_Out(7);
if PreserveC_r = '0' then
F(4) <= F_Out(4);
end if;
else
F(7 downto 1) <= F_Out(7 downto 1);
if PreserveC_r = '0' then
F(Flag_C) <= F_Out(0);
end if;
end if;
end if;
if T_Res = '1' and I_INRC = '1' then
F(Flag_H) <= '0';
F(Flag_N) <= '0';
if DI_Reg(7 downto 0) = "00000000" then
F(Flag_Z) <= '1';
else
F(Flag_Z) <= '0';
end if;
F(Flag_S) <= DI_Reg(7);
F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor
DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7));
end if;
if TState = 1 then
DO <= BusB;
if I_RLD = '1' then
DO(3 downto 0) <= BusA(3 downto 0);
DO(7 downto 4) <= BusB(3 downto 0);
end if;
if I_RRD = '1' then
DO(3 downto 0) <= BusB(7 downto 4);
DO(7 downto 4) <= BusA(3 downto 0);
end if;
end if;
if T_Res = '1' then
Read_To_Reg_r(3 downto 0) <= Set_BusA_To;
Read_To_Reg_r(4) <= Read_To_Reg;
if Read_To_Acc = '1' then
Read_To_Reg_r(3 downto 0) <= "0111";
Read_To_Reg_r(4) <= '1';
end if;
end if;
if TState = 1 and I_BT = '1' then
F(Flag_X) <= ALU_Q(3);
F(Flag_Y) <= ALU_Q(1);
F(Flag_H) <= '0';
F(Flag_N) <= '0';
end if;
if I_BC = '1' or I_BT = '1' then
F(Flag_P) <= IncDecZ;
end if;
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10111" =>
ACC <= Save_Mux;
when "10110" =>
DO <= Save_Mux;
when "11000" =>
SP(7 downto 0) <= unsigned(Save_Mux);
when "11001" =>
SP(15 downto 8) <= unsigned(Save_Mux);
when "11011" =>
F <= Save_Mux;
when others =>
end case;
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- BC('), DE('), HL('), IX and IY
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
-- Bus A / Write
RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then
RegAddrA_r <= XY_State(1) & "11";
end if;
-- Bus B
RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then
RegAddrB_r <= XY_State(1) & "11";
end if;
-- Address from register
RegAddrC <= Alternate & Set_Addr_To(1 downto 0);
-- Jump (HL), LD SP,HL
if (JumpXY = '1' or LDSPHL = '1') then
RegAddrC <= Alternate & "10";
end if;
if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then
RegAddrC <= XY_State(1) & "11";
end if;
if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then
IncDecZ <= F_Out(Flag_Z);
end if;
if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then
if ID16 = 0 then
IncDecZ <= '0';
else
IncDecZ <= '1';
end if;
end if;
RegBusA_r <= RegBusA;
end if;
end if;
end process;
RegAddrA <=
-- 16 bit increment/decrement
Alternate & IncDec_16(1 downto 0) when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else
XY_State(1) & "11" when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else
-- EX HL,DL
Alternate & "10" when ExchangeDH = '1' and TState = 3 else
Alternate & "01" when ExchangeDH = '1' and TState = 4 else
-- Bus A / Write
RegAddrA_r;
RegAddrB <=
-- EX HL,DL
Alternate & "01" when ExchangeDH = '1' and TState = 3 else
-- Bus B
RegAddrB_r;
ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else
signed(RegBusA) + 1;
process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegWEH <= '0';
RegWEL <= '0';
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" =>
RegWEH <= not Read_To_Reg_r(0);
RegWEL <= Read_To_Reg_r(0);
when others =>
end case;
end if;
if ExchangeDH = '1' and (TState = 3 or TState = 4) then
RegWEH <= '1';
RegWEL <= '1';
end if;
if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
case IncDec_16(1 downto 0) is
when "00" | "01" | "10" =>
RegWEH <= '1';
RegWEL <= '1';
when others =>
end case;
end if;
end process;
process (Save_Mux, RegBusB, RegBusA_r, ID16,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegDIH <= Save_Mux;
RegDIL <= Save_Mux;
if ExchangeDH = '1' and TState = 3 then
RegDIH <= RegBusB(15 downto 8);
RegDIL <= RegBusB(7 downto 0);
end if;
if ExchangeDH = '1' and TState = 4 then
RegDIH <= RegBusA_r(15 downto 8);
RegDIL <= RegBusA_r(7 downto 0);
end if;
if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
RegDIH <= std_logic_vector(ID16(15 downto 8));
RegDIL <= std_logic_vector(ID16(7 downto 0));
end if;
end process;
Regs : T80_Reg
port map(
Clk => CLK_n,
CEN => ClkEn,
WEH => RegWEH,
WEL => RegWEL,
AddrA => RegAddrA,
AddrB => RegAddrB,
AddrC => RegAddrC,
DIH => RegDIH,
DIL => RegDIL,
DOAH => RegBusA(15 downto 8),
DOAL => RegBusA(7 downto 0),
DOBH => RegBusB(15 downto 8),
DOBL => RegBusB(7 downto 0),
DOCH => RegBusC(15 downto 8),
DOCL => RegBusC(7 downto 0));
---------------------------------------------------------------------------
--
-- Buses
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
case Set_BusB_To is
when "0111" =>
BusB <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusB_To(0) = '1' then
BusB <= RegBusB(7 downto 0);
else
BusB <= RegBusB(15 downto 8);
end if;
when "0110" =>
BusB <= DI_Reg;
when "1000" =>
BusB <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusB <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusB <= "00000001";
when "1011" =>
BusB <= F;
when "1100" =>
BusB <= std_logic_vector(PC(7 downto 0));
when "1101" =>
BusB <= std_logic_vector(PC(15 downto 8));
when "1110" =>
BusB <= "00000000";
when others =>
BusB <= "--------";
end case;
case Set_BusA_To is
when "0111" =>
BusA <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusA_To(0) = '1' then
BusA <= RegBusA(7 downto 0);
else
BusA <= RegBusA(15 downto 8);
end if;
when "0110" =>
BusA <= DI_Reg;
when "1000" =>
BusA <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusA <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusA <= "00000000";
when others =>
BusB <= "--------";
end case;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- Generate external control signals
--
---------------------------------------------------------------------------
process (RESET_n,CLK_n)
begin
if RESET_n = '0' then
RFSH_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then
RFSH_n <= '0';
else
RFSH_n <= '1';
end if;
end if;
end if;
end process;
MC <= std_logic_vector(MCycle);
TS <= std_logic_vector(TState);
DI_Reg <= DI;
HALT_n <= not Halt_FF;
BUSAK_n <= not BusAck;
IntCycle_n <= not IntCycle;
IntE <= IntE_FF1;
IORQ <= IORQ_i;
Stop <= I_DJNZ;
-------------------------------------------------------------------------
--
-- Syncronise inputs
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
variable OldNMI_n : std_logic;
begin
if RESET_n = '0' then
BusReq_s <= '0';
INT_s <= '0';
NMI_s <= '0';
OldNMI_n := '0';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
BusReq_s <= not BUSRQ_n;
INT_s <= not INT_n;
if NMICycle = '1' then
NMI_s <= '0';
elsif NMI_n = '0' and OldNMI_n = '1' then
NMI_s <= '1';
end if;
OldNMI_n := NMI_n;
end if;
end if;
end process;
-------------------------------------------------------------------------
--
-- Main state machine
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
MCycle <= "001";
TState <= "000";
Pre_XY_F_M <= "000";
Halt_FF <= '0';
BusAck <= '0';
NMICycle <= '0';
IntCycle <= '0';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
No_BTR <= '0';
Auto_Wait_t1 <= '0';
Auto_Wait_t2 <= '0';
M1_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
Auto_Wait_t1 <= Auto_Wait;
Auto_Wait_t2 <= Auto_Wait_t1;
No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or
(I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or
(I_BTR and (not IR(4) or F(Flag_Z)));
if TState = 2 then
if SetEI = '1' then
IntE_FF1 <= '1';
IntE_FF2 <= '1';
end if;
if I_RETN = '1' then
IntE_FF1 <= IntE_FF2;
end if;
end if;
if TState = 3 then
if SetDI = '1' then
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
end if;
if IntCycle = '1' or NMICycle = '1' then
Halt_FF <= '0';
end if;
if MCycle = "001" and TState = 2 and Wait_n = '1' then
M1_n <= '1';
end if;
if BusReq_s = '1' and BusAck = '1' then
else
BusAck <= '0';
if TState = 2 and Wait_n = '0' then
elsif T_Res = '1' then
if Halt = '1' then
Halt_FF <= '1';
end if;
if BusReq_s = '1' then
BusAck <= '1';
else
TState <= "001";
if NextIs_XY_Fetch = '1' then
MCycle <= "110";
Pre_XY_F_M <= MCycle;
if IR = "00110110" and Mode = 0 then
Pre_XY_F_M <= "010";
end if;
elsif (MCycle = "111") or
(MCycle = "110" and Mode = 1 and ISet /= "01") then
MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1);
elsif (MCycle = MCycles) or
No_BTR = '1' or
(MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then
M1_n <= '0';
MCycle <= "001";
IntCycle <= '0';
NMICycle <= '0';
if NMI_s = '1' and Prefix = "00" then
NMICycle <= '1';
IntE_FF1 <= '0';
elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then
IntCycle <= '1';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
else
MCycle <= std_logic_vector(unsigned(MCycle) + 1);
end if;
end if;
else
if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then
TState <= TState + 1;
end if;
end if;
end if;
if TState = 0 then
M1_n <= '0';
end if;
end if;
end if;
end process;
process (IntCycle, NMICycle, MCycle)
begin
Auto_Wait <= '0';
if IntCycle = '1' or NMICycle = '1' then
if MCycle = "001" then
Auto_Wait <= '1';
end if;
end if;
end process;
end;
|
-- ****
-- T80(b) core. In an effort to merge and maintain bug fixes ....
--
--
-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems
--
-- MikeJ March 2005
-- Latest version from www.fpgaarcade.com (original www.opencores.org)
--
-- ****
--
-- Z80 compatible microprocessor core
--
-- Version : 0247
--
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
--
-- All rights reserved
--
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
--
-- Redistributions in synthesized form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- Neither the name of the author nor the names of other contributors may
-- be used to endorse or promote products derived from this software without
-- specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
-- Please report bugs to the author, but before you do so, please
-- make sure that this is not a derivative work and that
-- you have the latest version of this file.
--
-- The latest version of this file can be found at:
-- http://www.opencores.org/cvsweb.shtml/t80/
--
-- Limitations :
--
-- File history :
--
-- 0208 : First complete release
--
-- 0210 : Fixed wait and halt
--
-- 0211 : Fixed Refresh addition and IM 1
--
-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test
--
-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson
--
-- 0235 : Added clock enable and IM 2 fix by Mike Johnson
--
-- 0237 : Changed 8080 I/O address output, added IntE output
--
-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag
--
-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode
--
-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM
--
-- 0247 : Fixed bus req/ack cycle
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.T80_Pack.all;
entity T80 is
generic(
Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB
IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle
Flag_C : integer := 0;
Flag_N : integer := 1;
Flag_P : integer := 2;
Flag_X : integer := 3;
Flag_H : integer := 4;
Flag_Y : integer := 5;
Flag_Z : integer := 6;
Flag_S : integer := 7
);
port(
RESET_n : in std_logic;
CLK_n : in std_logic;
CEN : in std_logic;
WAIT_n : in std_logic;
INT_n : in std_logic;
NMI_n : in std_logic;
BUSRQ_n : in std_logic;
M1_n : out std_logic;
IORQ : out std_logic;
NoRead : out std_logic;
Write : out std_logic;
RFSH_n : out std_logic;
HALT_n : out std_logic;
BUSAK_n : out std_logic;
A : out std_logic_vector(15 downto 0);
DInst : in std_logic_vector(7 downto 0);
DI : in std_logic_vector(7 downto 0);
DO : out std_logic_vector(7 downto 0);
MC : out std_logic_vector(2 downto 0);
TS : out std_logic_vector(2 downto 0);
IntCycle_n : out std_logic;
IntE : out std_logic;
Stop : out std_logic;
ResetPC : in std_logic_vector(15 downto 0);
ResetSP : in std_logic_vector(15 downto 0)
);
end T80;
architecture rtl of T80 is
constant aNone : std_logic_vector(2 downto 0) := "111";
constant aBC : std_logic_vector(2 downto 0) := "000";
constant aDE : std_logic_vector(2 downto 0) := "001";
constant aXY : std_logic_vector(2 downto 0) := "010";
constant aIOA : std_logic_vector(2 downto 0) := "100";
constant aSP : std_logic_vector(2 downto 0) := "101";
constant aZI : std_logic_vector(2 downto 0) := "110";
-- Registers
signal ACC, F : std_logic_vector(7 downto 0);
signal Ap, Fp : std_logic_vector(7 downto 0);
signal I : std_logic_vector(7 downto 0);
signal R : unsigned(7 downto 0);
signal SP, PC : unsigned(15 downto 0);
signal RegDIH : std_logic_vector(7 downto 0);
signal RegDIL : std_logic_vector(7 downto 0);
signal RegBusA : std_logic_vector(15 downto 0);
signal RegBusB : std_logic_vector(15 downto 0);
signal RegBusC : std_logic_vector(15 downto 0);
signal RegAddrA_r : std_logic_vector(2 downto 0);
signal RegAddrA : std_logic_vector(2 downto 0);
signal RegAddrB_r : std_logic_vector(2 downto 0);
signal RegAddrB : std_logic_vector(2 downto 0);
signal RegAddrC : std_logic_vector(2 downto 0);
signal RegWEH : std_logic;
signal RegWEL : std_logic;
signal Alternate : std_logic;
-- Help Registers
signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register
signal IR : std_logic_vector(7 downto 0); -- Instruction register
signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector
signal RegBusA_r : std_logic_vector(15 downto 0);
signal ID16 : signed(15 downto 0);
signal Save_Mux : std_logic_vector(7 downto 0);
signal TState : unsigned(2 downto 0);
signal MCycle : std_logic_vector(2 downto 0);
signal IntE_FF1 : std_logic;
signal IntE_FF2 : std_logic;
signal Halt_FF : std_logic;
signal BusReq_s : std_logic;
signal BusAck : std_logic;
signal ClkEn : std_logic;
signal NMI_s : std_logic;
signal INT_s : std_logic;
signal IStatus : std_logic_vector(1 downto 0);
signal DI_Reg : std_logic_vector(7 downto 0);
signal T_Res : std_logic;
signal XY_State : std_logic_vector(1 downto 0);
signal Pre_XY_F_M : std_logic_vector(2 downto 0);
signal NextIs_XY_Fetch : std_logic;
signal XY_Ind : std_logic;
signal No_BTR : std_logic;
signal BTR_r : std_logic;
signal Auto_Wait : std_logic;
signal Auto_Wait_t1 : std_logic;
signal Auto_Wait_t2 : std_logic;
signal IncDecZ : std_logic;
-- ALU signals
signal BusB : std_logic_vector(7 downto 0);
signal BusA : std_logic_vector(7 downto 0);
signal ALU_Q : std_logic_vector(7 downto 0);
signal F_Out : std_logic_vector(7 downto 0);
-- Registered micro code outputs
signal Read_To_Reg_r : std_logic_vector(4 downto 0);
signal Arith16_r : std_logic;
signal Z16_r : std_logic;
signal ALU_Op_r : std_logic_vector(3 downto 0);
signal Save_ALU_r : std_logic;
signal PreserveC_r : std_logic;
signal MCycles : std_logic_vector(2 downto 0);
-- Micro code outputs
signal MCycles_d : std_logic_vector(2 downto 0);
signal TStates : std_logic_vector(2 downto 0);
signal IntCycle : std_logic;
signal NMICycle : std_logic;
signal Inc_PC : std_logic;
signal Inc_WZ : std_logic;
signal IncDec_16 : std_logic_vector(3 downto 0);
signal Prefix : std_logic_vector(1 downto 0);
signal Read_To_Acc : std_logic;
signal Read_To_Reg : std_logic;
signal Set_BusB_To : std_logic_vector(3 downto 0);
signal Set_BusA_To : std_logic_vector(3 downto 0);
signal ALU_Op : std_logic_vector(3 downto 0);
signal Save_ALU : std_logic;
signal PreserveC : std_logic;
signal Arith16 : std_logic;
signal Set_Addr_To : std_logic_vector(2 downto 0);
signal Jump : std_logic;
signal JumpE : std_logic;
signal JumpXY : std_logic;
signal Call : std_logic;
signal RstP : std_logic;
signal LDZ : std_logic;
signal LDW : std_logic;
signal LDSPHL : std_logic;
signal IORQ_i : std_logic;
signal Special_LD : std_logic_vector(2 downto 0);
signal ExchangeDH : std_logic;
signal ExchangeRp : std_logic;
signal ExchangeAF : std_logic;
signal ExchangeRS : std_logic;
signal I_DJNZ : std_logic;
signal I_CPL : std_logic;
signal I_CCF : std_logic;
signal I_SCF : std_logic;
signal I_RETN : std_logic;
signal I_BT : std_logic;
signal I_BC : std_logic;
signal I_BTR : std_logic;
signal I_RLD : std_logic;
signal I_RRD : std_logic;
signal I_INRC : std_logic;
signal SetDI : std_logic;
signal SetEI : std_logic;
signal IMode : std_logic_vector(1 downto 0);
signal Halt : std_logic;
begin
mcode : T80_MCode
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
IR => IR,
ISet => ISet,
MCycle => MCycle,
F => F,
NMICycle => NMICycle,
IntCycle => IntCycle,
MCycles => MCycles_d,
TStates => TStates,
Prefix => Prefix,
Inc_PC => Inc_PC,
Inc_WZ => Inc_WZ,
IncDec_16 => IncDec_16,
Read_To_Acc => Read_To_Acc,
Read_To_Reg => Read_To_Reg,
Set_BusB_To => Set_BusB_To,
Set_BusA_To => Set_BusA_To,
ALU_Op => ALU_Op,
Save_ALU => Save_ALU,
PreserveC => PreserveC,
Arith16 => Arith16,
Set_Addr_To => Set_Addr_To,
IORQ => IORQ_i,
Jump => Jump,
JumpE => JumpE,
JumpXY => JumpXY,
Call => Call,
RstP => RstP,
LDZ => LDZ,
LDW => LDW,
LDSPHL => LDSPHL,
Special_LD => Special_LD,
ExchangeDH => ExchangeDH,
ExchangeRp => ExchangeRp,
ExchangeAF => ExchangeAF,
ExchangeRS => ExchangeRS,
I_DJNZ => I_DJNZ,
I_CPL => I_CPL,
I_CCF => I_CCF,
I_SCF => I_SCF,
I_RETN => I_RETN,
I_BT => I_BT,
I_BC => I_BC,
I_BTR => I_BTR,
I_RLD => I_RLD,
I_RRD => I_RRD,
I_INRC => I_INRC,
SetDI => SetDI,
SetEI => SetEI,
IMode => IMode,
Halt => Halt,
NoRead => NoRead,
Write => Write);
alu : T80_ALU
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
Arith16 => Arith16_r,
Z16 => Z16_r,
ALU_Op => ALU_Op_r,
IR => IR(5 downto 0),
ISet => ISet,
BusA => BusA,
BusB => BusB,
F_In => F,
Q => ALU_Q,
F_Out => F_Out);
ClkEn <= CEN and not BusAck;
T_Res <= '1' when TState = unsigned(TStates) else '0';
NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and
((Set_Addr_To = aXY) or
(MCycle = "001" and IR = "11001011") or
(MCycle = "001" and IR = "00110110")) else '0';
Save_Mux <= BusB when ExchangeRp = '1' else
DI_Reg when Save_ALU_r = '0' else
ALU_Q;
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
PC <= unsigned(ResetPC);
-- (others => '0') -- Program Counter
A <= ResetPC; -- (others => '0');
TmpAddr <= (others => '0');
IR <= "00000000";
ISet <= "00";
XY_State <= "00";
IStatus <= "00";
MCycles <= "000";
DO <= "00000000";
ACC <= (others => '1');
F <= (others => '1');
Ap <= (others => '1');
Fp <= (others => '1');
I <= (others => '0');
R <= (others => '0');
SP <= unsigned(ResetSP);
-- (others => '1')
Alternate <= '0';
Read_To_Reg_r <= "00000";
F <= (others => '1');
Arith16_r <= '0';
BTR_r <= '0';
Z16_r <= '0';
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
PreserveC_r <= '0';
XY_Ind <= '0';
elsif CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
Read_To_Reg_r <= "00000";
MCycles <= MCycles_d;
if IMode /= "11" then
IStatus <= IMode;
end if;
Arith16_r <= Arith16;
PreserveC_r <= PreserveC;
if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then
Z16_r <= '1';
else
Z16_r <= '0';
end if;
if MCycle = "001" and TState(2) = '0' then
-- MCycle = 1 and TState = 1, 2, or 3
if TState = 2 and Wait_n = '1' then
if Mode < 2 then
A(7 downto 0) <= std_logic_vector(R);
A(15 downto 8) <= I;
R(6 downto 0) <= R(6 downto 0) + 1;
end if;
if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then
PC <= PC + 1;
end if;
if IntCycle = '1' and IStatus = "01" then
IR <= "11111111";
elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then
IR <= "00000000";
else
IR <= DInst;
end if;
ISet <= "00";
if Prefix /= "00" then
if Prefix = "11" then
if IR(5) = '1' then
XY_State <= "10";
else
XY_State <= "01";
end if;
else
if Prefix = "10" then
XY_State <= "00";
XY_Ind <= '0';
end if;
ISet <= Prefix;
end if;
else
XY_State <= "00";
XY_Ind <= '0';
end if;
end if;
else
-- either (MCycle > 1) OR (MCycle = 1 AND TState > 3)
if MCycle = "110" then
XY_Ind <= '1';
if Prefix = "01" then
ISet <= "01";
end if;
end if;
if T_Res = '1' then
BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR;
if Jump = '1' then
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(DI_Reg);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
elsif JumpXY = '1' then
A <= RegBusC;
PC <= unsigned(RegBusC);
elsif Call = '1' or RstP = '1' then
A <= TmpAddr;
PC <= unsigned(TmpAddr);
elsif MCycle = MCycles and NMICycle = '1' then
A <= "0000000001100110";
PC <= "0000000001100110";
elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then
A(15 downto 8) <= I;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(I);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
else
case Set_Addr_To is
when aXY =>
if XY_State = "00" then
A <= RegBusC;
else
if NextIs_XY_Fetch = '1' then
A <= std_logic_vector(PC);
else
A <= TmpAddr;
end if;
end if;
when aIOA =>
if Mode = 3 then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
elsif Mode = 2 then
-- Duplicate I/O address on 8080
A(15 downto 8) <= DI_Reg;
else
A(15 downto 8) <= ACC;
end if;
A(7 downto 0) <= DI_Reg;
when aSP =>
A <= std_logic_vector(SP);
when aBC =>
if Mode = 3 and IORQ_i = '1' then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
A(7 downto 0) <= RegBusC(7 downto 0);
else
A <= RegBusC;
end if;
when aDE =>
A <= RegBusC;
when aZI =>
if Inc_WZ = '1' then
A <= std_logic_vector(unsigned(TmpAddr) + 1);
else
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
end if;
when others =>
A <= std_logic_vector(PC);
end case;
end if;
Save_ALU_r <= Save_ALU;
ALU_Op_r <= ALU_Op;
if I_CPL = '1' then
-- CPL
ACC <= not ACC;
F(Flag_Y) <= not ACC(5);
F(Flag_H) <= '1';
F(Flag_X) <= not ACC(3);
F(Flag_N) <= '1';
end if;
if I_CCF = '1' then
-- CCF
F(Flag_C) <= not F(Flag_C);
F(Flag_Y) <= ACC(5);
F(Flag_H) <= F(Flag_C);
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
if I_SCF = '1' then
-- SCF
F(Flag_C) <= '1';
F(Flag_Y) <= ACC(5);
F(Flag_H) <= '0';
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
end if;
if TState = 2 and Wait_n = '1' then
if ISet = "01" and MCycle = "111" then
IR <= DInst;
end if;
if JumpE = '1' then
PC <= unsigned(signed(PC) + signed(DI_Reg));
elsif Inc_PC = '1' then
PC <= PC + 1;
end if;
if BTR_r = '1' then
PC <= PC - 2;
end if;
if RstP = '1' then
TmpAddr <= (others =>'0');
TmpAddr(5 downto 3) <= IR(5 downto 3);
end if;
end if;
if TState = 3 and MCycle = "110" then
TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg));
end if;
if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then
if IncDec_16(2 downto 0) = "111" then
if IncDec_16(3) = '1' then
SP <= SP - 1;
else
SP <= SP + 1;
end if;
end if;
end if;
if LDSPHL = '1' then
SP <= unsigned(RegBusC);
end if;
if ExchangeAF = '1' then
Ap <= ACC;
ACC <= Ap;
Fp <= F;
F <= Fp;
end if;
if ExchangeRS = '1' then
Alternate <= not Alternate;
end if;
end if;
if TState = 3 then
if LDZ = '1' then
TmpAddr(7 downto 0) <= DI_Reg;
end if;
if LDW = '1' then
TmpAddr(15 downto 8) <= DI_Reg;
end if;
if Special_LD(2) = '1' then
case Special_LD(1 downto 0) is
when "00" =>
ACC <= I;
F(Flag_P) <= IntE_FF2;
when "01" =>
ACC <= std_logic_vector(R);
F(Flag_P) <= IntE_FF2;
when "10" =>
I <= ACC;
when others =>
R <= unsigned(ACC);
end case;
end if;
end if;
if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then
if Mode = 3 then
F(6) <= F_Out(6);
F(5) <= F_Out(5);
F(7) <= F_Out(7);
if PreserveC_r = '0' then
F(4) <= F_Out(4);
end if;
else
F(7 downto 1) <= F_Out(7 downto 1);
if PreserveC_r = '0' then
F(Flag_C) <= F_Out(0);
end if;
end if;
end if;
if T_Res = '1' and I_INRC = '1' then
F(Flag_H) <= '0';
F(Flag_N) <= '0';
if DI_Reg(7 downto 0) = "00000000" then
F(Flag_Z) <= '1';
else
F(Flag_Z) <= '0';
end if;
F(Flag_S) <= DI_Reg(7);
F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor
DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7));
end if;
if TState = 1 then
DO <= BusB;
if I_RLD = '1' then
DO(3 downto 0) <= BusA(3 downto 0);
DO(7 downto 4) <= BusB(3 downto 0);
end if;
if I_RRD = '1' then
DO(3 downto 0) <= BusB(7 downto 4);
DO(7 downto 4) <= BusA(3 downto 0);
end if;
end if;
if T_Res = '1' then
Read_To_Reg_r(3 downto 0) <= Set_BusA_To;
Read_To_Reg_r(4) <= Read_To_Reg;
if Read_To_Acc = '1' then
Read_To_Reg_r(3 downto 0) <= "0111";
Read_To_Reg_r(4) <= '1';
end if;
end if;
if TState = 1 and I_BT = '1' then
F(Flag_X) <= ALU_Q(3);
F(Flag_Y) <= ALU_Q(1);
F(Flag_H) <= '0';
F(Flag_N) <= '0';
end if;
if I_BC = '1' or I_BT = '1' then
F(Flag_P) <= IncDecZ;
end if;
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10111" =>
ACC <= Save_Mux;
when "10110" =>
DO <= Save_Mux;
when "11000" =>
SP(7 downto 0) <= unsigned(Save_Mux);
when "11001" =>
SP(15 downto 8) <= unsigned(Save_Mux);
when "11011" =>
F <= Save_Mux;
when others =>
end case;
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- BC('), DE('), HL('), IX and IY
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
-- Bus A / Write
RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then
RegAddrA_r <= XY_State(1) & "11";
end if;
-- Bus B
RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then
RegAddrB_r <= XY_State(1) & "11";
end if;
-- Address from register
RegAddrC <= Alternate & Set_Addr_To(1 downto 0);
-- Jump (HL), LD SP,HL
if (JumpXY = '1' or LDSPHL = '1') then
RegAddrC <= Alternate & "10";
end if;
if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then
RegAddrC <= XY_State(1) & "11";
end if;
if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then
IncDecZ <= F_Out(Flag_Z);
end if;
if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then
if ID16 = 0 then
IncDecZ <= '0';
else
IncDecZ <= '1';
end if;
end if;
RegBusA_r <= RegBusA;
end if;
end if;
end process;
RegAddrA <=
-- 16 bit increment/decrement
Alternate & IncDec_16(1 downto 0) when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else
XY_State(1) & "11" when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else
-- EX HL,DL
Alternate & "10" when ExchangeDH = '1' and TState = 3 else
Alternate & "01" when ExchangeDH = '1' and TState = 4 else
-- Bus A / Write
RegAddrA_r;
RegAddrB <=
-- EX HL,DL
Alternate & "01" when ExchangeDH = '1' and TState = 3 else
-- Bus B
RegAddrB_r;
ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else
signed(RegBusA) + 1;
process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegWEH <= '0';
RegWEL <= '0';
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" =>
RegWEH <= not Read_To_Reg_r(0);
RegWEL <= Read_To_Reg_r(0);
when others =>
end case;
end if;
if ExchangeDH = '1' and (TState = 3 or TState = 4) then
RegWEH <= '1';
RegWEL <= '1';
end if;
if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
case IncDec_16(1 downto 0) is
when "00" | "01" | "10" =>
RegWEH <= '1';
RegWEL <= '1';
when others =>
end case;
end if;
end process;
process (Save_Mux, RegBusB, RegBusA_r, ID16,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegDIH <= Save_Mux;
RegDIL <= Save_Mux;
if ExchangeDH = '1' and TState = 3 then
RegDIH <= RegBusB(15 downto 8);
RegDIL <= RegBusB(7 downto 0);
end if;
if ExchangeDH = '1' and TState = 4 then
RegDIH <= RegBusA_r(15 downto 8);
RegDIL <= RegBusA_r(7 downto 0);
end if;
if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
RegDIH <= std_logic_vector(ID16(15 downto 8));
RegDIL <= std_logic_vector(ID16(7 downto 0));
end if;
end process;
Regs : T80_Reg
port map(
Clk => CLK_n,
CEN => ClkEn,
WEH => RegWEH,
WEL => RegWEL,
AddrA => RegAddrA,
AddrB => RegAddrB,
AddrC => RegAddrC,
DIH => RegDIH,
DIL => RegDIL,
DOAH => RegBusA(15 downto 8),
DOAL => RegBusA(7 downto 0),
DOBH => RegBusB(15 downto 8),
DOBL => RegBusB(7 downto 0),
DOCH => RegBusC(15 downto 8),
DOCL => RegBusC(7 downto 0));
---------------------------------------------------------------------------
--
-- Buses
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
case Set_BusB_To is
when "0111" =>
BusB <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusB_To(0) = '1' then
BusB <= RegBusB(7 downto 0);
else
BusB <= RegBusB(15 downto 8);
end if;
when "0110" =>
BusB <= DI_Reg;
when "1000" =>
BusB <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusB <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusB <= "00000001";
when "1011" =>
BusB <= F;
when "1100" =>
BusB <= std_logic_vector(PC(7 downto 0));
when "1101" =>
BusB <= std_logic_vector(PC(15 downto 8));
when "1110" =>
BusB <= "00000000";
when others =>
BusB <= "--------";
end case;
case Set_BusA_To is
when "0111" =>
BusA <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusA_To(0) = '1' then
BusA <= RegBusA(7 downto 0);
else
BusA <= RegBusA(15 downto 8);
end if;
when "0110" =>
BusA <= DI_Reg;
when "1000" =>
BusA <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusA <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusA <= "00000000";
when others =>
BusB <= "--------";
end case;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- Generate external control signals
--
---------------------------------------------------------------------------
process (RESET_n,CLK_n)
begin
if RESET_n = '0' then
RFSH_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then
RFSH_n <= '0';
else
RFSH_n <= '1';
end if;
end if;
end if;
end process;
MC <= std_logic_vector(MCycle);
TS <= std_logic_vector(TState);
DI_Reg <= DI;
HALT_n <= not Halt_FF;
BUSAK_n <= not BusAck;
IntCycle_n <= not IntCycle;
IntE <= IntE_FF1;
IORQ <= IORQ_i;
Stop <= I_DJNZ;
-------------------------------------------------------------------------
--
-- Syncronise inputs
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
variable OldNMI_n : std_logic;
begin
if RESET_n = '0' then
BusReq_s <= '0';
INT_s <= '0';
NMI_s <= '0';
OldNMI_n := '0';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
BusReq_s <= not BUSRQ_n;
INT_s <= not INT_n;
if NMICycle = '1' then
NMI_s <= '0';
elsif NMI_n = '0' and OldNMI_n = '1' then
NMI_s <= '1';
end if;
OldNMI_n := NMI_n;
end if;
end if;
end process;
-------------------------------------------------------------------------
--
-- Main state machine
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
MCycle <= "001";
TState <= "000";
Pre_XY_F_M <= "000";
Halt_FF <= '0';
BusAck <= '0';
NMICycle <= '0';
IntCycle <= '0';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
No_BTR <= '0';
Auto_Wait_t1 <= '0';
Auto_Wait_t2 <= '0';
M1_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
Auto_Wait_t1 <= Auto_Wait;
Auto_Wait_t2 <= Auto_Wait_t1;
No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or
(I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or
(I_BTR and (not IR(4) or F(Flag_Z)));
if TState = 2 then
if SetEI = '1' then
IntE_FF1 <= '1';
IntE_FF2 <= '1';
end if;
if I_RETN = '1' then
IntE_FF1 <= IntE_FF2;
end if;
end if;
if TState = 3 then
if SetDI = '1' then
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
end if;
if IntCycle = '1' or NMICycle = '1' then
Halt_FF <= '0';
end if;
if MCycle = "001" and TState = 2 and Wait_n = '1' then
M1_n <= '1';
end if;
if BusReq_s = '1' and BusAck = '1' then
else
BusAck <= '0';
if TState = 2 and Wait_n = '0' then
elsif T_Res = '1' then
if Halt = '1' then
Halt_FF <= '1';
end if;
if BusReq_s = '1' then
BusAck <= '1';
else
TState <= "001";
if NextIs_XY_Fetch = '1' then
MCycle <= "110";
Pre_XY_F_M <= MCycle;
if IR = "00110110" and Mode = 0 then
Pre_XY_F_M <= "010";
end if;
elsif (MCycle = "111") or
(MCycle = "110" and Mode = 1 and ISet /= "01") then
MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1);
elsif (MCycle = MCycles) or
No_BTR = '1' or
(MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then
M1_n <= '0';
MCycle <= "001";
IntCycle <= '0';
NMICycle <= '0';
if NMI_s = '1' and Prefix = "00" then
NMICycle <= '1';
IntE_FF1 <= '0';
elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then
IntCycle <= '1';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
else
MCycle <= std_logic_vector(unsigned(MCycle) + 1);
end if;
end if;
else
if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then
TState <= TState + 1;
end if;
end if;
end if;
if TState = 0 then
M1_n <= '0';
end if;
end if;
end if;
end process;
process (IntCycle, NMICycle, MCycle)
begin
Auto_Wait <= '0';
if IntCycle = '1' or NMICycle = '1' then
if MCycle = "001" then
Auto_Wait <= '1';
end if;
end if;
end process;
end;
|
-- ****
-- T80(b) core. In an effort to merge and maintain bug fixes ....
--
--
-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems
--
-- MikeJ March 2005
-- Latest version from www.fpgaarcade.com (original www.opencores.org)
--
-- ****
--
-- Z80 compatible microprocessor core
--
-- Version : 0247
--
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
--
-- All rights reserved
--
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
--
-- Redistributions in synthesized form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- Neither the name of the author nor the names of other contributors may
-- be used to endorse or promote products derived from this software without
-- specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
-- Please report bugs to the author, but before you do so, please
-- make sure that this is not a derivative work and that
-- you have the latest version of this file.
--
-- The latest version of this file can be found at:
-- http://www.opencores.org/cvsweb.shtml/t80/
--
-- Limitations :
--
-- File history :
--
-- 0208 : First complete release
--
-- 0210 : Fixed wait and halt
--
-- 0211 : Fixed Refresh addition and IM 1
--
-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test
--
-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson
--
-- 0235 : Added clock enable and IM 2 fix by Mike Johnson
--
-- 0237 : Changed 8080 I/O address output, added IntE output
--
-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag
--
-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode
--
-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM
--
-- 0247 : Fixed bus req/ack cycle
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.T80_Pack.all;
entity T80 is
generic(
Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB
IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle
Flag_C : integer := 0;
Flag_N : integer := 1;
Flag_P : integer := 2;
Flag_X : integer := 3;
Flag_H : integer := 4;
Flag_Y : integer := 5;
Flag_Z : integer := 6;
Flag_S : integer := 7
);
port(
RESET_n : in std_logic;
CLK_n : in std_logic;
CEN : in std_logic;
WAIT_n : in std_logic;
INT_n : in std_logic;
NMI_n : in std_logic;
BUSRQ_n : in std_logic;
M1_n : out std_logic;
IORQ : out std_logic;
NoRead : out std_logic;
Write : out std_logic;
RFSH_n : out std_logic;
HALT_n : out std_logic;
BUSAK_n : out std_logic;
A : out std_logic_vector(15 downto 0);
DInst : in std_logic_vector(7 downto 0);
DI : in std_logic_vector(7 downto 0);
DO : out std_logic_vector(7 downto 0);
MC : out std_logic_vector(2 downto 0);
TS : out std_logic_vector(2 downto 0);
IntCycle_n : out std_logic;
IntE : out std_logic;
Stop : out std_logic;
ResetPC : in std_logic_vector(15 downto 0);
ResetSP : in std_logic_vector(15 downto 0)
);
end T80;
architecture rtl of T80 is
constant aNone : std_logic_vector(2 downto 0) := "111";
constant aBC : std_logic_vector(2 downto 0) := "000";
constant aDE : std_logic_vector(2 downto 0) := "001";
constant aXY : std_logic_vector(2 downto 0) := "010";
constant aIOA : std_logic_vector(2 downto 0) := "100";
constant aSP : std_logic_vector(2 downto 0) := "101";
constant aZI : std_logic_vector(2 downto 0) := "110";
-- Registers
signal ACC, F : std_logic_vector(7 downto 0);
signal Ap, Fp : std_logic_vector(7 downto 0);
signal I : std_logic_vector(7 downto 0);
signal R : unsigned(7 downto 0);
signal SP, PC : unsigned(15 downto 0);
signal RegDIH : std_logic_vector(7 downto 0);
signal RegDIL : std_logic_vector(7 downto 0);
signal RegBusA : std_logic_vector(15 downto 0);
signal RegBusB : std_logic_vector(15 downto 0);
signal RegBusC : std_logic_vector(15 downto 0);
signal RegAddrA_r : std_logic_vector(2 downto 0);
signal RegAddrA : std_logic_vector(2 downto 0);
signal RegAddrB_r : std_logic_vector(2 downto 0);
signal RegAddrB : std_logic_vector(2 downto 0);
signal RegAddrC : std_logic_vector(2 downto 0);
signal RegWEH : std_logic;
signal RegWEL : std_logic;
signal Alternate : std_logic;
-- Help Registers
signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register
signal IR : std_logic_vector(7 downto 0); -- Instruction register
signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector
signal RegBusA_r : std_logic_vector(15 downto 0);
signal ID16 : signed(15 downto 0);
signal Save_Mux : std_logic_vector(7 downto 0);
signal TState : unsigned(2 downto 0);
signal MCycle : std_logic_vector(2 downto 0);
signal IntE_FF1 : std_logic;
signal IntE_FF2 : std_logic;
signal Halt_FF : std_logic;
signal BusReq_s : std_logic;
signal BusAck : std_logic;
signal ClkEn : std_logic;
signal NMI_s : std_logic;
signal INT_s : std_logic;
signal IStatus : std_logic_vector(1 downto 0);
signal DI_Reg : std_logic_vector(7 downto 0);
signal T_Res : std_logic;
signal XY_State : std_logic_vector(1 downto 0);
signal Pre_XY_F_M : std_logic_vector(2 downto 0);
signal NextIs_XY_Fetch : std_logic;
signal XY_Ind : std_logic;
signal No_BTR : std_logic;
signal BTR_r : std_logic;
signal Auto_Wait : std_logic;
signal Auto_Wait_t1 : std_logic;
signal Auto_Wait_t2 : std_logic;
signal IncDecZ : std_logic;
-- ALU signals
signal BusB : std_logic_vector(7 downto 0);
signal BusA : std_logic_vector(7 downto 0);
signal ALU_Q : std_logic_vector(7 downto 0);
signal F_Out : std_logic_vector(7 downto 0);
-- Registered micro code outputs
signal Read_To_Reg_r : std_logic_vector(4 downto 0);
signal Arith16_r : std_logic;
signal Z16_r : std_logic;
signal ALU_Op_r : std_logic_vector(3 downto 0);
signal Save_ALU_r : std_logic;
signal PreserveC_r : std_logic;
signal MCycles : std_logic_vector(2 downto 0);
-- Micro code outputs
signal MCycles_d : std_logic_vector(2 downto 0);
signal TStates : std_logic_vector(2 downto 0);
signal IntCycle : std_logic;
signal NMICycle : std_logic;
signal Inc_PC : std_logic;
signal Inc_WZ : std_logic;
signal IncDec_16 : std_logic_vector(3 downto 0);
signal Prefix : std_logic_vector(1 downto 0);
signal Read_To_Acc : std_logic;
signal Read_To_Reg : std_logic;
signal Set_BusB_To : std_logic_vector(3 downto 0);
signal Set_BusA_To : std_logic_vector(3 downto 0);
signal ALU_Op : std_logic_vector(3 downto 0);
signal Save_ALU : std_logic;
signal PreserveC : std_logic;
signal Arith16 : std_logic;
signal Set_Addr_To : std_logic_vector(2 downto 0);
signal Jump : std_logic;
signal JumpE : std_logic;
signal JumpXY : std_logic;
signal Call : std_logic;
signal RstP : std_logic;
signal LDZ : std_logic;
signal LDW : std_logic;
signal LDSPHL : std_logic;
signal IORQ_i : std_logic;
signal Special_LD : std_logic_vector(2 downto 0);
signal ExchangeDH : std_logic;
signal ExchangeRp : std_logic;
signal ExchangeAF : std_logic;
signal ExchangeRS : std_logic;
signal I_DJNZ : std_logic;
signal I_CPL : std_logic;
signal I_CCF : std_logic;
signal I_SCF : std_logic;
signal I_RETN : std_logic;
signal I_BT : std_logic;
signal I_BC : std_logic;
signal I_BTR : std_logic;
signal I_RLD : std_logic;
signal I_RRD : std_logic;
signal I_INRC : std_logic;
signal SetDI : std_logic;
signal SetEI : std_logic;
signal IMode : std_logic_vector(1 downto 0);
signal Halt : std_logic;
begin
mcode : T80_MCode
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
IR => IR,
ISet => ISet,
MCycle => MCycle,
F => F,
NMICycle => NMICycle,
IntCycle => IntCycle,
MCycles => MCycles_d,
TStates => TStates,
Prefix => Prefix,
Inc_PC => Inc_PC,
Inc_WZ => Inc_WZ,
IncDec_16 => IncDec_16,
Read_To_Acc => Read_To_Acc,
Read_To_Reg => Read_To_Reg,
Set_BusB_To => Set_BusB_To,
Set_BusA_To => Set_BusA_To,
ALU_Op => ALU_Op,
Save_ALU => Save_ALU,
PreserveC => PreserveC,
Arith16 => Arith16,
Set_Addr_To => Set_Addr_To,
IORQ => IORQ_i,
Jump => Jump,
JumpE => JumpE,
JumpXY => JumpXY,
Call => Call,
RstP => RstP,
LDZ => LDZ,
LDW => LDW,
LDSPHL => LDSPHL,
Special_LD => Special_LD,
ExchangeDH => ExchangeDH,
ExchangeRp => ExchangeRp,
ExchangeAF => ExchangeAF,
ExchangeRS => ExchangeRS,
I_DJNZ => I_DJNZ,
I_CPL => I_CPL,
I_CCF => I_CCF,
I_SCF => I_SCF,
I_RETN => I_RETN,
I_BT => I_BT,
I_BC => I_BC,
I_BTR => I_BTR,
I_RLD => I_RLD,
I_RRD => I_RRD,
I_INRC => I_INRC,
SetDI => SetDI,
SetEI => SetEI,
IMode => IMode,
Halt => Halt,
NoRead => NoRead,
Write => Write);
alu : T80_ALU
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
Arith16 => Arith16_r,
Z16 => Z16_r,
ALU_Op => ALU_Op_r,
IR => IR(5 downto 0),
ISet => ISet,
BusA => BusA,
BusB => BusB,
F_In => F,
Q => ALU_Q,
F_Out => F_Out);
ClkEn <= CEN and not BusAck;
T_Res <= '1' when TState = unsigned(TStates) else '0';
NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and
((Set_Addr_To = aXY) or
(MCycle = "001" and IR = "11001011") or
(MCycle = "001" and IR = "00110110")) else '0';
Save_Mux <= BusB when ExchangeRp = '1' else
DI_Reg when Save_ALU_r = '0' else
ALU_Q;
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
PC <= unsigned(ResetPC);
-- (others => '0') -- Program Counter
A <= ResetPC; -- (others => '0');
TmpAddr <= (others => '0');
IR <= "00000000";
ISet <= "00";
XY_State <= "00";
IStatus <= "00";
MCycles <= "000";
DO <= "00000000";
ACC <= (others => '1');
F <= (others => '1');
Ap <= (others => '1');
Fp <= (others => '1');
I <= (others => '0');
R <= (others => '0');
SP <= unsigned(ResetSP);
-- (others => '1')
Alternate <= '0';
Read_To_Reg_r <= "00000";
F <= (others => '1');
Arith16_r <= '0';
BTR_r <= '0';
Z16_r <= '0';
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
PreserveC_r <= '0';
XY_Ind <= '0';
elsif CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
Read_To_Reg_r <= "00000";
MCycles <= MCycles_d;
if IMode /= "11" then
IStatus <= IMode;
end if;
Arith16_r <= Arith16;
PreserveC_r <= PreserveC;
if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then
Z16_r <= '1';
else
Z16_r <= '0';
end if;
if MCycle = "001" and TState(2) = '0' then
-- MCycle = 1 and TState = 1, 2, or 3
if TState = 2 and Wait_n = '1' then
if Mode < 2 then
A(7 downto 0) <= std_logic_vector(R);
A(15 downto 8) <= I;
R(6 downto 0) <= R(6 downto 0) + 1;
end if;
if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then
PC <= PC + 1;
end if;
if IntCycle = '1' and IStatus = "01" then
IR <= "11111111";
elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then
IR <= "00000000";
else
IR <= DInst;
end if;
ISet <= "00";
if Prefix /= "00" then
if Prefix = "11" then
if IR(5) = '1' then
XY_State <= "10";
else
XY_State <= "01";
end if;
else
if Prefix = "10" then
XY_State <= "00";
XY_Ind <= '0';
end if;
ISet <= Prefix;
end if;
else
XY_State <= "00";
XY_Ind <= '0';
end if;
end if;
else
-- either (MCycle > 1) OR (MCycle = 1 AND TState > 3)
if MCycle = "110" then
XY_Ind <= '1';
if Prefix = "01" then
ISet <= "01";
end if;
end if;
if T_Res = '1' then
BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR;
if Jump = '1' then
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(DI_Reg);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
elsif JumpXY = '1' then
A <= RegBusC;
PC <= unsigned(RegBusC);
elsif Call = '1' or RstP = '1' then
A <= TmpAddr;
PC <= unsigned(TmpAddr);
elsif MCycle = MCycles and NMICycle = '1' then
A <= "0000000001100110";
PC <= "0000000001100110";
elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then
A(15 downto 8) <= I;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(I);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
else
case Set_Addr_To is
when aXY =>
if XY_State = "00" then
A <= RegBusC;
else
if NextIs_XY_Fetch = '1' then
A <= std_logic_vector(PC);
else
A <= TmpAddr;
end if;
end if;
when aIOA =>
if Mode = 3 then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
elsif Mode = 2 then
-- Duplicate I/O address on 8080
A(15 downto 8) <= DI_Reg;
else
A(15 downto 8) <= ACC;
end if;
A(7 downto 0) <= DI_Reg;
when aSP =>
A <= std_logic_vector(SP);
when aBC =>
if Mode = 3 and IORQ_i = '1' then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
A(7 downto 0) <= RegBusC(7 downto 0);
else
A <= RegBusC;
end if;
when aDE =>
A <= RegBusC;
when aZI =>
if Inc_WZ = '1' then
A <= std_logic_vector(unsigned(TmpAddr) + 1);
else
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
end if;
when others =>
A <= std_logic_vector(PC);
end case;
end if;
Save_ALU_r <= Save_ALU;
ALU_Op_r <= ALU_Op;
if I_CPL = '1' then
-- CPL
ACC <= not ACC;
F(Flag_Y) <= not ACC(5);
F(Flag_H) <= '1';
F(Flag_X) <= not ACC(3);
F(Flag_N) <= '1';
end if;
if I_CCF = '1' then
-- CCF
F(Flag_C) <= not F(Flag_C);
F(Flag_Y) <= ACC(5);
F(Flag_H) <= F(Flag_C);
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
if I_SCF = '1' then
-- SCF
F(Flag_C) <= '1';
F(Flag_Y) <= ACC(5);
F(Flag_H) <= '0';
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
end if;
if TState = 2 and Wait_n = '1' then
if ISet = "01" and MCycle = "111" then
IR <= DInst;
end if;
if JumpE = '1' then
PC <= unsigned(signed(PC) + signed(DI_Reg));
elsif Inc_PC = '1' then
PC <= PC + 1;
end if;
if BTR_r = '1' then
PC <= PC - 2;
end if;
if RstP = '1' then
TmpAddr <= (others =>'0');
TmpAddr(5 downto 3) <= IR(5 downto 3);
end if;
end if;
if TState = 3 and MCycle = "110" then
TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg));
end if;
if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then
if IncDec_16(2 downto 0) = "111" then
if IncDec_16(3) = '1' then
SP <= SP - 1;
else
SP <= SP + 1;
end if;
end if;
end if;
if LDSPHL = '1' then
SP <= unsigned(RegBusC);
end if;
if ExchangeAF = '1' then
Ap <= ACC;
ACC <= Ap;
Fp <= F;
F <= Fp;
end if;
if ExchangeRS = '1' then
Alternate <= not Alternate;
end if;
end if;
if TState = 3 then
if LDZ = '1' then
TmpAddr(7 downto 0) <= DI_Reg;
end if;
if LDW = '1' then
TmpAddr(15 downto 8) <= DI_Reg;
end if;
if Special_LD(2) = '1' then
case Special_LD(1 downto 0) is
when "00" =>
ACC <= I;
F(Flag_P) <= IntE_FF2;
when "01" =>
ACC <= std_logic_vector(R);
F(Flag_P) <= IntE_FF2;
when "10" =>
I <= ACC;
when others =>
R <= unsigned(ACC);
end case;
end if;
end if;
if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then
if Mode = 3 then
F(6) <= F_Out(6);
F(5) <= F_Out(5);
F(7) <= F_Out(7);
if PreserveC_r = '0' then
F(4) <= F_Out(4);
end if;
else
F(7 downto 1) <= F_Out(7 downto 1);
if PreserveC_r = '0' then
F(Flag_C) <= F_Out(0);
end if;
end if;
end if;
if T_Res = '1' and I_INRC = '1' then
F(Flag_H) <= '0';
F(Flag_N) <= '0';
if DI_Reg(7 downto 0) = "00000000" then
F(Flag_Z) <= '1';
else
F(Flag_Z) <= '0';
end if;
F(Flag_S) <= DI_Reg(7);
F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor
DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7));
end if;
if TState = 1 then
DO <= BusB;
if I_RLD = '1' then
DO(3 downto 0) <= BusA(3 downto 0);
DO(7 downto 4) <= BusB(3 downto 0);
end if;
if I_RRD = '1' then
DO(3 downto 0) <= BusB(7 downto 4);
DO(7 downto 4) <= BusA(3 downto 0);
end if;
end if;
if T_Res = '1' then
Read_To_Reg_r(3 downto 0) <= Set_BusA_To;
Read_To_Reg_r(4) <= Read_To_Reg;
if Read_To_Acc = '1' then
Read_To_Reg_r(3 downto 0) <= "0111";
Read_To_Reg_r(4) <= '1';
end if;
end if;
if TState = 1 and I_BT = '1' then
F(Flag_X) <= ALU_Q(3);
F(Flag_Y) <= ALU_Q(1);
F(Flag_H) <= '0';
F(Flag_N) <= '0';
end if;
if I_BC = '1' or I_BT = '1' then
F(Flag_P) <= IncDecZ;
end if;
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10111" =>
ACC <= Save_Mux;
when "10110" =>
DO <= Save_Mux;
when "11000" =>
SP(7 downto 0) <= unsigned(Save_Mux);
when "11001" =>
SP(15 downto 8) <= unsigned(Save_Mux);
when "11011" =>
F <= Save_Mux;
when others =>
end case;
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- BC('), DE('), HL('), IX and IY
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
-- Bus A / Write
RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then
RegAddrA_r <= XY_State(1) & "11";
end if;
-- Bus B
RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then
RegAddrB_r <= XY_State(1) & "11";
end if;
-- Address from register
RegAddrC <= Alternate & Set_Addr_To(1 downto 0);
-- Jump (HL), LD SP,HL
if (JumpXY = '1' or LDSPHL = '1') then
RegAddrC <= Alternate & "10";
end if;
if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then
RegAddrC <= XY_State(1) & "11";
end if;
if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then
IncDecZ <= F_Out(Flag_Z);
end if;
if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then
if ID16 = 0 then
IncDecZ <= '0';
else
IncDecZ <= '1';
end if;
end if;
RegBusA_r <= RegBusA;
end if;
end if;
end process;
RegAddrA <=
-- 16 bit increment/decrement
Alternate & IncDec_16(1 downto 0) when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else
XY_State(1) & "11" when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else
-- EX HL,DL
Alternate & "10" when ExchangeDH = '1' and TState = 3 else
Alternate & "01" when ExchangeDH = '1' and TState = 4 else
-- Bus A / Write
RegAddrA_r;
RegAddrB <=
-- EX HL,DL
Alternate & "01" when ExchangeDH = '1' and TState = 3 else
-- Bus B
RegAddrB_r;
ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else
signed(RegBusA) + 1;
process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegWEH <= '0';
RegWEL <= '0';
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" =>
RegWEH <= not Read_To_Reg_r(0);
RegWEL <= Read_To_Reg_r(0);
when others =>
end case;
end if;
if ExchangeDH = '1' and (TState = 3 or TState = 4) then
RegWEH <= '1';
RegWEL <= '1';
end if;
if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
case IncDec_16(1 downto 0) is
when "00" | "01" | "10" =>
RegWEH <= '1';
RegWEL <= '1';
when others =>
end case;
end if;
end process;
process (Save_Mux, RegBusB, RegBusA_r, ID16,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegDIH <= Save_Mux;
RegDIL <= Save_Mux;
if ExchangeDH = '1' and TState = 3 then
RegDIH <= RegBusB(15 downto 8);
RegDIL <= RegBusB(7 downto 0);
end if;
if ExchangeDH = '1' and TState = 4 then
RegDIH <= RegBusA_r(15 downto 8);
RegDIL <= RegBusA_r(7 downto 0);
end if;
if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
RegDIH <= std_logic_vector(ID16(15 downto 8));
RegDIL <= std_logic_vector(ID16(7 downto 0));
end if;
end process;
Regs : T80_Reg
port map(
Clk => CLK_n,
CEN => ClkEn,
WEH => RegWEH,
WEL => RegWEL,
AddrA => RegAddrA,
AddrB => RegAddrB,
AddrC => RegAddrC,
DIH => RegDIH,
DIL => RegDIL,
DOAH => RegBusA(15 downto 8),
DOAL => RegBusA(7 downto 0),
DOBH => RegBusB(15 downto 8),
DOBL => RegBusB(7 downto 0),
DOCH => RegBusC(15 downto 8),
DOCL => RegBusC(7 downto 0));
---------------------------------------------------------------------------
--
-- Buses
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
case Set_BusB_To is
when "0111" =>
BusB <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusB_To(0) = '1' then
BusB <= RegBusB(7 downto 0);
else
BusB <= RegBusB(15 downto 8);
end if;
when "0110" =>
BusB <= DI_Reg;
when "1000" =>
BusB <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusB <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusB <= "00000001";
when "1011" =>
BusB <= F;
when "1100" =>
BusB <= std_logic_vector(PC(7 downto 0));
when "1101" =>
BusB <= std_logic_vector(PC(15 downto 8));
when "1110" =>
BusB <= "00000000";
when others =>
BusB <= "--------";
end case;
case Set_BusA_To is
when "0111" =>
BusA <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusA_To(0) = '1' then
BusA <= RegBusA(7 downto 0);
else
BusA <= RegBusA(15 downto 8);
end if;
when "0110" =>
BusA <= DI_Reg;
when "1000" =>
BusA <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusA <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusA <= "00000000";
when others =>
BusB <= "--------";
end case;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- Generate external control signals
--
---------------------------------------------------------------------------
process (RESET_n,CLK_n)
begin
if RESET_n = '0' then
RFSH_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then
RFSH_n <= '0';
else
RFSH_n <= '1';
end if;
end if;
end if;
end process;
MC <= std_logic_vector(MCycle);
TS <= std_logic_vector(TState);
DI_Reg <= DI;
HALT_n <= not Halt_FF;
BUSAK_n <= not BusAck;
IntCycle_n <= not IntCycle;
IntE <= IntE_FF1;
IORQ <= IORQ_i;
Stop <= I_DJNZ;
-------------------------------------------------------------------------
--
-- Syncronise inputs
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
variable OldNMI_n : std_logic;
begin
if RESET_n = '0' then
BusReq_s <= '0';
INT_s <= '0';
NMI_s <= '0';
OldNMI_n := '0';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
BusReq_s <= not BUSRQ_n;
INT_s <= not INT_n;
if NMICycle = '1' then
NMI_s <= '0';
elsif NMI_n = '0' and OldNMI_n = '1' then
NMI_s <= '1';
end if;
OldNMI_n := NMI_n;
end if;
end if;
end process;
-------------------------------------------------------------------------
--
-- Main state machine
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
MCycle <= "001";
TState <= "000";
Pre_XY_F_M <= "000";
Halt_FF <= '0';
BusAck <= '0';
NMICycle <= '0';
IntCycle <= '0';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
No_BTR <= '0';
Auto_Wait_t1 <= '0';
Auto_Wait_t2 <= '0';
M1_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
Auto_Wait_t1 <= Auto_Wait;
Auto_Wait_t2 <= Auto_Wait_t1;
No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or
(I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or
(I_BTR and (not IR(4) or F(Flag_Z)));
if TState = 2 then
if SetEI = '1' then
IntE_FF1 <= '1';
IntE_FF2 <= '1';
end if;
if I_RETN = '1' then
IntE_FF1 <= IntE_FF2;
end if;
end if;
if TState = 3 then
if SetDI = '1' then
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
end if;
if IntCycle = '1' or NMICycle = '1' then
Halt_FF <= '0';
end if;
if MCycle = "001" and TState = 2 and Wait_n = '1' then
M1_n <= '1';
end if;
if BusReq_s = '1' and BusAck = '1' then
else
BusAck <= '0';
if TState = 2 and Wait_n = '0' then
elsif T_Res = '1' then
if Halt = '1' then
Halt_FF <= '1';
end if;
if BusReq_s = '1' then
BusAck <= '1';
else
TState <= "001";
if NextIs_XY_Fetch = '1' then
MCycle <= "110";
Pre_XY_F_M <= MCycle;
if IR = "00110110" and Mode = 0 then
Pre_XY_F_M <= "010";
end if;
elsif (MCycle = "111") or
(MCycle = "110" and Mode = 1 and ISet /= "01") then
MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1);
elsif (MCycle = MCycles) or
No_BTR = '1' or
(MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then
M1_n <= '0';
MCycle <= "001";
IntCycle <= '0';
NMICycle <= '0';
if NMI_s = '1' and Prefix = "00" then
NMICycle <= '1';
IntE_FF1 <= '0';
elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then
IntCycle <= '1';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
else
MCycle <= std_logic_vector(unsigned(MCycle) + 1);
end if;
end if;
else
if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then
TState <= TState + 1;
end if;
end if;
end if;
if TState = 0 then
M1_n <= '0';
end if;
end if;
end if;
end process;
process (IntCycle, NMICycle, MCycle)
begin
Auto_Wait <= '0';
if IntCycle = '1' or NMICycle = '1' then
if MCycle = "001" then
Auto_Wait <= '1';
end if;
end if;
end process;
end;
|
-- ****
-- T80(b) core. In an effort to merge and maintain bug fixes ....
--
--
-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems
--
-- MikeJ March 2005
-- Latest version from www.fpgaarcade.com (original www.opencores.org)
--
-- ****
--
-- Z80 compatible microprocessor core
--
-- Version : 0247
--
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
--
-- All rights reserved
--
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
--
-- Redistributions in synthesized form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
--
-- Neither the name of the author nor the names of other contributors may
-- be used to endorse or promote products derived from this software without
-- specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
-- Please report bugs to the author, but before you do so, please
-- make sure that this is not a derivative work and that
-- you have the latest version of this file.
--
-- The latest version of this file can be found at:
-- http://www.opencores.org/cvsweb.shtml/t80/
--
-- Limitations :
--
-- File history :
--
-- 0208 : First complete release
--
-- 0210 : Fixed wait and halt
--
-- 0211 : Fixed Refresh addition and IM 1
--
-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test
--
-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson
--
-- 0235 : Added clock enable and IM 2 fix by Mike Johnson
--
-- 0237 : Changed 8080 I/O address output, added IntE output
--
-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag
--
-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode
--
-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM
--
-- 0247 : Fixed bus req/ack cycle
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.T80_Pack.all;
entity T80 is
generic(
Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB
IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle
Flag_C : integer := 0;
Flag_N : integer := 1;
Flag_P : integer := 2;
Flag_X : integer := 3;
Flag_H : integer := 4;
Flag_Y : integer := 5;
Flag_Z : integer := 6;
Flag_S : integer := 7
);
port(
RESET_n : in std_logic;
CLK_n : in std_logic;
CEN : in std_logic;
WAIT_n : in std_logic;
INT_n : in std_logic;
NMI_n : in std_logic;
BUSRQ_n : in std_logic;
M1_n : out std_logic;
IORQ : out std_logic;
NoRead : out std_logic;
Write : out std_logic;
RFSH_n : out std_logic;
HALT_n : out std_logic;
BUSAK_n : out std_logic;
A : out std_logic_vector(15 downto 0);
DInst : in std_logic_vector(7 downto 0);
DI : in std_logic_vector(7 downto 0);
DO : out std_logic_vector(7 downto 0);
MC : out std_logic_vector(2 downto 0);
TS : out std_logic_vector(2 downto 0);
IntCycle_n : out std_logic;
IntE : out std_logic;
Stop : out std_logic;
ResetPC : in std_logic_vector(15 downto 0);
ResetSP : in std_logic_vector(15 downto 0)
);
end T80;
architecture rtl of T80 is
constant aNone : std_logic_vector(2 downto 0) := "111";
constant aBC : std_logic_vector(2 downto 0) := "000";
constant aDE : std_logic_vector(2 downto 0) := "001";
constant aXY : std_logic_vector(2 downto 0) := "010";
constant aIOA : std_logic_vector(2 downto 0) := "100";
constant aSP : std_logic_vector(2 downto 0) := "101";
constant aZI : std_logic_vector(2 downto 0) := "110";
-- Registers
signal ACC, F : std_logic_vector(7 downto 0);
signal Ap, Fp : std_logic_vector(7 downto 0);
signal I : std_logic_vector(7 downto 0);
signal R : unsigned(7 downto 0);
signal SP, PC : unsigned(15 downto 0);
signal RegDIH : std_logic_vector(7 downto 0);
signal RegDIL : std_logic_vector(7 downto 0);
signal RegBusA : std_logic_vector(15 downto 0);
signal RegBusB : std_logic_vector(15 downto 0);
signal RegBusC : std_logic_vector(15 downto 0);
signal RegAddrA_r : std_logic_vector(2 downto 0);
signal RegAddrA : std_logic_vector(2 downto 0);
signal RegAddrB_r : std_logic_vector(2 downto 0);
signal RegAddrB : std_logic_vector(2 downto 0);
signal RegAddrC : std_logic_vector(2 downto 0);
signal RegWEH : std_logic;
signal RegWEL : std_logic;
signal Alternate : std_logic;
-- Help Registers
signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register
signal IR : std_logic_vector(7 downto 0); -- Instruction register
signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector
signal RegBusA_r : std_logic_vector(15 downto 0);
signal ID16 : signed(15 downto 0);
signal Save_Mux : std_logic_vector(7 downto 0);
signal TState : unsigned(2 downto 0);
signal MCycle : std_logic_vector(2 downto 0);
signal IntE_FF1 : std_logic;
signal IntE_FF2 : std_logic;
signal Halt_FF : std_logic;
signal BusReq_s : std_logic;
signal BusAck : std_logic;
signal ClkEn : std_logic;
signal NMI_s : std_logic;
signal INT_s : std_logic;
signal IStatus : std_logic_vector(1 downto 0);
signal DI_Reg : std_logic_vector(7 downto 0);
signal T_Res : std_logic;
signal XY_State : std_logic_vector(1 downto 0);
signal Pre_XY_F_M : std_logic_vector(2 downto 0);
signal NextIs_XY_Fetch : std_logic;
signal XY_Ind : std_logic;
signal No_BTR : std_logic;
signal BTR_r : std_logic;
signal Auto_Wait : std_logic;
signal Auto_Wait_t1 : std_logic;
signal Auto_Wait_t2 : std_logic;
signal IncDecZ : std_logic;
-- ALU signals
signal BusB : std_logic_vector(7 downto 0);
signal BusA : std_logic_vector(7 downto 0);
signal ALU_Q : std_logic_vector(7 downto 0);
signal F_Out : std_logic_vector(7 downto 0);
-- Registered micro code outputs
signal Read_To_Reg_r : std_logic_vector(4 downto 0);
signal Arith16_r : std_logic;
signal Z16_r : std_logic;
signal ALU_Op_r : std_logic_vector(3 downto 0);
signal Save_ALU_r : std_logic;
signal PreserveC_r : std_logic;
signal MCycles : std_logic_vector(2 downto 0);
-- Micro code outputs
signal MCycles_d : std_logic_vector(2 downto 0);
signal TStates : std_logic_vector(2 downto 0);
signal IntCycle : std_logic;
signal NMICycle : std_logic;
signal Inc_PC : std_logic;
signal Inc_WZ : std_logic;
signal IncDec_16 : std_logic_vector(3 downto 0);
signal Prefix : std_logic_vector(1 downto 0);
signal Read_To_Acc : std_logic;
signal Read_To_Reg : std_logic;
signal Set_BusB_To : std_logic_vector(3 downto 0);
signal Set_BusA_To : std_logic_vector(3 downto 0);
signal ALU_Op : std_logic_vector(3 downto 0);
signal Save_ALU : std_logic;
signal PreserveC : std_logic;
signal Arith16 : std_logic;
signal Set_Addr_To : std_logic_vector(2 downto 0);
signal Jump : std_logic;
signal JumpE : std_logic;
signal JumpXY : std_logic;
signal Call : std_logic;
signal RstP : std_logic;
signal LDZ : std_logic;
signal LDW : std_logic;
signal LDSPHL : std_logic;
signal IORQ_i : std_logic;
signal Special_LD : std_logic_vector(2 downto 0);
signal ExchangeDH : std_logic;
signal ExchangeRp : std_logic;
signal ExchangeAF : std_logic;
signal ExchangeRS : std_logic;
signal I_DJNZ : std_logic;
signal I_CPL : std_logic;
signal I_CCF : std_logic;
signal I_SCF : std_logic;
signal I_RETN : std_logic;
signal I_BT : std_logic;
signal I_BC : std_logic;
signal I_BTR : std_logic;
signal I_RLD : std_logic;
signal I_RRD : std_logic;
signal I_INRC : std_logic;
signal SetDI : std_logic;
signal SetEI : std_logic;
signal IMode : std_logic_vector(1 downto 0);
signal Halt : std_logic;
begin
mcode : T80_MCode
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
IR => IR,
ISet => ISet,
MCycle => MCycle,
F => F,
NMICycle => NMICycle,
IntCycle => IntCycle,
MCycles => MCycles_d,
TStates => TStates,
Prefix => Prefix,
Inc_PC => Inc_PC,
Inc_WZ => Inc_WZ,
IncDec_16 => IncDec_16,
Read_To_Acc => Read_To_Acc,
Read_To_Reg => Read_To_Reg,
Set_BusB_To => Set_BusB_To,
Set_BusA_To => Set_BusA_To,
ALU_Op => ALU_Op,
Save_ALU => Save_ALU,
PreserveC => PreserveC,
Arith16 => Arith16,
Set_Addr_To => Set_Addr_To,
IORQ => IORQ_i,
Jump => Jump,
JumpE => JumpE,
JumpXY => JumpXY,
Call => Call,
RstP => RstP,
LDZ => LDZ,
LDW => LDW,
LDSPHL => LDSPHL,
Special_LD => Special_LD,
ExchangeDH => ExchangeDH,
ExchangeRp => ExchangeRp,
ExchangeAF => ExchangeAF,
ExchangeRS => ExchangeRS,
I_DJNZ => I_DJNZ,
I_CPL => I_CPL,
I_CCF => I_CCF,
I_SCF => I_SCF,
I_RETN => I_RETN,
I_BT => I_BT,
I_BC => I_BC,
I_BTR => I_BTR,
I_RLD => I_RLD,
I_RRD => I_RRD,
I_INRC => I_INRC,
SetDI => SetDI,
SetEI => SetEI,
IMode => IMode,
Halt => Halt,
NoRead => NoRead,
Write => Write);
alu : T80_ALU
generic map(
Mode => Mode,
Flag_C => Flag_C,
Flag_N => Flag_N,
Flag_P => Flag_P,
Flag_X => Flag_X,
Flag_H => Flag_H,
Flag_Y => Flag_Y,
Flag_Z => Flag_Z,
Flag_S => Flag_S)
port map(
Arith16 => Arith16_r,
Z16 => Z16_r,
ALU_Op => ALU_Op_r,
IR => IR(5 downto 0),
ISet => ISet,
BusA => BusA,
BusB => BusB,
F_In => F,
Q => ALU_Q,
F_Out => F_Out);
ClkEn <= CEN and not BusAck;
T_Res <= '1' when TState = unsigned(TStates) else '0';
NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and
((Set_Addr_To = aXY) or
(MCycle = "001" and IR = "11001011") or
(MCycle = "001" and IR = "00110110")) else '0';
Save_Mux <= BusB when ExchangeRp = '1' else
DI_Reg when Save_ALU_r = '0' else
ALU_Q;
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
PC <= unsigned(ResetPC);
-- (others => '0') -- Program Counter
A <= ResetPC; -- (others => '0');
TmpAddr <= (others => '0');
IR <= "00000000";
ISet <= "00";
XY_State <= "00";
IStatus <= "00";
MCycles <= "000";
DO <= "00000000";
ACC <= (others => '1');
F <= (others => '1');
Ap <= (others => '1');
Fp <= (others => '1');
I <= (others => '0');
R <= (others => '0');
SP <= unsigned(ResetSP);
-- (others => '1')
Alternate <= '0';
Read_To_Reg_r <= "00000";
F <= (others => '1');
Arith16_r <= '0';
BTR_r <= '0';
Z16_r <= '0';
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
PreserveC_r <= '0';
XY_Ind <= '0';
elsif CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
ALU_Op_r <= "0000";
Save_ALU_r <= '0';
Read_To_Reg_r <= "00000";
MCycles <= MCycles_d;
if IMode /= "11" then
IStatus <= IMode;
end if;
Arith16_r <= Arith16;
PreserveC_r <= PreserveC;
if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then
Z16_r <= '1';
else
Z16_r <= '0';
end if;
if MCycle = "001" and TState(2) = '0' then
-- MCycle = 1 and TState = 1, 2, or 3
if TState = 2 and Wait_n = '1' then
if Mode < 2 then
A(7 downto 0) <= std_logic_vector(R);
A(15 downto 8) <= I;
R(6 downto 0) <= R(6 downto 0) + 1;
end if;
if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then
PC <= PC + 1;
end if;
if IntCycle = '1' and IStatus = "01" then
IR <= "11111111";
elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then
IR <= "00000000";
else
IR <= DInst;
end if;
ISet <= "00";
if Prefix /= "00" then
if Prefix = "11" then
if IR(5) = '1' then
XY_State <= "10";
else
XY_State <= "01";
end if;
else
if Prefix = "10" then
XY_State <= "00";
XY_Ind <= '0';
end if;
ISet <= Prefix;
end if;
else
XY_State <= "00";
XY_Ind <= '0';
end if;
end if;
else
-- either (MCycle > 1) OR (MCycle = 1 AND TState > 3)
if MCycle = "110" then
XY_Ind <= '1';
if Prefix = "01" then
ISet <= "01";
end if;
end if;
if T_Res = '1' then
BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR;
if Jump = '1' then
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(DI_Reg);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
elsif JumpXY = '1' then
A <= RegBusC;
PC <= unsigned(RegBusC);
elsif Call = '1' or RstP = '1' then
A <= TmpAddr;
PC <= unsigned(TmpAddr);
elsif MCycle = MCycles and NMICycle = '1' then
A <= "0000000001100110";
PC <= "0000000001100110";
elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then
A(15 downto 8) <= I;
A(7 downto 0) <= TmpAddr(7 downto 0);
PC(15 downto 8) <= unsigned(I);
PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0));
else
case Set_Addr_To is
when aXY =>
if XY_State = "00" then
A <= RegBusC;
else
if NextIs_XY_Fetch = '1' then
A <= std_logic_vector(PC);
else
A <= TmpAddr;
end if;
end if;
when aIOA =>
if Mode = 3 then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
elsif Mode = 2 then
-- Duplicate I/O address on 8080
A(15 downto 8) <= DI_Reg;
else
A(15 downto 8) <= ACC;
end if;
A(7 downto 0) <= DI_Reg;
when aSP =>
A <= std_logic_vector(SP);
when aBC =>
if Mode = 3 and IORQ_i = '1' then
-- Memory map I/O on GBZ80
A(15 downto 8) <= (others => '1');
A(7 downto 0) <= RegBusC(7 downto 0);
else
A <= RegBusC;
end if;
when aDE =>
A <= RegBusC;
when aZI =>
if Inc_WZ = '1' then
A <= std_logic_vector(unsigned(TmpAddr) + 1);
else
A(15 downto 8) <= DI_Reg;
A(7 downto 0) <= TmpAddr(7 downto 0);
end if;
when others =>
A <= std_logic_vector(PC);
end case;
end if;
Save_ALU_r <= Save_ALU;
ALU_Op_r <= ALU_Op;
if I_CPL = '1' then
-- CPL
ACC <= not ACC;
F(Flag_Y) <= not ACC(5);
F(Flag_H) <= '1';
F(Flag_X) <= not ACC(3);
F(Flag_N) <= '1';
end if;
if I_CCF = '1' then
-- CCF
F(Flag_C) <= not F(Flag_C);
F(Flag_Y) <= ACC(5);
F(Flag_H) <= F(Flag_C);
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
if I_SCF = '1' then
-- SCF
F(Flag_C) <= '1';
F(Flag_Y) <= ACC(5);
F(Flag_H) <= '0';
F(Flag_X) <= ACC(3);
F(Flag_N) <= '0';
end if;
end if;
if TState = 2 and Wait_n = '1' then
if ISet = "01" and MCycle = "111" then
IR <= DInst;
end if;
if JumpE = '1' then
PC <= unsigned(signed(PC) + signed(DI_Reg));
elsif Inc_PC = '1' then
PC <= PC + 1;
end if;
if BTR_r = '1' then
PC <= PC - 2;
end if;
if RstP = '1' then
TmpAddr <= (others =>'0');
TmpAddr(5 downto 3) <= IR(5 downto 3);
end if;
end if;
if TState = 3 and MCycle = "110" then
TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg));
end if;
if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then
if IncDec_16(2 downto 0) = "111" then
if IncDec_16(3) = '1' then
SP <= SP - 1;
else
SP <= SP + 1;
end if;
end if;
end if;
if LDSPHL = '1' then
SP <= unsigned(RegBusC);
end if;
if ExchangeAF = '1' then
Ap <= ACC;
ACC <= Ap;
Fp <= F;
F <= Fp;
end if;
if ExchangeRS = '1' then
Alternate <= not Alternate;
end if;
end if;
if TState = 3 then
if LDZ = '1' then
TmpAddr(7 downto 0) <= DI_Reg;
end if;
if LDW = '1' then
TmpAddr(15 downto 8) <= DI_Reg;
end if;
if Special_LD(2) = '1' then
case Special_LD(1 downto 0) is
when "00" =>
ACC <= I;
F(Flag_P) <= IntE_FF2;
when "01" =>
ACC <= std_logic_vector(R);
F(Flag_P) <= IntE_FF2;
when "10" =>
I <= ACC;
when others =>
R <= unsigned(ACC);
end case;
end if;
end if;
if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then
if Mode = 3 then
F(6) <= F_Out(6);
F(5) <= F_Out(5);
F(7) <= F_Out(7);
if PreserveC_r = '0' then
F(4) <= F_Out(4);
end if;
else
F(7 downto 1) <= F_Out(7 downto 1);
if PreserveC_r = '0' then
F(Flag_C) <= F_Out(0);
end if;
end if;
end if;
if T_Res = '1' and I_INRC = '1' then
F(Flag_H) <= '0';
F(Flag_N) <= '0';
if DI_Reg(7 downto 0) = "00000000" then
F(Flag_Z) <= '1';
else
F(Flag_Z) <= '0';
end if;
F(Flag_S) <= DI_Reg(7);
F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor
DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7));
end if;
if TState = 1 then
DO <= BusB;
if I_RLD = '1' then
DO(3 downto 0) <= BusA(3 downto 0);
DO(7 downto 4) <= BusB(3 downto 0);
end if;
if I_RRD = '1' then
DO(3 downto 0) <= BusB(7 downto 4);
DO(7 downto 4) <= BusA(3 downto 0);
end if;
end if;
if T_Res = '1' then
Read_To_Reg_r(3 downto 0) <= Set_BusA_To;
Read_To_Reg_r(4) <= Read_To_Reg;
if Read_To_Acc = '1' then
Read_To_Reg_r(3 downto 0) <= "0111";
Read_To_Reg_r(4) <= '1';
end if;
end if;
if TState = 1 and I_BT = '1' then
F(Flag_X) <= ALU_Q(3);
F(Flag_Y) <= ALU_Q(1);
F(Flag_H) <= '0';
F(Flag_N) <= '0';
end if;
if I_BC = '1' or I_BT = '1' then
F(Flag_P) <= IncDecZ;
end if;
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10111" =>
ACC <= Save_Mux;
when "10110" =>
DO <= Save_Mux;
when "11000" =>
SP(7 downto 0) <= unsigned(Save_Mux);
when "11001" =>
SP(15 downto 8) <= unsigned(Save_Mux);
when "11011" =>
F <= Save_Mux;
when others =>
end case;
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- BC('), DE('), HL('), IX and IY
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
-- Bus A / Write
RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then
RegAddrA_r <= XY_State(1) & "11";
end if;
-- Bus B
RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1);
if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then
RegAddrB_r <= XY_State(1) & "11";
end if;
-- Address from register
RegAddrC <= Alternate & Set_Addr_To(1 downto 0);
-- Jump (HL), LD SP,HL
if (JumpXY = '1' or LDSPHL = '1') then
RegAddrC <= Alternate & "10";
end if;
if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then
RegAddrC <= XY_State(1) & "11";
end if;
if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then
IncDecZ <= F_Out(Flag_Z);
end if;
if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then
if ID16 = 0 then
IncDecZ <= '0';
else
IncDecZ <= '1';
end if;
end if;
RegBusA_r <= RegBusA;
end if;
end if;
end process;
RegAddrA <=
-- 16 bit increment/decrement
Alternate & IncDec_16(1 downto 0) when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else
XY_State(1) & "11" when (TState = 2 or
(TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else
-- EX HL,DL
Alternate & "10" when ExchangeDH = '1' and TState = 3 else
Alternate & "01" when ExchangeDH = '1' and TState = 4 else
-- Bus A / Write
RegAddrA_r;
RegAddrB <=
-- EX HL,DL
Alternate & "01" when ExchangeDH = '1' and TState = 3 else
-- Bus B
RegAddrB_r;
ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else
signed(RegBusA) + 1;
process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegWEH <= '0';
RegWEL <= '0';
if (TState = 1 and Save_ALU_r = '0') or
(Save_ALU_r = '1' and ALU_OP_r /= "0111") then
case Read_To_Reg_r is
when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" =>
RegWEH <= not Read_To_Reg_r(0);
RegWEL <= Read_To_Reg_r(0);
when others =>
end case;
end if;
if ExchangeDH = '1' and (TState = 3 or TState = 4) then
RegWEH <= '1';
RegWEL <= '1';
end if;
if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
case IncDec_16(1 downto 0) is
when "00" | "01" | "10" =>
RegWEH <= '1';
RegWEL <= '1';
when others =>
end case;
end if;
end process;
process (Save_Mux, RegBusB, RegBusA_r, ID16,
ExchangeDH, IncDec_16, MCycle, TState, Wait_n)
begin
RegDIH <= Save_Mux;
RegDIL <= Save_Mux;
if ExchangeDH = '1' and TState = 3 then
RegDIH <= RegBusB(15 downto 8);
RegDIL <= RegBusB(7 downto 0);
end if;
if ExchangeDH = '1' and TState = 4 then
RegDIH <= RegBusA_r(15 downto 8);
RegDIL <= RegBusA_r(7 downto 0);
end if;
if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then
RegDIH <= std_logic_vector(ID16(15 downto 8));
RegDIL <= std_logic_vector(ID16(7 downto 0));
end if;
end process;
Regs : T80_Reg
port map(
Clk => CLK_n,
CEN => ClkEn,
WEH => RegWEH,
WEL => RegWEL,
AddrA => RegAddrA,
AddrB => RegAddrB,
AddrC => RegAddrC,
DIH => RegDIH,
DIL => RegDIL,
DOAH => RegBusA(15 downto 8),
DOAL => RegBusA(7 downto 0),
DOBH => RegBusB(15 downto 8),
DOBL => RegBusB(7 downto 0),
DOCH => RegBusC(15 downto 8),
DOCL => RegBusC(7 downto 0));
---------------------------------------------------------------------------
--
-- Buses
--
---------------------------------------------------------------------------
process (CLK_n)
begin
if CLK_n'event and CLK_n = '1' then
if ClkEn = '1' then
case Set_BusB_To is
when "0111" =>
BusB <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusB_To(0) = '1' then
BusB <= RegBusB(7 downto 0);
else
BusB <= RegBusB(15 downto 8);
end if;
when "0110" =>
BusB <= DI_Reg;
when "1000" =>
BusB <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusB <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusB <= "00000001";
when "1011" =>
BusB <= F;
when "1100" =>
BusB <= std_logic_vector(PC(7 downto 0));
when "1101" =>
BusB <= std_logic_vector(PC(15 downto 8));
when "1110" =>
BusB <= "00000000";
when others =>
BusB <= "--------";
end case;
case Set_BusA_To is
when "0111" =>
BusA <= ACC;
when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" =>
if Set_BusA_To(0) = '1' then
BusA <= RegBusA(7 downto 0);
else
BusA <= RegBusA(15 downto 8);
end if;
when "0110" =>
BusA <= DI_Reg;
when "1000" =>
BusA <= std_logic_vector(SP(7 downto 0));
when "1001" =>
BusA <= std_logic_vector(SP(15 downto 8));
when "1010" =>
BusA <= "00000000";
when others =>
BusB <= "--------";
end case;
end if;
end if;
end process;
---------------------------------------------------------------------------
--
-- Generate external control signals
--
---------------------------------------------------------------------------
process (RESET_n,CLK_n)
begin
if RESET_n = '0' then
RFSH_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then
RFSH_n <= '0';
else
RFSH_n <= '1';
end if;
end if;
end if;
end process;
MC <= std_logic_vector(MCycle);
TS <= std_logic_vector(TState);
DI_Reg <= DI;
HALT_n <= not Halt_FF;
BUSAK_n <= not BusAck;
IntCycle_n <= not IntCycle;
IntE <= IntE_FF1;
IORQ <= IORQ_i;
Stop <= I_DJNZ;
-------------------------------------------------------------------------
--
-- Syncronise inputs
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
variable OldNMI_n : std_logic;
begin
if RESET_n = '0' then
BusReq_s <= '0';
INT_s <= '0';
NMI_s <= '0';
OldNMI_n := '0';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
BusReq_s <= not BUSRQ_n;
INT_s <= not INT_n;
if NMICycle = '1' then
NMI_s <= '0';
elsif NMI_n = '0' and OldNMI_n = '1' then
NMI_s <= '1';
end if;
OldNMI_n := NMI_n;
end if;
end if;
end process;
-------------------------------------------------------------------------
--
-- Main state machine
--
-------------------------------------------------------------------------
process (RESET_n, CLK_n)
begin
if RESET_n = '0' then
MCycle <= "001";
TState <= "000";
Pre_XY_F_M <= "000";
Halt_FF <= '0';
BusAck <= '0';
NMICycle <= '0';
IntCycle <= '0';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
No_BTR <= '0';
Auto_Wait_t1 <= '0';
Auto_Wait_t2 <= '0';
M1_n <= '1';
elsif CLK_n'event and CLK_n = '1' then
if CEN = '1' then
Auto_Wait_t1 <= Auto_Wait;
Auto_Wait_t2 <= Auto_Wait_t1;
No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or
(I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or
(I_BTR and (not IR(4) or F(Flag_Z)));
if TState = 2 then
if SetEI = '1' then
IntE_FF1 <= '1';
IntE_FF2 <= '1';
end if;
if I_RETN = '1' then
IntE_FF1 <= IntE_FF2;
end if;
end if;
if TState = 3 then
if SetDI = '1' then
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
end if;
if IntCycle = '1' or NMICycle = '1' then
Halt_FF <= '0';
end if;
if MCycle = "001" and TState = 2 and Wait_n = '1' then
M1_n <= '1';
end if;
if BusReq_s = '1' and BusAck = '1' then
else
BusAck <= '0';
if TState = 2 and Wait_n = '0' then
elsif T_Res = '1' then
if Halt = '1' then
Halt_FF <= '1';
end if;
if BusReq_s = '1' then
BusAck <= '1';
else
TState <= "001";
if NextIs_XY_Fetch = '1' then
MCycle <= "110";
Pre_XY_F_M <= MCycle;
if IR = "00110110" and Mode = 0 then
Pre_XY_F_M <= "010";
end if;
elsif (MCycle = "111") or
(MCycle = "110" and Mode = 1 and ISet /= "01") then
MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1);
elsif (MCycle = MCycles) or
No_BTR = '1' or
(MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then
M1_n <= '0';
MCycle <= "001";
IntCycle <= '0';
NMICycle <= '0';
if NMI_s = '1' and Prefix = "00" then
NMICycle <= '1';
IntE_FF1 <= '0';
elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then
IntCycle <= '1';
IntE_FF1 <= '0';
IntE_FF2 <= '0';
end if;
else
MCycle <= std_logic_vector(unsigned(MCycle) + 1);
end if;
end if;
else
if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then
TState <= TState + 1;
end if;
end if;
end if;
if TState = 0 then
M1_n <= '0';
end if;
end if;
end if;
end process;
process (IntCycle, NMICycle, MCycle)
begin
Auto_Wait <= '0';
if IntCycle = '1' or NMICycle = '1' then
if MCycle = "001" then
Auto_Wait <= '1';
end if;
end if;
end process;
end;
|
-- (c) Copyright 1995-2014 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:fifo_generator:12.0
-- IP Revision: 0
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY fifo_generator_v12_0;
USE fifo_generator_v12_0.fifo_generator_v12_0;
ENTITY fifo_generator_1 IS
PORT (
clk : IN STD_LOGIC;
rst : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(93 DOWNTO 0);
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(93 DOWNTO 0);
full : OUT STD_LOGIC;
empty : OUT STD_LOGIC
);
END fifo_generator_1;
ARCHITECTURE fifo_generator_1_arch OF fifo_generator_1 IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : string;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF fifo_generator_1_arch: ARCHITECTURE IS "yes";
COMPONENT fifo_generator_v12_0 IS
GENERIC (
C_COMMON_CLOCK : INTEGER;
C_COUNT_TYPE : INTEGER;
C_DATA_COUNT_WIDTH : INTEGER;
C_DEFAULT_VALUE : STRING;
C_DIN_WIDTH : INTEGER;
C_DOUT_RST_VAL : STRING;
C_DOUT_WIDTH : INTEGER;
C_ENABLE_RLOCS : INTEGER;
C_FAMILY : STRING;
C_FULL_FLAGS_RST_VAL : INTEGER;
C_HAS_ALMOST_EMPTY : INTEGER;
C_HAS_ALMOST_FULL : INTEGER;
C_HAS_BACKUP : INTEGER;
C_HAS_DATA_COUNT : INTEGER;
C_HAS_INT_CLK : INTEGER;
C_HAS_MEMINIT_FILE : INTEGER;
C_HAS_OVERFLOW : INTEGER;
C_HAS_RD_DATA_COUNT : INTEGER;
C_HAS_RD_RST : INTEGER;
C_HAS_RST : INTEGER;
C_HAS_SRST : INTEGER;
C_HAS_UNDERFLOW : INTEGER;
C_HAS_VALID : INTEGER;
C_HAS_WR_ACK : INTEGER;
C_HAS_WR_DATA_COUNT : INTEGER;
C_HAS_WR_RST : INTEGER;
C_IMPLEMENTATION_TYPE : INTEGER;
C_INIT_WR_PNTR_VAL : INTEGER;
C_MEMORY_TYPE : INTEGER;
C_MIF_FILE_NAME : STRING;
C_OPTIMIZATION_MODE : INTEGER;
C_OVERFLOW_LOW : INTEGER;
C_PRELOAD_LATENCY : INTEGER;
C_PRELOAD_REGS : INTEGER;
C_PRIM_FIFO_TYPE : STRING;
C_PROG_EMPTY_THRESH_ASSERT_VAL : INTEGER;
C_PROG_EMPTY_THRESH_NEGATE_VAL : INTEGER;
C_PROG_EMPTY_TYPE : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL : INTEGER;
C_PROG_FULL_THRESH_NEGATE_VAL : INTEGER;
C_PROG_FULL_TYPE : INTEGER;
C_RD_DATA_COUNT_WIDTH : INTEGER;
C_RD_DEPTH : INTEGER;
C_RD_FREQ : INTEGER;
C_RD_PNTR_WIDTH : INTEGER;
C_UNDERFLOW_LOW : INTEGER;
C_USE_DOUT_RST : INTEGER;
C_USE_ECC : INTEGER;
C_USE_EMBEDDED_REG : INTEGER;
C_USE_PIPELINE_REG : INTEGER;
C_POWER_SAVING_MODE : INTEGER;
C_USE_FIFO16_FLAGS : INTEGER;
C_USE_FWFT_DATA_COUNT : INTEGER;
C_VALID_LOW : INTEGER;
C_WR_ACK_LOW : INTEGER;
C_WR_DATA_COUNT_WIDTH : INTEGER;
C_WR_DEPTH : INTEGER;
C_WR_FREQ : INTEGER;
C_WR_PNTR_WIDTH : INTEGER;
C_WR_RESPONSE_LATENCY : INTEGER;
C_MSGON_VAL : INTEGER;
C_ENABLE_RST_SYNC : INTEGER;
C_ERROR_INJECTION_TYPE : INTEGER;
C_SYNCHRONIZER_STAGE : INTEGER;
C_INTERFACE_TYPE : INTEGER;
C_AXI_TYPE : INTEGER;
C_HAS_AXI_WR_CHANNEL : INTEGER;
C_HAS_AXI_RD_CHANNEL : INTEGER;
C_HAS_SLAVE_CE : INTEGER;
C_HAS_MASTER_CE : INTEGER;
C_ADD_NGC_CONSTRAINT : INTEGER;
C_USE_COMMON_OVERFLOW : INTEGER;
C_USE_COMMON_UNDERFLOW : INTEGER;
C_USE_DEFAULT_SETTINGS : INTEGER;
C_AXI_ID_WIDTH : INTEGER;
C_AXI_ADDR_WIDTH : INTEGER;
C_AXI_DATA_WIDTH : INTEGER;
C_AXI_LEN_WIDTH : INTEGER;
C_AXI_LOCK_WIDTH : INTEGER;
C_HAS_AXI_ID : INTEGER;
C_HAS_AXI_AWUSER : INTEGER;
C_HAS_AXI_WUSER : INTEGER;
C_HAS_AXI_BUSER : INTEGER;
C_HAS_AXI_ARUSER : INTEGER;
C_HAS_AXI_RUSER : INTEGER;
C_AXI_ARUSER_WIDTH : INTEGER;
C_AXI_AWUSER_WIDTH : INTEGER;
C_AXI_WUSER_WIDTH : INTEGER;
C_AXI_BUSER_WIDTH : INTEGER;
C_AXI_RUSER_WIDTH : INTEGER;
C_HAS_AXIS_TDATA : INTEGER;
C_HAS_AXIS_TID : INTEGER;
C_HAS_AXIS_TDEST : INTEGER;
C_HAS_AXIS_TUSER : INTEGER;
C_HAS_AXIS_TREADY : INTEGER;
C_HAS_AXIS_TLAST : INTEGER;
C_HAS_AXIS_TSTRB : INTEGER;
C_HAS_AXIS_TKEEP : INTEGER;
C_AXIS_TDATA_WIDTH : INTEGER;
C_AXIS_TID_WIDTH : INTEGER;
C_AXIS_TDEST_WIDTH : INTEGER;
C_AXIS_TUSER_WIDTH : INTEGER;
C_AXIS_TSTRB_WIDTH : INTEGER;
C_AXIS_TKEEP_WIDTH : INTEGER;
C_WACH_TYPE : INTEGER;
C_WDCH_TYPE : INTEGER;
C_WRCH_TYPE : INTEGER;
C_RACH_TYPE : INTEGER;
C_RDCH_TYPE : INTEGER;
C_AXIS_TYPE : INTEGER;
C_IMPLEMENTATION_TYPE_WACH : INTEGER;
C_IMPLEMENTATION_TYPE_WDCH : INTEGER;
C_IMPLEMENTATION_TYPE_WRCH : INTEGER;
C_IMPLEMENTATION_TYPE_RACH : INTEGER;
C_IMPLEMENTATION_TYPE_RDCH : INTEGER;
C_IMPLEMENTATION_TYPE_AXIS : INTEGER;
C_APPLICATION_TYPE_WACH : INTEGER;
C_APPLICATION_TYPE_WDCH : INTEGER;
C_APPLICATION_TYPE_WRCH : INTEGER;
C_APPLICATION_TYPE_RACH : INTEGER;
C_APPLICATION_TYPE_RDCH : INTEGER;
C_APPLICATION_TYPE_AXIS : INTEGER;
C_PRIM_FIFO_TYPE_WACH : STRING;
C_PRIM_FIFO_TYPE_WDCH : STRING;
C_PRIM_FIFO_TYPE_WRCH : STRING;
C_PRIM_FIFO_TYPE_RACH : STRING;
C_PRIM_FIFO_TYPE_RDCH : STRING;
C_PRIM_FIFO_TYPE_AXIS : STRING;
C_USE_ECC_WACH : INTEGER;
C_USE_ECC_WDCH : INTEGER;
C_USE_ECC_WRCH : INTEGER;
C_USE_ECC_RACH : INTEGER;
C_USE_ECC_RDCH : INTEGER;
C_USE_ECC_AXIS : INTEGER;
C_ERROR_INJECTION_TYPE_WACH : INTEGER;
C_ERROR_INJECTION_TYPE_WDCH : INTEGER;
C_ERROR_INJECTION_TYPE_WRCH : INTEGER;
C_ERROR_INJECTION_TYPE_RACH : INTEGER;
C_ERROR_INJECTION_TYPE_RDCH : INTEGER;
C_ERROR_INJECTION_TYPE_AXIS : INTEGER;
C_DIN_WIDTH_WACH : INTEGER;
C_DIN_WIDTH_WDCH : INTEGER;
C_DIN_WIDTH_WRCH : INTEGER;
C_DIN_WIDTH_RACH : INTEGER;
C_DIN_WIDTH_RDCH : INTEGER;
C_DIN_WIDTH_AXIS : INTEGER;
C_WR_DEPTH_WACH : INTEGER;
C_WR_DEPTH_WDCH : INTEGER;
C_WR_DEPTH_WRCH : INTEGER;
C_WR_DEPTH_RACH : INTEGER;
C_WR_DEPTH_RDCH : INTEGER;
C_WR_DEPTH_AXIS : INTEGER;
C_WR_PNTR_WIDTH_WACH : INTEGER;
C_WR_PNTR_WIDTH_WDCH : INTEGER;
C_WR_PNTR_WIDTH_WRCH : INTEGER;
C_WR_PNTR_WIDTH_RACH : INTEGER;
C_WR_PNTR_WIDTH_RDCH : INTEGER;
C_WR_PNTR_WIDTH_AXIS : INTEGER;
C_HAS_DATA_COUNTS_WACH : INTEGER;
C_HAS_DATA_COUNTS_WDCH : INTEGER;
C_HAS_DATA_COUNTS_WRCH : INTEGER;
C_HAS_DATA_COUNTS_RACH : INTEGER;
C_HAS_DATA_COUNTS_RDCH : INTEGER;
C_HAS_DATA_COUNTS_AXIS : INTEGER;
C_HAS_PROG_FLAGS_WACH : INTEGER;
C_HAS_PROG_FLAGS_WDCH : INTEGER;
C_HAS_PROG_FLAGS_WRCH : INTEGER;
C_HAS_PROG_FLAGS_RACH : INTEGER;
C_HAS_PROG_FLAGS_RDCH : INTEGER;
C_HAS_PROG_FLAGS_AXIS : INTEGER;
C_PROG_FULL_TYPE_WACH : INTEGER;
C_PROG_FULL_TYPE_WDCH : INTEGER;
C_PROG_FULL_TYPE_WRCH : INTEGER;
C_PROG_FULL_TYPE_RACH : INTEGER;
C_PROG_FULL_TYPE_RDCH : INTEGER;
C_PROG_FULL_TYPE_AXIS : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_WACH : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_RACH : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : INTEGER;
C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : INTEGER;
C_PROG_EMPTY_TYPE_WACH : INTEGER;
C_PROG_EMPTY_TYPE_WDCH : INTEGER;
C_PROG_EMPTY_TYPE_WRCH : INTEGER;
C_PROG_EMPTY_TYPE_RACH : INTEGER;
C_PROG_EMPTY_TYPE_RDCH : INTEGER;
C_PROG_EMPTY_TYPE_AXIS : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : INTEGER;
C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : INTEGER;
C_REG_SLICE_MODE_WACH : INTEGER;
C_REG_SLICE_MODE_WDCH : INTEGER;
C_REG_SLICE_MODE_WRCH : INTEGER;
C_REG_SLICE_MODE_RACH : INTEGER;
C_REG_SLICE_MODE_RDCH : INTEGER;
C_REG_SLICE_MODE_AXIS : INTEGER
);
PORT (
backup : IN STD_LOGIC;
backup_marker : IN STD_LOGIC;
clk : IN STD_LOGIC;
rst : IN STD_LOGIC;
srst : IN STD_LOGIC;
wr_clk : IN STD_LOGIC;
wr_rst : IN STD_LOGIC;
rd_clk : IN STD_LOGIC;
rd_rst : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(93 DOWNTO 0);
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
prog_empty_thresh : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
prog_empty_thresh_assert : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
prog_empty_thresh_negate : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
prog_full_thresh : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
prog_full_thresh_assert : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
prog_full_thresh_negate : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
int_clk : IN STD_LOGIC;
injectdbiterr : IN STD_LOGIC;
injectsbiterr : IN STD_LOGIC;
sleep : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(93 DOWNTO 0);
full : OUT STD_LOGIC;
almost_full : OUT STD_LOGIC;
wr_ack : OUT STD_LOGIC;
overflow : OUT STD_LOGIC;
empty : OUT STD_LOGIC;
almost_empty : OUT STD_LOGIC;
valid : OUT STD_LOGIC;
underflow : OUT STD_LOGIC;
data_count : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
rd_data_count : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
wr_data_count : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
prog_full : OUT STD_LOGIC;
prog_empty : OUT STD_LOGIC;
sbiterr : OUT STD_LOGIC;
dbiterr : OUT STD_LOGIC;
wr_rst_busy : OUT STD_LOGIC;
rd_rst_busy : OUT STD_LOGIC;
m_aclk : IN STD_LOGIC;
s_aclk : IN STD_LOGIC;
s_aresetn : IN STD_LOGIC;
m_aclk_en : IN STD_LOGIC;
s_aclk_en : IN STD_LOGIC;
s_axi_awid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axi_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
s_axi_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_awlock : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
s_axi_awqos : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_awregion : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_awuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_awvalid : IN STD_LOGIC;
s_axi_awready : OUT STD_LOGIC;
s_axi_wid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_wdata : IN STD_LOGIC_VECTOR(63 DOWNTO 0);
s_axi_wstrb : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axi_wlast : IN STD_LOGIC;
s_axi_wuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_wvalid : IN STD_LOGIC;
s_axi_wready : OUT STD_LOGIC;
s_axi_bid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_bresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_buser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_bvalid : OUT STD_LOGIC;
s_axi_bready : IN STD_LOGIC;
m_axi_awid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_awlock : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_awqos : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_awregion : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_awuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_awvalid : OUT STD_LOGIC;
m_axi_awready : IN STD_LOGIC;
m_axi_wid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_wdata : OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
m_axi_wstrb : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_wlast : OUT STD_LOGIC;
m_axi_wuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_wvalid : OUT STD_LOGIC;
m_axi_wready : IN STD_LOGIC;
m_axi_bid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_buser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_bvalid : IN STD_LOGIC;
m_axi_bready : OUT STD_LOGIC;
s_axi_arid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axi_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
s_axi_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_arlock : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
s_axi_arqos : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_arregion : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axi_aruser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_arvalid : IN STD_LOGIC;
s_axi_arready : OUT STD_LOGIC;
s_axi_rid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_rdata : OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
s_axi_rresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_rlast : OUT STD_LOGIC;
s_axi_ruser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axi_rvalid : OUT STD_LOGIC;
s_axi_rready : IN STD_LOGIC;
m_axi_arid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_arlock : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_arqos : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_arregion : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_aruser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_arvalid : OUT STD_LOGIC;
m_axi_arready : IN STD_LOGIC;
m_axi_rid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_rdata : IN STD_LOGIC_VECTOR(63 DOWNTO 0);
m_axi_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_rlast : IN STD_LOGIC;
m_axi_ruser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axi_rvalid : IN STD_LOGIC;
m_axi_rready : OUT STD_LOGIC;
s_axis_tvalid : IN STD_LOGIC;
s_axis_tready : OUT STD_LOGIC;
s_axis_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axis_tstrb : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_tkeep : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_tlast : IN STD_LOGIC;
s_axis_tid : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_tdest : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_tuser : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axis_tvalid : OUT STD_LOGIC;
m_axis_tready : IN STD_LOGIC;
m_axis_tdata : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axis_tstrb : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_tkeep : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_tlast : OUT STD_LOGIC;
m_axis_tid : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_tdest : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_tuser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_aw_injectsbiterr : IN STD_LOGIC;
axi_aw_injectdbiterr : IN STD_LOGIC;
axi_aw_prog_full_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_aw_prog_empty_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_aw_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_aw_wr_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_aw_rd_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_aw_sbiterr : OUT STD_LOGIC;
axi_aw_dbiterr : OUT STD_LOGIC;
axi_aw_overflow : OUT STD_LOGIC;
axi_aw_underflow : OUT STD_LOGIC;
axi_aw_prog_full : OUT STD_LOGIC;
axi_aw_prog_empty : OUT STD_LOGIC;
axi_w_injectsbiterr : IN STD_LOGIC;
axi_w_injectdbiterr : IN STD_LOGIC;
axi_w_prog_full_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axi_w_prog_empty_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axi_w_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_w_wr_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_w_rd_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_w_sbiterr : OUT STD_LOGIC;
axi_w_dbiterr : OUT STD_LOGIC;
axi_w_overflow : OUT STD_LOGIC;
axi_w_underflow : OUT STD_LOGIC;
axi_w_prog_full : OUT STD_LOGIC;
axi_w_prog_empty : OUT STD_LOGIC;
axi_b_injectsbiterr : IN STD_LOGIC;
axi_b_injectdbiterr : IN STD_LOGIC;
axi_b_prog_full_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_b_prog_empty_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_b_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_b_wr_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_b_rd_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_b_sbiterr : OUT STD_LOGIC;
axi_b_dbiterr : OUT STD_LOGIC;
axi_b_overflow : OUT STD_LOGIC;
axi_b_underflow : OUT STD_LOGIC;
axi_b_prog_full : OUT STD_LOGIC;
axi_b_prog_empty : OUT STD_LOGIC;
axi_ar_injectsbiterr : IN STD_LOGIC;
axi_ar_injectdbiterr : IN STD_LOGIC;
axi_ar_prog_full_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_ar_prog_empty_thresh : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
axi_ar_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_ar_wr_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_ar_rd_data_count : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
axi_ar_sbiterr : OUT STD_LOGIC;
axi_ar_dbiterr : OUT STD_LOGIC;
axi_ar_overflow : OUT STD_LOGIC;
axi_ar_underflow : OUT STD_LOGIC;
axi_ar_prog_full : OUT STD_LOGIC;
axi_ar_prog_empty : OUT STD_LOGIC;
axi_r_injectsbiterr : IN STD_LOGIC;
axi_r_injectdbiterr : IN STD_LOGIC;
axi_r_prog_full_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axi_r_prog_empty_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axi_r_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_r_wr_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_r_rd_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axi_r_sbiterr : OUT STD_LOGIC;
axi_r_dbiterr : OUT STD_LOGIC;
axi_r_overflow : OUT STD_LOGIC;
axi_r_underflow : OUT STD_LOGIC;
axi_r_prog_full : OUT STD_LOGIC;
axi_r_prog_empty : OUT STD_LOGIC;
axis_injectsbiterr : IN STD_LOGIC;
axis_injectdbiterr : IN STD_LOGIC;
axis_prog_full_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axis_prog_empty_thresh : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
axis_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axis_wr_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axis_rd_data_count : OUT STD_LOGIC_VECTOR(10 DOWNTO 0);
axis_sbiterr : OUT STD_LOGIC;
axis_dbiterr : OUT STD_LOGIC;
axis_overflow : OUT STD_LOGIC;
axis_underflow : OUT STD_LOGIC;
axis_prog_full : OUT STD_LOGIC;
axis_prog_empty : OUT STD_LOGIC
);
END COMPONENT fifo_generator_v12_0;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF din: SIGNAL IS "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
ATTRIBUTE X_INTERFACE_INFO OF wr_en: SIGNAL IS "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
ATTRIBUTE X_INTERFACE_INFO OF rd_en: SIGNAL IS "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
ATTRIBUTE X_INTERFACE_INFO OF dout: SIGNAL IS "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
ATTRIBUTE X_INTERFACE_INFO OF full: SIGNAL IS "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
ATTRIBUTE X_INTERFACE_INFO OF empty: SIGNAL IS "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
BEGIN
U0 : fifo_generator_v12_0
GENERIC MAP (
C_COMMON_CLOCK => 1,
C_COUNT_TYPE => 0,
C_DATA_COUNT_WIDTH => 7,
C_DEFAULT_VALUE => "BlankString",
C_DIN_WIDTH => 94,
C_DOUT_RST_VAL => "0",
C_DOUT_WIDTH => 94,
C_ENABLE_RLOCS => 0,
C_FAMILY => "zynq",
C_FULL_FLAGS_RST_VAL => 1,
C_HAS_ALMOST_EMPTY => 0,
C_HAS_ALMOST_FULL => 0,
C_HAS_BACKUP => 0,
C_HAS_DATA_COUNT => 0,
C_HAS_INT_CLK => 0,
C_HAS_MEMINIT_FILE => 0,
C_HAS_OVERFLOW => 0,
C_HAS_RD_DATA_COUNT => 0,
C_HAS_RD_RST => 0,
C_HAS_RST => 1,
C_HAS_SRST => 0,
C_HAS_UNDERFLOW => 0,
C_HAS_VALID => 0,
C_HAS_WR_ACK => 0,
C_HAS_WR_DATA_COUNT => 0,
C_HAS_WR_RST => 0,
C_IMPLEMENTATION_TYPE => 0,
C_INIT_WR_PNTR_VAL => 0,
C_MEMORY_TYPE => 1,
C_MIF_FILE_NAME => "BlankString",
C_OPTIMIZATION_MODE => 0,
C_OVERFLOW_LOW => 0,
C_PRELOAD_LATENCY => 0,
C_PRELOAD_REGS => 1,
C_PRIM_FIFO_TYPE => "512x72",
C_PROG_EMPTY_THRESH_ASSERT_VAL => 4,
C_PROG_EMPTY_THRESH_NEGATE_VAL => 5,
C_PROG_EMPTY_TYPE => 0,
C_PROG_FULL_THRESH_ASSERT_VAL => 63,
C_PROG_FULL_THRESH_NEGATE_VAL => 62,
C_PROG_FULL_TYPE => 0,
C_RD_DATA_COUNT_WIDTH => 7,
C_RD_DEPTH => 64,
C_RD_FREQ => 1,
C_RD_PNTR_WIDTH => 6,
C_UNDERFLOW_LOW => 0,
C_USE_DOUT_RST => 1,
C_USE_ECC => 0,
C_USE_EMBEDDED_REG => 0,
C_USE_PIPELINE_REG => 0,
C_POWER_SAVING_MODE => 0,
C_USE_FIFO16_FLAGS => 0,
C_USE_FWFT_DATA_COUNT => 1,
C_VALID_LOW => 0,
C_WR_ACK_LOW => 0,
C_WR_DATA_COUNT_WIDTH => 7,
C_WR_DEPTH => 64,
C_WR_FREQ => 1,
C_WR_PNTR_WIDTH => 6,
C_WR_RESPONSE_LATENCY => 1,
C_MSGON_VAL => 1,
C_ENABLE_RST_SYNC => 1,
C_ERROR_INJECTION_TYPE => 0,
C_SYNCHRONIZER_STAGE => 2,
C_INTERFACE_TYPE => 0,
C_AXI_TYPE => 1,
C_HAS_AXI_WR_CHANNEL => 1,
C_HAS_AXI_RD_CHANNEL => 1,
C_HAS_SLAVE_CE => 0,
C_HAS_MASTER_CE => 0,
C_ADD_NGC_CONSTRAINT => 0,
C_USE_COMMON_OVERFLOW => 0,
C_USE_COMMON_UNDERFLOW => 0,
C_USE_DEFAULT_SETTINGS => 0,
C_AXI_ID_WIDTH => 1,
C_AXI_ADDR_WIDTH => 32,
C_AXI_DATA_WIDTH => 64,
C_AXI_LEN_WIDTH => 8,
C_AXI_LOCK_WIDTH => 1,
C_HAS_AXI_ID => 0,
C_HAS_AXI_AWUSER => 0,
C_HAS_AXI_WUSER => 0,
C_HAS_AXI_BUSER => 0,
C_HAS_AXI_ARUSER => 0,
C_HAS_AXI_RUSER => 0,
C_AXI_ARUSER_WIDTH => 1,
C_AXI_AWUSER_WIDTH => 1,
C_AXI_WUSER_WIDTH => 1,
C_AXI_BUSER_WIDTH => 1,
C_AXI_RUSER_WIDTH => 1,
C_HAS_AXIS_TDATA => 1,
C_HAS_AXIS_TID => 0,
C_HAS_AXIS_TDEST => 0,
C_HAS_AXIS_TUSER => 1,
C_HAS_AXIS_TREADY => 1,
C_HAS_AXIS_TLAST => 0,
C_HAS_AXIS_TSTRB => 0,
C_HAS_AXIS_TKEEP => 0,
C_AXIS_TDATA_WIDTH => 8,
C_AXIS_TID_WIDTH => 1,
C_AXIS_TDEST_WIDTH => 1,
C_AXIS_TUSER_WIDTH => 4,
C_AXIS_TSTRB_WIDTH => 1,
C_AXIS_TKEEP_WIDTH => 1,
C_WACH_TYPE => 0,
C_WDCH_TYPE => 0,
C_WRCH_TYPE => 0,
C_RACH_TYPE => 0,
C_RDCH_TYPE => 0,
C_AXIS_TYPE => 0,
C_IMPLEMENTATION_TYPE_WACH => 1,
C_IMPLEMENTATION_TYPE_WDCH => 1,
C_IMPLEMENTATION_TYPE_WRCH => 1,
C_IMPLEMENTATION_TYPE_RACH => 1,
C_IMPLEMENTATION_TYPE_RDCH => 1,
C_IMPLEMENTATION_TYPE_AXIS => 1,
C_APPLICATION_TYPE_WACH => 0,
C_APPLICATION_TYPE_WDCH => 0,
C_APPLICATION_TYPE_WRCH => 0,
C_APPLICATION_TYPE_RACH => 0,
C_APPLICATION_TYPE_RDCH => 0,
C_APPLICATION_TYPE_AXIS => 0,
C_PRIM_FIFO_TYPE_WACH => "512x36",
C_PRIM_FIFO_TYPE_WDCH => "1kx36",
C_PRIM_FIFO_TYPE_WRCH => "512x36",
C_PRIM_FIFO_TYPE_RACH => "512x36",
C_PRIM_FIFO_TYPE_RDCH => "1kx36",
C_PRIM_FIFO_TYPE_AXIS => "1kx18",
C_USE_ECC_WACH => 0,
C_USE_ECC_WDCH => 0,
C_USE_ECC_WRCH => 0,
C_USE_ECC_RACH => 0,
C_USE_ECC_RDCH => 0,
C_USE_ECC_AXIS => 0,
C_ERROR_INJECTION_TYPE_WACH => 0,
C_ERROR_INJECTION_TYPE_WDCH => 0,
C_ERROR_INJECTION_TYPE_WRCH => 0,
C_ERROR_INJECTION_TYPE_RACH => 0,
C_ERROR_INJECTION_TYPE_RDCH => 0,
C_ERROR_INJECTION_TYPE_AXIS => 0,
C_DIN_WIDTH_WACH => 32,
C_DIN_WIDTH_WDCH => 64,
C_DIN_WIDTH_WRCH => 2,
C_DIN_WIDTH_RACH => 32,
C_DIN_WIDTH_RDCH => 64,
C_DIN_WIDTH_AXIS => 1,
C_WR_DEPTH_WACH => 16,
C_WR_DEPTH_WDCH => 1024,
C_WR_DEPTH_WRCH => 16,
C_WR_DEPTH_RACH => 16,
C_WR_DEPTH_RDCH => 1024,
C_WR_DEPTH_AXIS => 1024,
C_WR_PNTR_WIDTH_WACH => 4,
C_WR_PNTR_WIDTH_WDCH => 10,
C_WR_PNTR_WIDTH_WRCH => 4,
C_WR_PNTR_WIDTH_RACH => 4,
C_WR_PNTR_WIDTH_RDCH => 10,
C_WR_PNTR_WIDTH_AXIS => 10,
C_HAS_DATA_COUNTS_WACH => 0,
C_HAS_DATA_COUNTS_WDCH => 0,
C_HAS_DATA_COUNTS_WRCH => 0,
C_HAS_DATA_COUNTS_RACH => 0,
C_HAS_DATA_COUNTS_RDCH => 0,
C_HAS_DATA_COUNTS_AXIS => 0,
C_HAS_PROG_FLAGS_WACH => 0,
C_HAS_PROG_FLAGS_WDCH => 0,
C_HAS_PROG_FLAGS_WRCH => 0,
C_HAS_PROG_FLAGS_RACH => 0,
C_HAS_PROG_FLAGS_RDCH => 0,
C_HAS_PROG_FLAGS_AXIS => 0,
C_PROG_FULL_TYPE_WACH => 0,
C_PROG_FULL_TYPE_WDCH => 0,
C_PROG_FULL_TYPE_WRCH => 0,
C_PROG_FULL_TYPE_RACH => 0,
C_PROG_FULL_TYPE_RDCH => 0,
C_PROG_FULL_TYPE_AXIS => 0,
C_PROG_FULL_THRESH_ASSERT_VAL_WACH => 1023,
C_PROG_FULL_THRESH_ASSERT_VAL_WDCH => 1023,
C_PROG_FULL_THRESH_ASSERT_VAL_WRCH => 1023,
C_PROG_FULL_THRESH_ASSERT_VAL_RACH => 1023,
C_PROG_FULL_THRESH_ASSERT_VAL_RDCH => 1023,
C_PROG_FULL_THRESH_ASSERT_VAL_AXIS => 1023,
C_PROG_EMPTY_TYPE_WACH => 0,
C_PROG_EMPTY_TYPE_WDCH => 0,
C_PROG_EMPTY_TYPE_WRCH => 0,
C_PROG_EMPTY_TYPE_RACH => 0,
C_PROG_EMPTY_TYPE_RDCH => 0,
C_PROG_EMPTY_TYPE_AXIS => 0,
C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH => 1022,
C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH => 1022,
C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH => 1022,
C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH => 1022,
C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH => 1022,
C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS => 1022,
C_REG_SLICE_MODE_WACH => 0,
C_REG_SLICE_MODE_WDCH => 0,
C_REG_SLICE_MODE_WRCH => 0,
C_REG_SLICE_MODE_RACH => 0,
C_REG_SLICE_MODE_RDCH => 0,
C_REG_SLICE_MODE_AXIS => 0
)
PORT MAP (
backup => '0',
backup_marker => '0',
clk => clk,
rst => rst,
srst => '0',
wr_clk => '0',
wr_rst => '0',
rd_clk => '0',
rd_rst => '0',
din => din,
wr_en => wr_en,
rd_en => rd_en,
prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
prog_empty_thresh_assert => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
prog_empty_thresh_negate => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
prog_full_thresh_assert => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
prog_full_thresh_negate => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 6)),
int_clk => '0',
injectdbiterr => '0',
injectsbiterr => '0',
sleep => '0',
dout => dout,
full => full,
empty => empty,
m_aclk => '0',
s_aclk => '0',
s_aresetn => '0',
m_aclk_en => '0',
s_aclk_en => '0',
s_axi_awid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_awaddr => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axi_awlen => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axi_awsize => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
s_axi_awburst => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 2)),
s_axi_awlock => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_awcache => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_awprot => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
s_axi_awqos => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_awregion => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_awuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_awvalid => '0',
s_axi_wid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_wdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 64)),
s_axi_wstrb => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axi_wlast => '0',
s_axi_wuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_wvalid => '0',
s_axi_bready => '0',
m_axi_awready => '0',
m_axi_wready => '0',
m_axi_bid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
m_axi_bresp => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 2)),
m_axi_buser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
m_axi_bvalid => '0',
s_axi_arid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_araddr => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axi_arlen => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axi_arsize => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
s_axi_arburst => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 2)),
s_axi_arlock => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_arcache => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_arprot => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
s_axi_arqos => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_arregion => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axi_aruser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axi_arvalid => '0',
s_axi_rready => '0',
m_axi_arready => '0',
m_axi_rid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
m_axi_rdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 64)),
m_axi_rresp => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 2)),
m_axi_rlast => '0',
m_axi_ruser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
m_axi_rvalid => '0',
s_axis_tvalid => '0',
s_axis_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axis_tstrb => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_tkeep => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_tlast => '0',
s_axis_tid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_tdest => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
m_axis_tready => '0',
axi_aw_injectsbiterr => '0',
axi_aw_injectdbiterr => '0',
axi_aw_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_aw_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_w_injectsbiterr => '0',
axi_w_injectdbiterr => '0',
axi_w_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10)),
axi_w_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10)),
axi_b_injectsbiterr => '0',
axi_b_injectdbiterr => '0',
axi_b_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_b_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_ar_injectsbiterr => '0',
axi_ar_injectdbiterr => '0',
axi_ar_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_ar_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
axi_r_injectsbiterr => '0',
axi_r_injectdbiterr => '0',
axi_r_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10)),
axi_r_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10)),
axis_injectsbiterr => '0',
axis_injectdbiterr => '0',
axis_prog_full_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10)),
axis_prog_empty_thresh => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 10))
);
END fifo_generator_1_arch;
|
-------------------------------------------------------------------------------
-- Title : Testbench for design "imotor_transceiver"
-- Project :
-------------------------------------------------------------------------------
-- Author : strongly-typed
-- Standard : VHDL'93/02
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2013
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.bus_pkg.all;
use work.reg_file_pkg.all;
use work.imotor_module_pkg.all;
-------------------------------------------------------------------------------
entity imotor_transceiver_tb is
end entity imotor_transceiver_tb;
-------------------------------------------------------------------------------
architecture tb of imotor_transceiver_tb is
-- component generics
constant DATA_WORDS_SEND : positive := 2;
constant DATA_WORDS_READ : positive := 3;
constant DATA_WIDTH : positive := 16;
constant CLOCK : positive := 50000000;
constant BAUD : positive := 1000000;
constant SEND_FREQUENCY : positive := 5000;
-- component ports
signal data_in_p : imotor_input_type(DATA_WORDS_SEND - 1 downto 0);
signal data_out_p : imotor_output_type(DATA_WORDS_READ - 1 downto 0);
signal tx_out_p : std_logic;
signal rx_in_p : std_logic;
signal rx_in_can : std_logic;
signal rx_in : std_logic := '1';
signal imotor_clock_s : imotor_timer_type;
-- clock
signal clk : std_logic := '1';
begin -- architecture tb
-- component instantiation
DUT : entity work.imotor_transceiver
generic map (
DATA_WORDS_SEND => DATA_WORDS_SEND,
DATA_WORDS_READ => DATA_WORDS_READ,
DATA_WIDTH => DATA_WIDTH)
port map (
data_in_p => data_in_p,
data_out_p => data_out_p,
tx_out_p => tx_out_p,
rx_in_p => rx_in_can,
timer_in_p => imotor_clock_s,
clk => clk);
imotor_timer : entity work.imotor_timer
generic map (
CLOCK => CLOCK,
BAUD => BAUD,
SEND_FREQUENCY => SEND_FREQUENCY)
port map (
clock_out_p => imotor_clock_s,
clk => clk);
-- clock generation
clk <= not clk after 10 ns;
rx_in_can <= '0' when rx_in = '0' or tx_out_p = '0' else '1';
-- waveform generation
WaveGen_Proc : process
begin
-- insert signal assignments here
wait until clk = '1';
end process WaveGen_Proc;
end architecture tb;
-------------------------------------------------------------------------------
configuration imotor_transceiver_tb_tb_cfg of imotor_transceiver_tb is
for tb
end for;
end imotor_transceiver_tb_tb_cfg;
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
-- Title : Testbench for design "imotor_transceiver"
-- Project :
-------------------------------------------------------------------------------
-- Author : strongly-typed
-- Standard : VHDL'93/02
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2013
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.bus_pkg.all;
use work.reg_file_pkg.all;
use work.imotor_module_pkg.all;
-------------------------------------------------------------------------------
entity imotor_transceiver_tb is
end entity imotor_transceiver_tb;
-------------------------------------------------------------------------------
architecture tb of imotor_transceiver_tb is
-- component generics
constant DATA_WORDS_SEND : positive := 2;
constant DATA_WORDS_READ : positive := 3;
constant DATA_WIDTH : positive := 16;
constant CLOCK : positive := 50000000;
constant BAUD : positive := 1000000;
constant SEND_FREQUENCY : positive := 5000;
-- component ports
signal data_in_p : imotor_input_type(DATA_WORDS_SEND - 1 downto 0);
signal data_out_p : imotor_output_type(DATA_WORDS_READ - 1 downto 0);
signal tx_out_p : std_logic;
signal rx_in_p : std_logic;
signal rx_in_can : std_logic;
signal rx_in : std_logic := '1';
signal imotor_clock_s : imotor_timer_type;
-- clock
signal clk : std_logic := '1';
begin -- architecture tb
-- component instantiation
DUT : entity work.imotor_transceiver
generic map (
DATA_WORDS_SEND => DATA_WORDS_SEND,
DATA_WORDS_READ => DATA_WORDS_READ,
DATA_WIDTH => DATA_WIDTH)
port map (
data_in_p => data_in_p,
data_out_p => data_out_p,
tx_out_p => tx_out_p,
rx_in_p => rx_in_can,
timer_in_p => imotor_clock_s,
clk => clk);
imotor_timer : entity work.imotor_timer
generic map (
CLOCK => CLOCK,
BAUD => BAUD,
SEND_FREQUENCY => SEND_FREQUENCY)
port map (
clock_out_p => imotor_clock_s,
clk => clk);
-- clock generation
clk <= not clk after 10 ns;
rx_in_can <= '0' when rx_in = '0' or tx_out_p = '0' else '1';
-- waveform generation
WaveGen_Proc : process
begin
-- insert signal assignments here
wait until clk = '1';
end process WaveGen_Proc;
end architecture tb;
-------------------------------------------------------------------------------
configuration imotor_transceiver_tb_tb_cfg of imotor_transceiver_tb is
for tb
end for;
end imotor_transceiver_tb_tb_cfg;
-------------------------------------------------------------------------------
|
architecture rtl of fifo is
begin
process begin
report "hello"
severity FAILURE;
report "hello" severity FAILURE;
report "hello"
severity FAILURE;
report "hello"
severity FAILURE;
report "hello"
severity FAILURE;
end process;
end architecture rtl;
|
---------------------------------------------------------------------------------------------------
--
-- Title : pcie_config
-- Design : ring bus
-- Author : Zhao Ming
-- Company : a4a881d4
--
---------------------------------------------------------------------------------------------------
--
-- File : pcie_config.vhd
-- Generated : 2013/9/15
-- From :
-- By :
--
---------------------------------------------------------------------------------------------------
--
-- Description : some pcie constant
--
-- Rev: 3.1
--
---------------------------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
package pcie_config is
constant TX_CPLD_FMT_TYPE : std_logic_vector(6 downto 0) := "1001010";
constant TX_CPL_FMT_TYPE : std_logic_vector(6 downto 0) := "0001010";
constant RX_MEM_RD32_FMT_TYPE : std_logic_vector(6 downto 0) := "0000000";
constant RX_MEM_WR32_FMT_TYPE : std_logic_vector(6 downto 0) := "1000000";
constant RX_MEM_RD64_FMT_TYPE : std_logic_vector(6 downto 0) := "0100000";
constant RX_MEM_WR64_FMT_TYPE : std_logic_vector(6 downto 0) := "1100000";
constant RX_IO_RD32_FMT_TYPE : std_logic_vector(6 downto 0) := "0000010";
constant RX_IO_WR32_FMT_TYPE : std_logic_vector(6 downto 0) := "1000010";
constant Device_TC : std_logic_vector(2 downto 0) := "000";
constant Device_TD : std_logic:='0';
constant Device_EP : std_logic:='0';
constant Device_ATTR : std_logic_vector(1 downto 0) := "00";
constant Device_WR_TAG : std_logic_vector(7 downto 0) := "00000000";
component endpoint_blk_plus_v1_15
port (
pci_exp_rxn : in std_logic_vector((1 - 1) downto 0);
pci_exp_rxp : in std_logic_vector((1 - 1) downto 0);
pci_exp_txn : out std_logic_vector((1 - 1) downto 0);
pci_exp_txp : out std_logic_vector((1 - 1) downto 0);
sys_clk : in STD_LOGIC;
sys_reset_n : in STD_LOGIC;
refclkout : out std_logic;
trn_clk : out STD_LOGIC;
trn_reset_n : out STD_LOGIC;
trn_lnk_up_n : out STD_LOGIC;
trn_td : in STD_LOGIC_VECTOR((64 - 1) downto 0);
trn_trem_n: in STD_LOGIC_VECTOR (7 downto 0);
trn_tsof_n : in STD_LOGIC;
trn_teof_n : in STD_LOGIC;
trn_tsrc_dsc_n : in STD_LOGIC;
trn_tsrc_rdy_n : in STD_LOGIC;
trn_tdst_dsc_n : out STD_LOGIC;
trn_tdst_rdy_n : out STD_LOGIC;
trn_terrfwd_n : in STD_LOGIC ;
trn_tbuf_av : out STD_LOGIC_VECTOR (( 4 -1 ) downto 0 );
trn_rd : out STD_LOGIC_VECTOR((64 - 1) downto 0);
trn_rrem_n: out STD_LOGIC_VECTOR (7 downto 0);
trn_rsof_n : out STD_LOGIC;
trn_reof_n : out STD_LOGIC;
trn_rsrc_dsc_n : out STD_LOGIC;
trn_rsrc_rdy_n : out STD_LOGIC;
trn_rbar_hit_n : out STD_LOGIC_VECTOR ( 6 downto 0 );
trn_rdst_rdy_n : in STD_LOGIC;
trn_rerrfwd_n : out STD_LOGIC;
trn_rnp_ok_n : in STD_LOGIC;
trn_rfc_npd_av : out STD_LOGIC_VECTOR ( 11 downto 0 );
trn_rfc_nph_av : out STD_LOGIC_VECTOR ( 7 downto 0 );
trn_rfc_pd_av : out STD_LOGIC_VECTOR ( 11 downto 0 );
trn_rfc_ph_av : out STD_LOGIC_VECTOR ( 7 downto 0 );
trn_rcpl_streaming_n : in STD_LOGIC;
cfg_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
cfg_rd_wr_done_n : out STD_LOGIC;
cfg_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
cfg_byte_en_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
cfg_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
cfg_wr_en_n : in STD_LOGIC;
cfg_rd_en_n : in STD_LOGIC;
cfg_err_cor_n : in STD_LOGIC;
cfg_err_cpl_abort_n : in STD_LOGIC;
cfg_err_cpl_timeout_n : in STD_LOGIC;
cfg_err_cpl_unexpect_n : in STD_LOGIC;
cfg_err_ecrc_n : in STD_LOGIC;
cfg_err_posted_n : in STD_LOGIC;
cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
cfg_err_ur_n : in STD_LOGIC;
cfg_err_cpl_rdy_n : out STD_LOGIC;
cfg_err_locked_n : in STD_LOGIC;
cfg_interrupt_n : in STD_LOGIC;
cfg_interrupt_rdy_n : out STD_LOGIC;
cfg_pm_wake_n : in STD_LOGIC;
cfg_pcie_link_state_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
cfg_to_turnoff_n : out STD_LOGIC;
cfg_interrupt_assert_n : in STD_LOGIC;
cfg_interrupt_di : in STD_LOGIC_VECTOR(7 downto 0);
cfg_interrupt_do : out STD_LOGIC_VECTOR(7 downto 0);
cfg_interrupt_mmenable : out STD_LOGIC_VECTOR(2 downto 0);
cfg_interrupt_msienable: out STD_LOGIC;
cfg_trn_pending_n : in STD_LOGIC;
cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
cfg_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_command : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_dstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_dcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_lstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_lcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
cfg_dsn: in STD_LOGIC_VECTOR (63 downto 0 );
fast_train_simulation_only : in STD_LOGIC
);
end component;
end rb_config;
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
entity S_R_flipflop is
port ( s, r : in bit; q, q_n : out bit );
end entity S_R_flipflop;
--------------------------------------------------
architecture functional of S_R_flipflop is
begin
q <= '1' when s = '1' else
'0' when r = '1';
q_n <= '0' when s = '1' else
'1' when r = '1';
check : assert not (s = '1' and r = '1')
report "Incorrect use of S_R_flip_flop: s and r both '1'";
end architecture functional;
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
entity S_R_flipflop is
port ( s, r : in bit; q, q_n : out bit );
end entity S_R_flipflop;
--------------------------------------------------
architecture functional of S_R_flipflop is
begin
q <= '1' when s = '1' else
'0' when r = '1';
q_n <= '0' when s = '1' else
'1' when r = '1';
check : assert not (s = '1' and r = '1')
report "Incorrect use of S_R_flip_flop: s and r both '1'";
end architecture functional;
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
entity S_R_flipflop is
port ( s, r : in bit; q, q_n : out bit );
end entity S_R_flipflop;
--------------------------------------------------
architecture functional of S_R_flipflop is
begin
q <= '1' when s = '1' else
'0' when r = '1';
q_n <= '0' when s = '1' else
'1' when r = '1';
check : assert not (s = '1' and r = '1')
report "Incorrect use of S_R_flip_flop: s and r both '1'";
end architecture functional;
|
-- --------------------------------------------------------------------
-- "fixed_pkg_c.vhdl" package contains functions for fixed point math.
-- Please see the documentation for the fixed point package.
-- This package should be compiled into "ieee_proposed" and used as follows:
-- use ieee.std_logic_1164.all;
-- use ieee.numeric_std.all;
-- use ieee_proposed.fixed_float_types.all;
-- use ieee_proposed.fixed_pkg.all;
--
-- This verison is designed to work with the VHDL-93 compilers
-- synthesis tools. Please note the "%%%" comments. These are where we
-- diverge from the VHDL-200X LRM.
-- --------------------------------------------------------------------
-- Version : $Revision: 1.21 $
-- Date : $Date: 2007/09/26 18:08:53 $
-- --------------------------------------------------------------------
use STD.TEXTIO.all;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library IEEE_PROPOSED;
use IEEE_PROPOSED.fixed_float_types.all;
package fixed_pkg is
-- generic (
-- Rounding routine to use in fixed point, fixed_round or fixed_truncate
constant fixed_round_style : fixed_round_style_type := fixed_round;
-- Overflow routine to use in fixed point, fixed_saturate or fixed_wrap
constant fixed_overflow_style : fixed_overflow_style_type := fixed_saturate;
-- Extra bits used in divide routines
constant fixed_guard_bits : NATURAL := 3;
-- If TRUE, then turn off warnings on "X" propagation
constant no_warning : BOOLEAN := (false
);
-- Author David Bishop (dbishop@vhdl.org)
-- base Unsigned fixed point type, downto direction assumed
type UNRESOLVED_ufixed is array (INTEGER range <>) of STD_ULOGIC;
-- base Signed fixed point type, downto direction assumed
type UNRESOLVED_sfixed is array (INTEGER range <>) of STD_ULOGIC;
subtype U_ufixed is UNRESOLVED_ufixed;
subtype U_sfixed is UNRESOLVED_sfixed;
subtype ufixed is UNRESOLVED_ufixed;
subtype sfixed is UNRESOLVED_sfixed;
--===========================================================================
-- Arithmetic Operators:
--===========================================================================
-- Absolute value, 2's complement
-- abs sfixed(a downto b) = sfixed(a+1 downto b)
function "abs" (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Negation, 2's complement
-- - sfixed(a downto b) = sfixed(a+1 downto b)
function "-" (arg : UNRESOLVED_sfixed)return UNRESOLVED_sfixed;
-- Addition
-- ufixed(a downto b) + ufixed(c downto d)
-- = ufixed(maximum(a,c)+1 downto minimum(b,d))
function "+" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) + sfixed(c downto d)
-- = sfixed(maximum(a,c)+1 downto minimum(b,d))
function "+" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Subtraction
-- ufixed(a downto b) - ufixed(c downto d)
-- = ufixed(maximum(a,c)+1 downto minimum(b,d))
function "-" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) - sfixed(c downto d)
-- = sfixed(maximum(a,c)+1 downto minimum(b,d))
function "-" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Multiplication
-- ufixed(a downto b) * ufixed(c downto d) = ufixed(a+c+1 downto b+d)
function "*" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) * sfixed(c downto d) = sfixed(a+c+1 downto b+d)
function "*" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Division
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function "/" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function "/" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Remainder
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b,d))
function "rem" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (minimum(a,c) downto minimum(b,d))
function "rem" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b, d))
function "mod" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto minimum(b, d))
function "mod" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these routines the "real" or "natural" (integer)
-- are converted into a fixed point number and then the operation is
-- performed. It is assumed that the array will be large enough.
-- If the input is "real" then the real number is converted into a fixed of
-- the same size as the fixed point input. If the number is an "integer"
-- then it is converted into fixed with the range (l'high downto 0).
----------------------------------------------------------------------------
-- ufixed(a downto b) + ufixed(a downto b) = ufixed(a+1 downto b)
function "+" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) + ufixed(c downto d) = ufixed(c+1 downto d)
function "+" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) + ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b))
function "+" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d))
function "+" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) - ufixed(a downto b) = ufixed(a+1 downto b)
function "-" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) - ufixed(c downto d) = ufixed(c+1 downto d)
function "-" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) - ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b))
function "-" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d))
function "-" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) * ufixed(a downto b) = ufixed(2a+1 downto 2b)
function "*" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) * ufixed(c downto d) = ufixed(2c+1 downto 2d)
function "*" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b)
function "*" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b)
function "*" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1)
function "/" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1)
function "/" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto 0) = ufixed(a downto b-a-1)
function "/" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(c downto 0) / ufixed(c downto d) = ufixed(c-d downto -c-1)
function "/" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) rem ufixed (a downto b) = ufixed (a downto b)
function "rem" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed (c downto d) rem ufixed (c downto d) = ufixed (c downto d)
function "rem" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) rem ufixed (a downto 0) = ufixed (a downto minimum(b,0))
function "rem" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (c downto 0) rem ufixed (c downto d) = ufixed (c downto minimum(d,0))
function "rem" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) mod ufixed (a downto b) = ufixed (a downto b)
function "mod" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed (c downto d) mod ufixed (c downto d) = ufixed (c downto d)
function "mod" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) mod ufixed (a downto 0) = ufixed (a downto minimum(b,0))
function "mod" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (c downto 0) mod ufixed (c downto d) = ufixed (c downto minimum(d,0))
function "mod" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) + sfixed(a downto b) = sfixed(a+1 downto b)
function "+" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) + sfixed(c downto d) = sfixed(c+1 downto d)
function "+" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) + sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b))
function "+" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) + sfixed(c downto d) = sfixed(c+1 downto minimum(0,d))
function "+" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) - sfixed(a downto b) = sfixed(a+1 downto b)
function "-" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) - sfixed(c downto d) = sfixed(c+1 downto d)
function "-" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) - sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b))
function "-" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) - sfixed(c downto d) = sfixed(c+1 downto minimum(0,d))
function "-" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) * sfixed(a downto b) = sfixed(2a+1 downto 2b)
function "*" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) * sfixed(c downto d) = sfixed(2c+1 downto 2d)
function "*" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) * sfixed(a downto 0) = sfixed(2a+1 downto b)
function "*" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) * sfixed(c downto d) = sfixed(2c+1 downto d)
function "*" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) / sfixed(a downto b) = sfixed(a-b+1 downto b-a)
function "/" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) / sfixed(c downto d) = sfixed(c-d+1 downto d-c)
function "/" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) / sfixed(a downto 0) = sfixed(a+1 downto b-a)
function "/" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) / sfixed(c downto d) = sfixed(c-d+1 downto -c)
function "/" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) rem sfixed (a downto b) = sfixed (a downto b)
function "rem" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed (c downto d) rem sfixed (c downto d) = sfixed (c downto d)
function "rem" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) rem sfixed (a downto 0) = sfixed (a downto minimum(b,0))
function "rem" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed (c downto 0) rem sfixed (c downto d) = sfixed (c downto minimum(d,0))
function "rem" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) mod sfixed (a downto b) = sfixed (a downto b)
function "mod" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed (c downto d) mod sfixed (c downto d) = sfixed (c downto d)
function "mod" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) mod sfixed (a downto 0) = sfixed (a downto minimum(b,0))
function "mod" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed (c downto 0) mod sfixed (c downto d) = sfixed (c downto minimum(d,0))
function "mod" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- This version of divide gives the user more control
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function divide (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- This version of divide gives the user more control
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function divide (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- These functions return 1/X
-- 1 / ufixed(a downto b) = ufixed(-b downto -a-1)
function reciprocal (
arg : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a)
function reciprocal (
arg : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- REM function
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b,d))
function remainder (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (minimum(a,c) downto minimum(b,d))
function remainder (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- mod function
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b, d))
function modulo (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto minimum(b, d))
function modulo (
l, r : UNRESOLVED_sfixed;
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- Procedure for those who need an "accumulator" function.
-- add_carry (ufixed(a downto b), ufixed (c downto d))
-- = ufixed (maximum(a,c) downto minimum(b,d))
procedure add_carry (
L, R : in UNRESOLVED_ufixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_ufixed;
c_out : out STD_ULOGIC);
-- add_carry (sfixed(a downto b), sfixed (c downto d))
-- = sfixed (maximum(a,c) downto minimum(b,d))
procedure add_carry (
L, R : in UNRESOLVED_sfixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_sfixed;
c_out : out STD_ULOGIC);
-- Scales the result by a power of 2. Width of input = width of output with
-- the binary point moved.
function scalb (y : UNRESOLVED_ufixed; N : INTEGER) return UNRESOLVED_ufixed;
function scalb (y : UNRESOLVED_ufixed; N : SIGNED) return UNRESOLVED_ufixed;
function scalb (y : UNRESOLVED_sfixed; N : INTEGER) return UNRESOLVED_sfixed;
function scalb (y : UNRESOLVED_sfixed; N : SIGNED) return UNRESOLVED_sfixed;
function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN;
--===========================================================================
-- Comparison Operators
--===========================================================================
function ">" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function std_match (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function std_match (l, r : UNRESOLVED_sfixed) return BOOLEAN;
-- Overloads the default "maximum" and "minimum" function
function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these compare functions a natural is converted into a
-- fixed point number of the bounds "maximum(l'high,0) downto 0"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function ">" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "<" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_ufixed; r : NATURAL)
return UNRESOLVED_ufixed;
function minimum (l : UNRESOLVED_ufixed; r : NATURAL)
return UNRESOLVED_ufixed;
function maximum (l : NATURAL; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function minimum (l : NATURAL; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
----------------------------------------------------------------------------
-- In these compare functions a real is converted into a
-- fixed point number of the bounds "l'high+1 downto l'low"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function ">" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "<" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
function maximum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function minimum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
function minimum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
----------------------------------------------------------------------------
-- In these compare functions an integer is converted into a
-- fixed point number of the bounds "maximum(l'high,1) downto 0"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "/=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function ">=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "<=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function ">" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "<" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_sfixed; r : INTEGER)
return UNRESOLVED_sfixed;
function maximum (l : INTEGER; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function minimum (l : UNRESOLVED_sfixed; r : INTEGER)
return UNRESOLVED_sfixed;
function minimum (l : INTEGER; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these compare functions a real is converted into a
-- fixed point number of the bounds "l'high+1 downto l'low"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function ">" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "<" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
function maximum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function minimum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
function minimum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
--===========================================================================
-- Shift and Rotate Functions.
-- Note that sra and sla are not the same as the BIT_VECTOR version
--===========================================================================
function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed;
function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed;
function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed;
function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- logical functions
----------------------------------------------------------------------------
function "not" (l : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "and" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "or" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "nand" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "nor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "xor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "xnor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "not" (l : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "and" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "or" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "nand" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "nor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "xor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "xnor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Vector and std_ulogic functions, same as functions in numeric_std
function "and" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "and" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "or" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "or" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "nand" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "nand" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "nor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "nor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "xor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "xor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "xnor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "and" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "and" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "or" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "or" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "nand" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "nand" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "nor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "nor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "xor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "xor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "xnor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
-- Reduction operators, same as numeric_std functions
function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
-- returns arg'low-1 if not found
function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER;
function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER;
-- returns arg'high+1 if not found
function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER;
function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER;
--===========================================================================
-- RESIZE Functions
--===========================================================================
-- resizes the number (larger or smaller)
-- The returned result will be ufixed (left_index downto right_index)
-- If "round_style" is fixed_round, then the result will be rounded.
-- If the MSB of the remainder is a "1" AND the LSB of the unrounded result
-- is a '1' or the lower bits of the remainder include a '1' then the result
-- will be increased by the smallest representable number for that type.
-- "overflow_style" can be fixed_saturate or fixed_wrap.
-- In saturate mode, if the number overflows then the largest possible
-- representable number is returned. If wrap mode, then the upper bits
-- of the number are truncated.
function resize (
arg : UNRESOLVED_ufixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- "size_res" functions create the size of the output from the indices
-- of the "size_res" input. The actual value of "size_res" is not used.
function resize (
arg : UNRESOLVED_ufixed; -- input
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- Note that in "wrap" mode the sign bit is not replicated. Thus the
-- resize of a negative number can have a positive result in wrap mode.
function resize (
arg : UNRESOLVED_sfixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function resize (
arg : UNRESOLVED_sfixed; -- input
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
--===========================================================================
-- Conversion Functions
--===========================================================================
-- integer (natural) to unsigned fixed point.
-- arguments are the upper and lower bounds of the number, thus
-- ufixed (7 downto -3) <= to_ufixed (int, 7, -3);
function to_ufixed (
arg : NATURAL; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : NATURAL; -- integer
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- real to unsigned fixed point
function to_ufixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : REAL; -- real
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- unsigned to unsigned fixed point
function to_ufixed (
arg : UNSIGNED; -- unsigned
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- Performs a conversion. ufixed (arg'range) is returned
function to_ufixed (
arg : UNSIGNED) -- unsigned
return UNRESOLVED_ufixed;
-- unsigned fixed point to unsigned
function to_unsigned (
arg : UNRESOLVED_ufixed; -- fixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED;
-- unsigned fixed point to unsigned
function to_unsigned (
arg : UNRESOLVED_ufixed; -- fixed point input
size_res : UNSIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED;
-- unsigned fixed point to real
function to_real (
arg : UNRESOLVED_ufixed) -- fixed point input
return REAL;
-- unsigned fixed point to integer
function to_integer (
arg : UNRESOLVED_ufixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return NATURAL;
-- Integer to UNRESOLVED_sfixed
function to_sfixed (
arg : INTEGER; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : INTEGER; -- integer
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
-- Real to sfixed
function to_sfixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : REAL; -- real
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- signed to sfixed
function to_sfixed (
arg : SIGNED; -- signed
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : SIGNED; -- signed
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
-- signed to sfixed (output assumed to be size of signed input)
function to_sfixed (
arg : SIGNED) -- signed
return UNRESOLVED_sfixed;
-- Conversion from ufixed to sfixed
function to_sfixed (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_sfixed;
-- signed fixed point to signed
function to_signed (
arg : UNRESOLVED_sfixed; -- fixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED;
-- signed fixed point to signed
function to_signed (
arg : UNRESOLVED_sfixed; -- fixed point input
size_res : SIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED;
-- signed fixed point to real
function to_real (
arg : UNRESOLVED_sfixed) -- fixed point input
return REAL;
-- signed fixed point to integer
function to_integer (
arg : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return INTEGER;
-- Because of the fairly complicated sizing rules in the fixed point
-- packages these functions are provided to compute the result ranges
-- Example:
-- signal uf1 : ufixed (3 downto -3);
-- signal uf2 : ufixed (4 downto -2);
-- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto
-- ufixed_low (3, -3, '*', 4, -2));
-- uf1multuf2 <= uf1 * uf2;
-- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod),
-- '1' (reciprocal), 'a' or 'A' (abs), 'n' or 'N' (unary -)
function ufixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function ufixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function sfixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function sfixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
-- Same as above, but using the "size_res" input only for their ranges:
-- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto
-- ufixed_low (uf1, '*', uf2));
-- uf1multuf2 <= uf1 * uf2;
--
function ufixed_high (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER;
function ufixed_low (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER;
function sfixed_high (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER;
function sfixed_low (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function saturate (
size_res : UNRESOLVED_ufixed) -- only the size of this is used
return UNRESOLVED_ufixed;
function saturate (
size_res : UNRESOLVED_sfixed) -- only the size of this is used
return UNRESOLVED_sfixed;
--===========================================================================
-- Translation Functions
--===========================================================================
-- maps meta-logical values
function to_01 (
s : UNRESOLVED_ufixed; -- fixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_ufixed;
-- maps meta-logical values
function to_01 (
s : UNRESOLVED_sfixed; -- fixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_sfixed;
function Is_X (arg : UNRESOLVED_ufixed) return BOOLEAN;
function Is_X (arg : UNRESOLVED_sfixed) return BOOLEAN;
function to_X01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_X01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function to_X01Z (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_X01Z (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function to_UX01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_UX01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- straight vector conversion routines, needed for synthesis.
-- These functions are here so that a std_logic_vector can be
-- converted to and from sfixed and ufixed. Note that you can
-- not convert these vectors because of their negative index.
function to_slv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_LOGIC_VECTOR;
alias to_StdLogicVector is to_slv [UNRESOLVED_ufixed
return STD_LOGIC_VECTOR];
alias to_Std_Logic_Vector is to_slv [UNRESOLVED_ufixed
return STD_LOGIC_VECTOR];
function to_slv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_LOGIC_VECTOR;
alias to_StdLogicVector is to_slv [UNRESOLVED_sfixed
return STD_LOGIC_VECTOR];
alias to_Std_Logic_Vector is to_slv [UNRESOLVED_sfixed
return STD_LOGIC_VECTOR];
function to_sulv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_ULOGIC_VECTOR;
alias to_StdULogicVector is to_sulv [UNRESOLVED_ufixed
return STD_ULOGIC_VECTOR];
alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_ufixed
return STD_ULOGIC_VECTOR];
function to_sulv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_ULOGIC_VECTOR;
alias to_StdULogicVector is to_sulv [UNRESOLVED_sfixed
return STD_ULOGIC_VECTOR];
alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_sfixed
return STD_ULOGIC_VECTOR];
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed;
-- As a concession to those who use a graphical DSP environment,
-- these functions take parameters in those tools format and create
-- fixed point numbers. These functions are designed to convert from
-- a std_logic_vector to the VHDL fixed point format using the conventions
-- of these packages. In a pure VHDL environment you should use the
-- "to_ufixed" and "to_sfixed" routines.
-- unsigned fixed point
function to_UFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed;
-- signed fixed point
function to_SFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed;
-- finding the bounds of a number. These functions can be used like this:
-- signal xxx : ufixed (7 downto -3);
-- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))"
-- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3)
-- downto UFix_low(11, 3, "+", 11, 3));
-- Where "11" is the width of xxx (xxx'length),
-- and 3 is the lower bound (abs (xxx'low))
-- In a pure VHDL environment use "ufixed_high" and "ufixed_low"
function UFix_high (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
function UFix_low (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
-- Same as above but for signed fixed point. Note that the width
-- of a signed fixed point number ignores the sign bit, thus
-- width = sxxx'length-1
function SFix_high (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
function SFix_low (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
-- rtl_synthesis off
-- pragma synthesis_off
--===========================================================================
-- string and textio Functions
--===========================================================================
-- purpose: writes fixed point into a line
procedure WRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
-- purpose: writes fixed point into a line
procedure WRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias bwrite is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width];
alias bwrite is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width];
alias bread is READ [LINE, UNRESOLVED_ufixed];
alias bread is READ [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias bread is READ [LINE, UNRESOLVED_sfixed];
alias bread is READ [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width];
alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width];
alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed];
alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed];
-- octal read and write
procedure OWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure OWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed];
alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH];
alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH];
-- hex read and write
procedure HWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
-- purpose: writes fixed point into a line
procedure HWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed];
alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed];
alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH];
alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH];
-- returns a string, useful for:
-- assert (x = y) report "error found " & to_string(x) severity error;
function to_string (value : UNRESOLVED_ufixed) return STRING;
alias to_bstring is to_string [UNRESOLVED_ufixed return STRING];
alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_ufixed return STRING];
function to_ostring (value : UNRESOLVED_ufixed) return STRING;
alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_ufixed return STRING];
function to_hstring (value : UNRESOLVED_ufixed) return STRING;
alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_ufixed return STRING];
function to_string (value : UNRESOLVED_sfixed) return STRING;
alias to_bstring is to_string [UNRESOLVED_sfixed return STRING];
alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_sfixed return STRING];
function to_ostring (value : UNRESOLVED_sfixed) return STRING;
alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_sfixed return STRING];
function to_hstring (value : UNRESOLVED_sfixed) return STRING;
alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_sfixed return STRING];
-- From string functions allow you to convert a string into a fixed
-- point number. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5
-- The "." is optional in this syntax, however it exist and is
-- in the wrong location an error is produced. Overflow will
-- result in saturation.
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
-- Octal and hex conversions work as follows:
-- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped)
-- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped)
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
-- Same as above, "size_res" is used for it's range only.
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
-- Direct conversion functions. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100"); -- 6.5
-- In this case the "." is not optional, and the size of
-- the output must match exactly.
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING return UNRESOLVED_ufixed];
-- Direct octal and hex conversion functions. In this case
-- the string lengths must match. Example:
-- signal sf1 := sfixed (5 downto -3);
-- sf1 <= from_ostring ("71.4") -- -6.5
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING return UNRESOLVED_ufixed];
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING return UNRESOLVED_sfixed];
-- rtl_synthesis on
-- pragma synthesis_on
-- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these
-- extra functions are needed for compatability.
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed;
-- unsigned fixed point
function to_UFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed;
-- signed fixed point
function to_SFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed;
end package fixed_pkg;
-------------------------------------------------------------------------------
-- Proposed package body for the VHDL-200x-FT fixed_pkg package
-- (Fixed point math package)
-- This package body supplies a recommended implementation of these functions
-- Version : $Revision: 1.21 $
-- Date : $Date: 2007/09/26 18:08:53 $
--
-- Created for VHDL-200X-ft, David Bishop (dbishop@vhdl.org)
-------------------------------------------------------------------------------
library IEEE;
use IEEE.MATH_REAL.all;
package body fixed_pkg is
-- Author David Bishop (dbishop@vhdl.org)
-- Other contributers: Jim Lewis, Yannick Grugni, Ryan W. Hilton
-- null array constants
constant NAUF : UNRESOLVED_ufixed (0 downto 1) := (others => '0');
constant NASF : UNRESOLVED_sfixed (0 downto 1) := (others => '0');
constant NSLV : STD_ULOGIC_VECTOR (0 downto 1) := (others => '0');
-- This differed constant will tell you if the package body is synthesizable
-- or implemented as real numbers, set to "true" if synthesizable.
constant fixedsynth_or_real : BOOLEAN := true;
-- %%% Replicated functions
function maximum (
l, r : integer) -- inputs
return integer is
begin -- function max
if l > r then return l;
else return r;
end if;
end function maximum;
function minimum (
l, r : integer) -- inputs
return integer is
begin -- function min
if l > r then return r;
else return l;
end if;
end function minimum;
function "sra" (arg : SIGNED; count : INTEGER)
return SIGNED is
begin
if (COUNT >= 0) then
return SHIFT_RIGHT(arg, count);
else
return SHIFT_LEFT(arg, -count);
end if;
end function "sra";
function or_reduce (arg : STD_ULOGIC_VECTOR)
return STD_LOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC;
begin
if (arg'length < 1) then -- In the case of a NULL range
Result := '0';
else
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int (BUS_int'right) or BUS_int (BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := or_reduce (BUS_int (BUS_int'left downto Half));
Lower := or_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper or Lower;
end if;
end if;
return Result;
end function or_reduce;
-- purpose: AND all of the bits in a vector together
-- This is a copy of the proposed "and_reduce" from 1076.3
function and_reduce (arg : STD_ULOGIC_VECTOR)
return STD_LOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC;
begin
if (arg'length < 1) then -- In the case of a NULL range
Result := '1';
else
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int (BUS_int'right) and BUS_int (BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := and_reduce (BUS_int (BUS_int'left downto Half));
Lower := and_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper and Lower;
end if;
end if;
return Result;
end function and_reduce;
function xor_reduce (arg : STD_ULOGIC_VECTOR) return STD_ULOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC := '0'; -- In the case of a NULL range
begin
if (arg'length >= 1) then
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int(BUS_int'right) xor BUS_int(BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := xor_reduce (BUS_int (BUS_int'left downto Half));
Lower := xor_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper xor Lower;
end if;
end if;
return Result;
end function xor_reduce;
function nand_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not and_reduce (arg);
end function nand_reduce;
function nor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not or_reduce (arg);
end function nor_reduce;
function xnor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not xor_reduce (arg);
end function xnor_reduce;
-- Match table, copied form new std_logic_1164
type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC;
constant match_logic_table : stdlogic_table := (
-----------------------------------------------------
-- U X 0 1 Z W L H - | |
-----------------------------------------------------
('U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', '1'), -- | U |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | X |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | 0 |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | 1 |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | Z |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | W |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | L |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | H |
('1', '1', '1', '1', '1', '1', '1', '1', '1') -- | - |
);
constant no_match_logic_table : stdlogic_table := (
-----------------------------------------------------
-- U X 0 1 Z W L H - | |
-----------------------------------------------------
('U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', '0'), -- | U |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | X |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '0'), -- | 0 |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '0'), -- | 1 |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | Z |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | W |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '0'), -- | L |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '0'), -- | H |
('0', '0', '0', '0', '0', '0', '0', '0', '0') -- | - |
);
-------------------------------------------------------------------
-- ?= functions, Similar to "std_match", but returns "std_ulogic".
-------------------------------------------------------------------
function \?=\ (l, r : STD_ULOGIC) return STD_ULOGIC is
begin
return match_logic_table (l, r);
end function \?=\;
function \?/=\ (l, r : STD_ULOGIC) return STD_ULOGIC is
begin
return no_match_logic_table (l, r);
end function \?/=\;
-- "?=" operator is similar to "std_match", but returns a std_ulogic..
-- Id: M.2B
function \?=\ (L, R: UNSIGNED) return STD_ULOGIC is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : UNSIGNED(L_LEFT downto 0) is L;
alias XR : UNSIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : UNSIGNED(SIZE-1 downto 0);
variable RX : UNSIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin
-- Logically identical to an "=" operator.
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '1';
for i in LX'low to LX'high loop
result1 := \?=\(LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result and result1;
end if;
end loop;
return result;
end if;
end function \?=\;
-- Id: M.3B
function \?=\ (L, R: SIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : SIGNED(L_LEFT downto 0) is L;
alias XR : SIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : SIGNED(SIZE-1 downto 0);
variable RX : SIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '1';
for i in LX'low to LX'high loop
result1 := \?=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result and result1;
end if;
end loop;
return result;
end if;
end function \?=\;
function \?/=\ (L, R : UNSIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : UNSIGNED(L_LEFT downto 0) is L;
alias XR : UNSIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : UNSIGNED(SIZE-1 downto 0);
variable RX : UNSIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?/="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '0';
for i in LX'low to LX'high loop
result1 := \?/=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result or result1;
end if;
end loop;
return result;
end if;
end function \?/=\;
function \?/=\ (L, R : SIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : SIGNED(L_LEFT downto 0) is L;
alias XR : SIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : SIGNED(SIZE-1 downto 0);
variable RX : SIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?/="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '0';
for i in LX'low to LX'high loop
result1 := \?/=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result or result1;
end if;
end loop;
return result;
end if;
end function \?/=\;
function Is_X ( s : UNSIGNED ) return BOOLEAN is
begin
return Is_X (STD_LOGIC_VECTOR (s));
end function Is_X;
function Is_X ( s : SIGNED ) return BOOLEAN is
begin
return Is_X (STD_LOGIC_VECTOR (s));
end function Is_X;
function \?>\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l > r then
return '1';
else
return '0';
end if;
end if;
end function \?>\;
-- %%% function "?>" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?>"\;
function \?>\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l > r then
return '1';
else
return '0';
end if;
end if;
end function \?>\;
function \?>=\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l >= r then
return '1';
else
return '0';
end if;
end if;
end function \?>=\;
-- %%% function "?>=" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?>=";
function \?>=\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l >= r then
return '1';
else
return '0';
end if;
end if;
end function \?>=\;
function \?<\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l < r then
return '1';
else
return '0';
end if;
end if;
end function \?<\;
-- %%% function "?<" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?<";
function \?<\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l < r then
return '1';
else
return '0';
end if;
end if;
end function \?<\;
function \?<=\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l <= r then
return '1';
else
return '0';
end if;
end if;
end function \?<=\;
-- %%% function "?<=" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?<=";
function \?<=\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l <= r then
return '1';
else
return '0';
end if;
end if;
end function \?<=\;
-- %%% END replicated functions
-- Special version of "minimum" to do some boundary checking without errors
function mins (l, r : INTEGER)
return INTEGER is
begin -- function mins
if (L = INTEGER'low or R = INTEGER'low) then
return 0; -- error condition, silent
end if;
return minimum (L, R);
end function mins;
-- Special version of "minimum" to do some boundary checking with errors
function mine (l, r : INTEGER)
return INTEGER is
begin -- function mine
if (L = INTEGER'low or R = INTEGER'low) then
report fixed_pkg'instance_name
& " Unbounded number passed, was a literal used?"
severity error;
return 0;
end if;
return minimum (L, R);
end function mine;
-- The following functions are used only internally. Every function
-- calls "cleanvec" either directly or indirectly.
-- purpose: Fixes "downto" problem and resolves meta states
function cleanvec (
arg : UNRESOLVED_sfixed) -- input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(arg'left, arg'right);
constant right_index : INTEGER := mins(arg'left, arg'right);
variable result : UNRESOLVED_sfixed (arg'range);
begin -- function cleanvec
assert not (arg'ascending and (arg'low /= INTEGER'low))
report fixed_pkg'instance_name
& " Vector passed using a ""to"" range, expected is ""downto"""
severity error;
return arg;
end function cleanvec;
-- purpose: Fixes "downto" problem and resolves meta states
function cleanvec (
arg : UNRESOLVED_ufixed) -- input
return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(arg'left, arg'right);
constant right_index : INTEGER := mins(arg'left, arg'right);
variable result : UNRESOLVED_ufixed (arg'range);
begin -- function cleanvec
assert not (arg'ascending and (arg'low /= INTEGER'low))
report fixed_pkg'instance_name
& " Vector passed using a ""to"" range, expected is ""downto"""
severity error;
return arg;
end function cleanvec;
-- Type convert a "unsigned" into a "ufixed", used internally
function to_fixed (
arg : UNSIGNED; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin -- function to_fixed
result := UNRESOLVED_ufixed(arg);
return result;
end function to_fixed;
-- Type convert a "signed" into an "sfixed", used internally
function to_fixed (
arg : SIGNED; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin -- function to_fixed
result := UNRESOLVED_sfixed(arg);
return result;
end function to_fixed;
-- Type convert a "ufixed" into an "unsigned", used internally
function to_uns (
arg : UNRESOLVED_ufixed) -- fp vector
return UNSIGNED is
subtype t is UNSIGNED(arg'high - arg'low downto 0);
variable slv : t;
begin -- function to_uns
slv := t(arg);
return slv;
end function to_uns;
-- Type convert an "sfixed" into a "signed", used internally
function to_s (
arg : UNRESOLVED_sfixed) -- fp vector
return SIGNED is
subtype t is SIGNED(arg'high - arg'low downto 0);
variable slv : t;
begin -- function to_s
slv := t(arg);
return slv;
end function to_s;
-- adds 1 to the LSB of the number
procedure round_up (arg : in UNRESOLVED_ufixed;
result : out UNRESOLVED_ufixed;
overflowx : out BOOLEAN) is
variable arguns, resuns : UNSIGNED (arg'high-arg'low+1 downto 0)
:= (others => '0');
begin -- round_up
arguns (arguns'high-1 downto 0) := to_uns (arg);
resuns := arguns + 1;
result := to_fixed(resuns(arg'high-arg'low
downto 0), arg'high, arg'low);
overflowx := (resuns(resuns'high) = '1');
end procedure round_up;
-- adds 1 to the LSB of the number
procedure round_up (arg : in UNRESOLVED_sfixed;
result : out UNRESOLVED_sfixed;
overflowx : out BOOLEAN) is
variable args, ress : SIGNED (arg'high-arg'low+1 downto 0);
begin -- round_up
args (args'high-1 downto 0) := to_s (arg);
args(args'high) := arg(arg'high); -- sign extend
ress := args + 1;
result := to_fixed(ress (ress'high-1
downto 0), arg'high, arg'low);
overflowx := ((arg(arg'high) /= ress(ress'high-1))
and (or_reduce (STD_ULOGIC_VECTOR(ress)) /= '0'));
end procedure round_up;
-- Rounding - Performs a "round_nearest" (IEEE 754) which rounds up
-- when the remainder is > 0.5. If the remainder IS 0.5 then if the
-- bottom bit is a "1" it is rounded, otherwise it remains the same.
function round_fixed (arg : UNRESOLVED_ufixed;
remainder : UNRESOLVED_ufixed;
overflow_style : fixed_overflow_style_type := fixed_overflow_style)
return UNRESOLVED_ufixed is
variable rounds : BOOLEAN;
variable round_overflow : BOOLEAN;
variable result : UNRESOLVED_ufixed (arg'range);
begin
rounds := false;
if (remainder'length > 1) then
if (remainder (remainder'high) = '1') then
rounds := (arg(arg'low) = '1')
or (or_reduce (to_sulv(remainder(remainder'high-1 downto
remainder'low))) = '1');
end if;
else
rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1');
end if;
if rounds then
round_up(arg => arg,
result => result,
overflowx => round_overflow);
else
result := arg;
end if;
if (overflow_style = fixed_saturate) and round_overflow then
result := saturate (result'high, result'low);
end if;
return result;
end function round_fixed;
-- Rounding case statement
function round_fixed (arg : UNRESOLVED_sfixed;
remainder : UNRESOLVED_sfixed;
overflow_style : fixed_overflow_style_type := fixed_overflow_style)
return UNRESOLVED_sfixed is
variable rounds : BOOLEAN;
variable round_overflow : BOOLEAN;
variable result : UNRESOLVED_sfixed (arg'range);
begin
rounds := false;
if (remainder'length > 1) then
if (remainder (remainder'high) = '1') then
rounds := (arg(arg'low) = '1')
or (or_reduce (to_sulv(remainder(remainder'high-1 downto
remainder'low))) = '1');
end if;
else
rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1');
end if;
if rounds then
round_up(arg => arg,
result => result,
overflowx => round_overflow);
else
result := arg;
end if;
if round_overflow then
if (overflow_style = fixed_saturate) then
if arg(arg'high) = '0' then
result := saturate (result'high, result'low);
else
result := not saturate (result'high, result'low);
end if;
-- Sign bit not fixed when wrapping
end if;
end if;
return result;
end function round_fixed;
-- converts an sfixed into a ufixed. The output is the same length as the
-- input, because abs("1000") = "1000" = 8.
function to_ufixed (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_ufixed
is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable xarg : UNRESOLVED_sfixed(left_index+1 downto right_index);
variable result : UNRESOLVED_ufixed(left_index downto right_index);
begin
if arg'length < 1 then
return NAUF;
end if;
xarg := abs(arg);
result := UNRESOLVED_ufixed (xarg (left_index downto right_index));
return result;
end function to_ufixed;
-----------------------------------------------------------------------------
-- Visible functions
-----------------------------------------------------------------------------
-- Conversion functions. These are needed for synthesis where typically
-- the only input and output type is a std_logic_vector.
function to_sulv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_ULOGIC_VECTOR is
variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0);
begin
if arg'length < 1 then
return NSLV;
end if;
result := STD_ULOGIC_VECTOR (arg);
return result;
end function to_sulv;
function to_sulv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_ULOGIC_VECTOR is
variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0);
begin
if arg'length < 1 then
return NSLV;
end if;
result := STD_ULOGIC_VECTOR (arg);
return result;
end function to_sulv;
function to_slv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_LOGIC_VECTOR is
begin
return to_stdlogicvector(to_sulv(arg));
end function to_slv;
function to_slv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_LOGIC_VECTOR is
begin
return to_stdlogicvector(to_sulv(arg));
end function to_slv;
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return unresolved_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (arg'length < 1 or right_index > left_index) then
return NAUF;
end if;
if (arg'length /= result'length) then
report fixed_pkg'instance_name & "TO_UFIXED(SLV) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NAUF;
else
result := to_fixed (arg => UNSIGNED(arg),
left_index => left_index,
right_index => right_index);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return unresolved_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (arg'length < 1 or right_index > left_index) then
return NASF;
end if;
if (arg'length /= result'length) then
report fixed_pkg'instance_name & "TO_SFIXED(SLV) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NASF;
else
result := to_fixed (arg => SIGNED(arg),
left_index => left_index,
right_index => right_index);
return result;
end if;
end function to_sfixed;
-- Two's complement number, Grows the vector by 1 bit.
-- because "abs (1000.000) = 01000.000" or abs(-16) = 16.
function "abs" (
arg : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable ressns : SIGNED (arg'length downto 0);
variable result : UNRESOLVED_sfixed (left_index+1 downto right_index);
begin
if (arg'length < 1 or result'length < 1) then
return NASF;
end if;
ressns (arg'length-1 downto 0) := to_s (cleanvec (arg));
ressns (arg'length) := ressns (arg'length-1); -- expand sign bit
result := to_fixed (abs(ressns), left_index+1, right_index);
return result;
end function "abs";
-- also grows the vector by 1 bit.
function "-" (
arg : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := arg'high+1;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable ressns : SIGNED (arg'length downto 0);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (arg'length < 1 or result'length < 1) then
return NASF;
end if;
ressns (arg'length-1 downto 0) := to_s (cleanvec(arg));
ressns (arg'length) := ressns (arg'length-1); -- expand sign bit
result := to_fixed (-ressns, left_index, right_index);
return result;
end function "-";
-- Addition
function "+" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) + ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv + rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "+";
function "+" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) + sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index downto 0);
variable result_slv : SIGNED (left_index-right_index downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv + rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "+";
-- Subtraction
function "-" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) - ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv - rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "-";
function "-" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) - sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index downto 0);
variable result_slv : SIGNED (left_index-right_index downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv - rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "-";
function "*" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) * ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(a+c+1 downto b+d)
variable lslv : UNSIGNED (l'length-1 downto 0);
variable rslv : UNSIGNED (r'length-1 downto 0);
variable result_slv : UNSIGNED (r'length+l'length-1 downto 0);
variable result : UNRESOLVED_ufixed (l'high + r'high+1 downto
mine(l'low, l'low) + mine(r'low, r'low));
begin
if (l'length < 1 or r'length < 1 or
result'length /= result_slv'length) then
return NAUF;
end if;
lslv := to_uns (cleanvec(l));
rslv := to_uns (cleanvec(r));
result_slv := lslv * rslv;
result := to_fixed (result_slv, result'high, result'low);
return result;
end function "*";
function "*" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) * sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(a+c+1 downto b+d)
variable lslv : SIGNED (l'length-1 downto 0);
variable rslv : SIGNED (r'length-1 downto 0);
variable result_slv : SIGNED (r'length+l'length-1 downto 0);
variable result : UNRESOLVED_sfixed (l'high + r'high+1 downto
mine(l'low, l'low) + mine(r'low, r'low));
begin
if (l'length < 1 or r'length < 1 or
result'length /= result_slv'length) then
return NASF;
end if;
lslv := to_s (cleanvec(l));
rslv := to_s (cleanvec(r));
result_slv := lslv * rslv;
result := to_fixed (result_slv, result'high, result'low);
return result;
end function "*";
function "/" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) / ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(a-d downto b-c-1)
begin
return divide (l, r);
end function "/";
function "/" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) / sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(a-d+1 downto b-c)
begin
return divide (l, r);
end function "/";
-- This version of divide gives the user more control
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function divide (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (l'high - mine(r'low, r'low) downto
mine (l'low, l'low) - r'high -1);
variable dresult : UNRESOLVED_ufixed (result'high downto result'low -guard_bits);
variable lresize : UNRESOLVED_ufixed (l'high downto l'high - dresult'length+1);
variable lslv : UNSIGNED (lresize'length-1 downto 0);
variable rslv : UNSIGNED (r'length-1 downto 0);
variable result_slv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NAUF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_uns (cleanvec (lresize));
rslv := to_uns (cleanvec (r));
if (rslv = 0) then
report fixed_pkg'instance_name
& "DIVIDE(ufixed) Division by zero" severity error;
result := saturate (result'high, result'low); -- saturate
else
result_slv := lslv / rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- overflow impossible
round_style => round_style);
end if;
return result;
end function divide;
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function divide (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (l'high - mine(r'low, r'low) + 1 downto
mine (l'low, l'low) - r'high);
variable dresult : UNRESOLVED_sfixed (result'high downto result'low-guard_bits);
variable lresize : UNRESOLVED_sfixed (l'high+1 downto l'high+1 -dresult'length+1);
variable lslv : SIGNED (lresize'length-1 downto 0);
variable rslv : SIGNED (r'length-1 downto 0);
variable result_slv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_s (cleanvec (lresize));
rslv := to_s (cleanvec (r));
if (rslv = 0) then
report fixed_pkg'instance_name
& "DIVIDE(sfixed) Division by zero" severity error;
result := saturate (result'high, result'low);
else
result_slv := lslv / rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- overflow impossible
round_style => round_style);
end if;
return result;
end function divide;
-- 1 / ufixed(a downto b) = ufixed(-b downto -a-1)
function reciprocal (
arg : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
constant one : UNRESOLVED_ufixed (0 downto 0) := "1";
begin
return divide (l => one,
r => arg,
round_style => round_style,
guard_bits => guard_bits);
end function reciprocal;
-- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a)
function reciprocal (
arg : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
constant one : UNRESOLVED_sfixed (1 downto 0) := "01"; -- extra bit.
variable resultx : UNRESOLVED_sfixed (-mine(arg'low, arg'low)+2 downto -arg'high);
begin
if (arg'length < 1 or resultx'length < 1) then
return NASF;
else
resultx := divide (l => one,
r => arg,
round_style => round_style,
guard_bits => guard_bits);
return resultx (resultx'high-1 downto resultx'low); -- remove extra bit
end if;
end function reciprocal;
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b,d))
function "rem" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return remainder (l, r);
end function "rem";
-- remainder
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (min(a,c) downto min(b,d))
function "rem" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return remainder (l, r);
end function "rem";
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b,d))
function remainder (
l, r : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (minimum(l'high, r'high) downto
mine(l'low, r'low));
variable lresize : UNRESOLVED_ufixed (maximum(l'high, r'low) downto
mins(r'low, r'low)-guard_bits);
variable rresize : UNRESOLVED_ufixed (r'high downto r'low-guard_bits);
variable dresult : UNRESOLVED_ufixed (rresize'range);
variable lslv : UNSIGNED (lresize'length-1 downto 0);
variable rslv : UNSIGNED (rresize'length-1 downto 0);
variable result_slv : UNSIGNED (rslv'range);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NAUF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_uns (lresize);
rresize := resize (arg => r,
left_index => rresize'high,
right_index => rresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
rslv := to_uns (rresize);
if (rslv = 0) then
report fixed_pkg'instance_name
& "remainder(ufixed) Division by zero" severity error;
result := saturate (result'high, result'low); -- saturate
else
if (r'low <= l'high) then
result_slv := lslv rem rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- can't overflow
round_style => round_style);
end if;
if l'low < r'low then
result(mins(r'low-1, l'high) downto l'low) :=
cleanvec(l(mins(r'low-1, l'high) downto l'low));
end if;
end if;
return result;
end function remainder;
-- remainder
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (min(a,c) downto min(b,d))
function remainder (
l, r : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable l_abs : UNRESOLVED_ufixed (l'range);
variable r_abs : UNRESOLVED_ufixed (r'range);
variable result : UNRESOLVED_sfixed (minimum(r'high, l'high) downto
mine(r'low, l'low));
variable neg_result : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto
mins(r'low, l'low));
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
l_abs := to_ufixed (l);
r_abs := to_ufixed (r);
result := UNRESOLVED_sfixed (remainder (
l => l_abs,
r => r_abs,
round_style => round_style));
neg_result := -result;
if l(l'high) = '1' then
result := neg_result(result'range);
end if;
return result;
end function remainder;
-- modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b, d))
function "mod" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return modulo (l, r);
end function "mod";
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto min(b, d))
function "mod" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return modulo(l, r);
end function "mod";
-- modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b, d))
function modulo (
l, r : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
begin
return remainder(l => l,
r => r,
round_style => round_style,
guard_bits => guard_bits);
end function modulo;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto min(b, d))
function modulo (
l, r : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable l_abs : UNRESOLVED_ufixed (l'range);
variable r_abs : UNRESOLVED_ufixed (r'range);
variable result : UNRESOLVED_sfixed (r'high downto
mine(r'low, l'low));
variable dresult : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto
mins(r'low, l'low));
variable dresult_not_zero : BOOLEAN;
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
l_abs := to_ufixed (l);
r_abs := to_ufixed (r);
dresult := "0" & UNRESOLVED_sfixed(remainder (l => l_abs,
r => r_abs,
round_style => round_style));
if (to_s(dresult) = 0) then
dresult_not_zero := false;
else
dresult_not_zero := true;
end if;
if to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '0'
and dresult_not_zero then
result := resize (arg => r - dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
elsif to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '1' then
result := resize (arg => -dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
elsif to_x01(l(l'high)) = '0' and to_x01(r(r'high)) = '1'
and dresult_not_zero then
result := resize (arg => dresult + r,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
else
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
end if;
return result;
end function modulo;
-- Procedure for those who need an "accumulator" function
procedure add_carry (
L, R : in UNRESOLVED_ufixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_ufixed;
c_out : out STD_ULOGIC) is
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
variable cx : UNSIGNED (0 downto 0); -- Carry in
begin
if (l'length < 1 or r'length < 1) then
result := NAUF;
c_out := '0';
else
cx (0) := c_in;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv + rslv + cx;
c_out := result_slv(left_index);
result := to_fixed(result_slv (left_index-right_index-1 downto 0),
left_index-1, right_index);
end if;
end procedure add_carry;
procedure add_carry (
L, R : in UNRESOLVED_sfixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_sfixed;
c_out : out STD_ULOGIC) is
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index
downto 0);
variable result_slv : SIGNED (left_index-right_index
downto 0);
variable cx : SIGNED (1 downto 0); -- Carry in
begin
if (l'length < 1 or r'length < 1) then
result := NASF;
c_out := '0';
else
cx (1) := '0';
cx (0) := c_in;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv + rslv + cx;
c_out := result_slv(left_index);
result := to_fixed(result_slv (left_index-right_index-1 downto 0),
left_index-1, right_index);
end if;
end procedure add_carry;
-- Scales the result by a power of 2. Width of input = width of output with
-- the decimal point moved.
function scalb (y : UNRESOLVED_ufixed; N : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (y'high+N downto y'low+N);
begin
if y'length < 1 then
return NAUF;
else
result := y;
return result;
end if;
end function scalb;
function scalb (y : UNRESOLVED_ufixed; N : SIGNED)
return UNRESOLVED_ufixed is
begin
return scalb (y => y,
N => to_integer(N));
end function scalb;
function scalb (y : UNRESOLVED_sfixed; N : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (y'high+N downto y'low+N);
begin
if y'length < 1 then
return NASF;
else
result := y;
return result;
end if;
end function scalb;
function scalb (y : UNRESOLVED_sfixed; N : SIGNED)
return UNRESOLVED_sfixed is
begin
return scalb (y => y,
N => to_integer(N));
end function scalb;
function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN is
begin
if to_X01(arg(arg'high)) = '1' then
return true;
else
return false;
end if;
end function Is_Negative;
function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'reverse_range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'high+1; -- return out of bounds 'high
end function find_rightmost;
function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'low-1; -- return out of bounds 'low
end function find_leftmost;
function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'reverse_range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'high+1; -- return out of bounds 'high
end function find_rightmost;
function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'low-1; -- return out of bounds 'low
end function find_leftmost;
function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sll";
function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "srl";
function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv rol COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "rol";
function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv ror COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "ror";
function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
-- Arithmetic shift on an unsigned is a logical shift
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sla";
function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
-- Arithmetic shift on an unsigned is a logical shift
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sra";
function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sll";
function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "srl";
function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv rol COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "rol";
function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv ror COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "ror";
function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
if COUNT > 0 then
-- Arithmetic shift left on a 2's complement number is a logic shift
argslv := argslv sll COUNT;
else
argslv := argslv sra -COUNT;
end if;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sla";
function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
if COUNT > 0 then
argslv := argslv sra COUNT;
else
-- Arithmetic shift left on a 2's complement number is a logic shift
argslv := argslv sll -COUNT;
end if;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sra";
-- Because some people want the older functions.
function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed is
begin
if (ARG'length < 1) then
return NAUF;
end if;
return ARG sla COUNT;
end function SHIFT_LEFT;
function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed is
begin
if (ARG'length < 1) then
return NAUF;
end if;
return ARG sra COUNT;
end function SHIFT_RIGHT;
function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed is
begin
if (ARG'length < 1) then
return NASF;
end if;
return ARG sla COUNT;
end function SHIFT_LEFT;
function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed is
begin
if (ARG'length < 1) then
return NASF;
end if;
return ARG sra COUNT;
end function SHIFT_RIGHT;
----------------------------------------------------------------------------
-- logical functions
----------------------------------------------------------------------------
function "not" (L : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
RESULT := not to_sulv(L);
return to_ufixed(RESULT, L'high, L'low);
end function "not";
function "and" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) and to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """and"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "and";
function "or" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) or to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """or"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "or";
function "nand" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nand to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nand"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "nand";
function "nor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "nor";
function "xor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "xor";
function "xnor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xnor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xnor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "xnor";
function "not" (L : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
RESULT := not to_sulv(L);
return to_sfixed(RESULT, L'high, L'low);
end function "not";
function "and" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) and to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """and"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "and";
function "or" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) or to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """or"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "or";
function "nand" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nand to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nand"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "nand";
function "nor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "nor";
function "xor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "xor";
function "xnor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xnor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xnor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "xnor";
-- Vector and std_ulogic functions, same as functions in numeric_std
function "and" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L and R(i);
end loop;
return result;
end function "and";
function "and" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) and R;
end loop;
return result;
end function "and";
function "or" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L or R(i);
end loop;
return result;
end function "or";
function "or" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) or R;
end loop;
return result;
end function "or";
function "nand" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L nand R(i);
end loop;
return result;
end function "nand";
function "nand" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nand R;
end loop;
return result;
end function "nand";
function "nor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L nor R(i);
end loop;
return result;
end function "nor";
function "nor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nor R;
end loop;
return result;
end function "nor";
function "xor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L xor R(i);
end loop;
return result;
end function "xor";
function "xor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xor R;
end loop;
return result;
end function "xor";
function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L xnor R(i);
end loop;
return result;
end function "xnor";
function "xnor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xnor R;
end loop;
return result;
end function "xnor";
function "and" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L and R(i);
end loop;
return result;
end function "and";
function "and" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) and R;
end loop;
return result;
end function "and";
function "or" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L or R(i);
end loop;
return result;
end function "or";
function "or" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) or R;
end loop;
return result;
end function "or";
function "nand" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L nand R(i);
end loop;
return result;
end function "nand";
function "nand" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nand R;
end loop;
return result;
end function "nand";
function "nor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L nor R(i);
end loop;
return result;
end function "nor";
function "nor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nor R;
end loop;
return result;
end function "nor";
function "xor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L xor R(i);
end loop;
return result;
end function "xor";
function "xor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xor R;
end loop;
return result;
end function "xor";
function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L xnor R(i);
end loop;
return result;
end function "xnor";
function "xnor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xnor R;
end loop;
return result;
end function "xnor";
-- Reduction operator_reduces
function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return and_reduce (to_sulv(l));
end function and_reduce;
function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return nand_reduce (to_sulv(l));
end function nand_reduce;
function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return or_reduce (to_sulv(l));
end function or_reduce;
function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return nor_reduce (to_sulv(l));
end function nor_reduce;
function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return xor_reduce (to_sulv(l));
end function xor_reduce;
function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return xnor_reduce (to_sulv(l));
end function xnor_reduce;
function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return and_reduce (to_sulv(l));
end function and_reduce;
function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return nand_reduce (to_sulv(l));
end function nand_reduce;
function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return or_reduce (to_sulv(l));
end function or_reduce;
function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return nor_reduce (to_sulv(l));
end function nor_reduce;
function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return xor_reduce (to_sulv(l));
end function xor_reduce;
function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return xnor_reduce (to_sulv(l));
end function xnor_reduce;
-- End reduction operator_reduces
function \?=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?=\ (lslv, rslv);
end if;
end function \?=\;
function \?/=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?/=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?/="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?/=\ (lslv, rslv);
end if;
end function \?/=\;
function \?>\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?>
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?>\ (lslv, rslv);
end if;
end function \?>\;
function \?>=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?>=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?>=\ (lslv, rslv);
end if;
end function \?>=\;
function \?<\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?<
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?<\ (lslv, rslv);
end if;
end function \?<\;
function \?<=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?<=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?<=\ (lslv, rslv);
end if;
end function \?<=\;
function \?=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?=\ (lslv, rslv);
end if;
end function \?=\;
function \?/=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?/=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?/="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?/=\ (lslv, rslv);
end if;
end function \?/=\;
function \?>\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?>
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?>\ (lslv, rslv);
end if;
end function \?>\;
function \?>=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?>=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?>=\ (lslv, rslv);
end if;
end function \?>=\;
function \?<\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?<
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?<\ (lslv, rslv);
end if;
end function \?<\;
function \?<=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?<=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?<=\ (lslv, rslv);
end if;
end function \?<=\;
-- Match function, similar to "std_match" from numeric_std
function std_match (L, R : UNRESOLVED_ufixed) return BOOLEAN is
begin
if (L'high = R'high and L'low = R'low) then
return std_match(to_sulv(L), to_sulv(R));
else
assert NO_WARNING
report fixed_pkg'instance_name
& "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE"
severity warning;
return false;
end if;
end function std_match;
function std_match (L, R : UNRESOLVED_sfixed) return BOOLEAN is
begin
if (L'high = R'high and L'low = R'low) then
return std_match(to_sulv(L), to_sulv(R));
else
assert NO_WARNING
report fixed_pkg'instance_name
& "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE"
severity warning;
return false;
end if;
end function std_match;
-- compare functions
function "=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv = rslv;
end function "=";
function "=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv = rslv;
end function "=";
function "/=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": null argument detected, returning TRUE"
severity warning;
return true;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": metavalue detected, returning TRUE"
severity warning;
return true;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv /= rslv;
end function "/=";
function "/=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": null argument detected, returning TRUE"
severity warning;
return true;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": metavalue detected, returning TRUE"
severity warning;
return true;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv /= rslv;
end function "/=";
function ">" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv > rslv;
end function ">";
function ">" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv > rslv;
end function ">";
function "<" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv < rslv;
end function "<";
function "<" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv < rslv;
end function "<";
function ">=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv >= rslv;
end function ">=";
function ">=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv >= rslv;
end function ">=";
function "<=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv <= rslv;
end function "<=";
function "<=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv <= rslv;
end function "<=";
-- overloads of the default maximum and minimum functions
function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return lresize;
else return rresize;
end if;
end function maximum;
function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return lresize;
else return rresize;
end if;
end function maximum;
function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return rresize;
else return lresize;
end if;
end function minimum;
function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return rresize;
else return lresize;
end if;
end function minimum;
function to_ufixed (
arg : NATURAL; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_ufixed (left_index downto fw);
variable sresult : UNRESOLVED_ufixed (left_index downto 0) :=
(others => '0'); -- integer portion
variable argx : NATURAL; -- internal version of arg
begin
if (result'length < 1) then
return NAUF;
end if;
if arg /= 0 then
argx := arg;
for I in 0 to sresult'left loop
if (argx mod 2) = 0 then
sresult(I) := '0';
else
sresult(I) := '1';
end if;
argx := argx/2;
end loop;
if argx /= 0 then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_UFIXED(NATURAL): vector truncated"
severity warning;
if overflow_style = fixed_saturate then
return saturate (left_index, right_index);
end if;
end if;
result := resize (arg => sresult,
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
else
result := (others => '0');
end if;
return result;
end function to_ufixed;
function to_sfixed (
arg : INTEGER; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_sfixed (left_index downto fw);
variable sresult : UNRESOLVED_sfixed (left_index downto 0) :=
(others => '0'); -- integer portion
variable argx : INTEGER; -- internal version of arg
variable sign : STD_ULOGIC; -- sign of input
begin
if (result'length < 1) then -- null range
return NASF;
end if;
if arg /= 0 then
if (arg < 0) then
sign := '1';
argx := -(arg + 1);
else
sign := '0';
argx := arg;
end if;
for I in 0 to sresult'left loop
if (argx mod 2) = 0 then
sresult(I) := sign;
else
sresult(I) := not sign;
end if;
argx := argx/2;
end loop;
if argx /= 0 or left_index < 0 or sign /= sresult(sresult'left) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_SFIXED(INTEGER): vector truncated"
severity warning;
if overflow_style = fixed_saturate then -- saturate
if arg < 0 then
result := not saturate (result'high, result'low); -- underflow
else
result := saturate (result'high, result'low); -- overflow
end if;
return result;
end if;
end if;
result := resize (arg => sresult,
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
else
result := (others => '0');
end if;
return result;
end function to_sfixed;
function to_ufixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_ufixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_ufixed (left_index downto fw) :=
(others => '0');
variable Xresult : UNRESOLVED_ufixed (left_index downto
fw-guard_bits) :=
(others => '0');
variable presult : REAL;
-- variable overflow_needed : BOOLEAN;
begin
-- If negative or null range, return.
if (left_index < fw) then
return NAUF;
end if;
if (arg < 0.0) then
report fixed_pkg'instance_name
& "TO_UFIXED: Negative argument passed "
& REAL'image(arg) severity error;
return result;
end if;
presult := arg;
if presult >= (2.0**(left_index+1)) then
assert NO_WARNING report fixed_pkg'instance_name
& "TO_UFIXED(REAL): vector truncated"
severity warning;
if overflow_style = fixed_wrap then
presult := presult mod (2.0**(left_index+1)); -- wrap
else
return saturate (result'high, result'low);
end if;
end if;
for i in Xresult'range loop
if presult >= 2.0**i then
Xresult(i) := '1';
presult := presult - 2.0**i;
else
Xresult(i) := '0';
end if;
end loop;
if guard_bits > 0 and round_style = fixed_round then
result := round_fixed (arg => Xresult (left_index
downto right_index),
remainder => Xresult (right_index-1 downto
right_index-guard_bits),
overflow_style => overflow_style);
else
result := Xresult (result'range);
end if;
return result;
end function to_ufixed;
function to_sfixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_sfixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_sfixed (left_index downto fw) :=
(others => '0');
variable Xresult : UNRESOLVED_sfixed (left_index+1 downto fw-guard_bits) :=
(others => '0');
variable presult : REAL;
begin
if (left_index < fw) then -- null range
return NASF;
end if;
if (arg >= (2.0**left_index) or arg < -(2.0**left_index)) then
assert NO_WARNING report fixed_pkg'instance_name
& "TO_SFIXED(REAL): vector truncated"
severity warning;
if overflow_style = fixed_saturate then
if arg < 0.0 then -- saturate
result := not saturate (result'high, result'low); -- underflow
else
result := saturate (result'high, result'low); -- overflow
end if;
return result;
else
presult := abs(arg) mod (2.0**(left_index+1)); -- wrap
end if;
else
presult := abs(arg);
end if;
for i in Xresult'range loop
if presult >= 2.0**i then
Xresult(i) := '1';
presult := presult - 2.0**i;
else
Xresult(i) := '0';
end if;
end loop;
if arg < 0.0 then
Xresult := to_fixed(-to_s(Xresult), Xresult'high, Xresult'low);
end if;
if guard_bits > 0 and round_style = fixed_round then
result := round_fixed (arg => Xresult (left_index
downto right_index),
remainder => Xresult (right_index-1 downto
right_index-guard_bits),
overflow_style => overflow_style);
else
result := Xresult (result'range);
end if;
return result;
end function to_sfixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG;
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin
if arg'length < 1 or (left_index < right_index) then
return NAUF;
end if;
result := resize (arg => UNRESOLVED_ufixed (XARG),
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
return result;
end function to_ufixed;
-- converted version
function to_ufixed (
arg : UNSIGNED) -- unsigned
return UNRESOLVED_ufixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG;
begin
if arg'length < 1 then
return NAUF;
end if;
return UNRESOLVED_ufixed(xarg);
end function to_ufixed;
function to_sfixed (
arg : SIGNED; -- signed
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : SIGNED(ARG_LEFT downto 0) is ARG;
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if arg'length < 1 or (left_index < right_index) then
return NASF;
end if;
result := resize (arg => UNRESOLVED_sfixed (XARG),
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
return result;
end function to_sfixed;
-- converted version
function to_sfixed (
arg : SIGNED) -- signed
return UNRESOLVED_sfixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : SIGNED(ARG_LEFT downto 0) is ARG;
begin
if arg'length < 1 then
return NASF;
end if;
return UNRESOLVED_sfixed(xarg);
end function to_sfixed;
function to_sfixed (arg : UNRESOLVED_ufixed) return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (arg'high+1 downto arg'low);
begin
if arg'length < 1 then
return NASF;
end if;
result (arg'high downto arg'low) := UNRESOLVED_sfixed(cleanvec(arg));
result (arg'high+1) := '0';
return result;
end function to_sfixed;
-- Because of the fairly complicated sizing rules in the fixed point
-- packages these functions are provided to compute the result ranges
-- Example:
-- signal uf1 : ufixed (3 downto -3);
-- signal uf2 : ufixed (4 downto -2);
-- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto
-- ufixed_low (3, -3, '*', 4, -2));
-- uf1multuf2 <= uf1 * uf2;
-- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod),
-- '1' (reciprocal), 'A', 'a' (abs), 'N', 'n' (-sfixed)
function ufixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return maximum (left_index, left_index2) + 1;
when '*' => return left_index + left_index2 + 1;
when '/' => return left_index - right_index2;
when '1' => return -right_index; -- reciprocal
when 'R'|'r' => return mins (left_index, left_index2); -- "rem"
when 'M'|'m' => return mins (left_index, left_index2); -- "mod"
when others => return left_index; -- For abs and default
end case;
end function ufixed_high;
function ufixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return mins (right_index, right_index2);
when '*' => return right_index + right_index2;
when '/' => return right_index - left_index2 - 1;
when '1' => return -left_index - 1; -- reciprocal
when 'R'|'r' => return mins (right_index, right_index2); -- "rem"
when 'M'|'m' => return mins (right_index, right_index2); -- "mod"
when others => return right_index; -- for abs and default
end case;
end function ufixed_low;
function sfixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return maximum (left_index, left_index2) + 1;
when '*' => return left_index + left_index2 + 1;
when '/' => return left_index - right_index2 + 1;
when '1' => return -right_index + 1; -- reciprocal
when 'R'|'r' => return mins (left_index, left_index2); -- "rem"
when 'M'|'m' => return left_index2; -- "mod"
when 'A'|'a' => return left_index + 1; -- "abs"
when 'N'|'n' => return left_index + 1; -- -sfixed
when others => return left_index;
end case;
end function sfixed_high;
function sfixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return mins (right_index, right_index2);
when '*' => return right_index + right_index2;
when '/' => return right_index - left_index2;
when '1' => return -left_index; -- reciprocal
when 'R'|'r' => return mins (right_index, right_index2); -- "rem"
when 'M'|'m' => return mins (right_index, right_index2); -- "mod"
when others => return right_index; -- default for abs, neg and default
end case;
end function sfixed_low;
-- Same as above, but using the "size_res" input only for their ranges:
-- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto
-- ufixed_low (uf1, '*', uf2));
-- uf1multuf2 <= uf1 * uf2;
function ufixed_high (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER is
begin
return ufixed_high (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function ufixed_high;
function ufixed_low (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER is
begin
return ufixed_low (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function ufixed_low;
function sfixed_high (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER is
begin
return sfixed_high (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function sfixed_high;
function sfixed_low (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER is
begin
return sfixed_low (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function sfixed_low;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
constant sat : UNRESOLVED_ufixed (left_index downto right_index) :=
(others => '1');
begin
return sat;
end function saturate;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable sat : UNRESOLVED_sfixed (left_index downto right_index) :=
(others => '1');
begin
-- saturate positive, to saturate negative, just do "not saturate()"
sat (left_index) := '0';
return sat;
end function saturate;
function saturate (
size_res : UNRESOLVED_ufixed) -- only the size of this is used
return UNRESOLVED_ufixed is
begin
return saturate (size_res'high, size_res'low);
end function saturate;
function saturate (
size_res : UNRESOLVED_sfixed) -- only the size of this is used
return UNRESOLVED_sfixed is
begin
return saturate (size_res'high, size_res'low);
end function saturate;
-- As a concession to those who use a graphical DSP environment,
-- these functions take parameters in those tools format and create
-- fixed point numbers. These functions are designed to convert from
-- a std_logic_vector to the VHDL fixed point format using the conventions
-- of these packages. In a pure VHDL environment you should use the
-- "to_ufixed" and "to_sfixed" routines.
-- Unsigned fixed point
function to_UFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (width-fraction-1 downto -fraction);
begin
if (arg'length /= result'length) then
report fixed_pkg'instance_name
& "TO_UFIX (STD_ULOGIC_VECTOR) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NAUF;
else
result := to_ufixed (arg, result'high, result'low);
return result;
end if;
end function to_UFix;
-- signed fixed point
function to_SFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (width-fraction-1 downto -fraction);
begin
if (arg'length /= result'length) then
report fixed_pkg'instance_name
& "TO_SFIX (STD_ULOGIC_VECTOR) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NASF;
else
result := to_sfixed (arg, result'high, result'low);
return result;
end if;
end function to_SFix;
-- finding the bounds of a number. These functions can be used like this:
-- signal xxx : ufixed (7 downto -3);
-- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))"
-- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3)
-- downto UFix_low(11, 3, "+", 11, 3));
-- Where "11" is the width of xxx (xxx'length),
-- and 3 is the lower bound (abs (xxx'low))
-- In a pure VHDL environment use "ufixed_high" and "ufixed_low"
function ufix_high (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return ufixed_high (left_index => width - 1 - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - 1 - fraction2,
right_index2 => -fraction2);
end function ufix_high;
function ufix_low (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return ufixed_low (left_index => width - 1 - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - 1 - fraction2,
right_index2 => -fraction2);
end function ufix_low;
function sfix_high (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return sfixed_high (left_index => width - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - fraction2,
right_index2 => -fraction2);
end function sfix_high;
function sfix_low (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return sfixed_low (left_index => width - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - fraction2,
right_index2 => -fraction2);
end function sfix_low;
function to_unsigned (
arg : UNRESOLVED_ufixed; -- ufixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED is
begin
return to_uns(resize (arg => arg,
left_index => size-1,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
end function to_unsigned;
function to_unsigned (
arg : UNRESOLVED_ufixed; -- ufixed point input
size_res : UNSIGNED; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED is
begin
return to_unsigned (arg => arg,
size => size_res'length,
round_style => round_style,
overflow_style => overflow_style);
end function to_unsigned;
function to_signed (
arg : UNRESOLVED_sfixed; -- sfixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED is
begin
return to_s(resize (arg => arg,
left_index => size-1,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
end function to_signed;
function to_signed (
arg : UNRESOLVED_sfixed; -- sfixed point input
size_res : SIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED is
begin
return to_signed (arg => arg,
size => size_res'length,
round_style => round_style,
overflow_style => overflow_style);
end function to_signed;
function to_real (
arg : UNRESOLVED_ufixed) -- ufixed point input
return REAL is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable result : REAL; -- result
variable arg_int : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (arg'length < 1) then
return 0.0;
end if;
arg_int := to_x01(cleanvec(arg));
if (Is_X(arg_int)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_REAL (ufixed): metavalue detected, returning 0.0"
severity warning;
return 0.0;
end if;
result := 0.0;
for i in arg_int'range loop
if (arg_int(i) = '1') then
result := result + (2.0**i);
end if;
end loop;
return result;
end function to_real;
function to_real (
arg : UNRESOLVED_sfixed) -- ufixed point input
return REAL is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable result : REAL; -- result
variable arg_int : UNRESOLVED_sfixed (left_index downto right_index);
-- unsigned version of argument
variable arg_uns : UNRESOLVED_ufixed (left_index downto right_index);
-- absolute of argument
begin
if (arg'length < 1) then
return 0.0;
end if;
arg_int := to_x01(cleanvec(arg));
if (Is_X(arg_int)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_REAL (sfixed): metavalue detected, returning 0.0"
severity warning;
return 0.0;
end if;
arg_uns := to_ufixed (arg_int);
result := to_real (arg_uns);
if (arg_int(arg_int'high) = '1') then
result := -result;
end if;
return result;
end function to_real;
function to_integer (
arg : UNRESOLVED_ufixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return NATURAL is
constant left_index : INTEGER := arg'high;
variable arg_uns : UNSIGNED (left_index+1 downto 0)
:= (others => '0');
begin
if (arg'length < 1) then
return 0;
end if;
if (Is_X (arg)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_INTEGER (ufixed): metavalue detected, returning 0"
severity warning;
return 0;
end if;
if (left_index < -1) then
return 0;
end if;
arg_uns := to_uns(resize (arg => arg,
left_index => arg_uns'high,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
return to_integer (arg_uns);
end function to_integer;
function to_integer (
arg : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return INTEGER is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable arg_s : SIGNED (left_index+1 downto 0);
begin
if (arg'length < 1) then
return 0;
end if;
if (Is_X (arg)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_INTEGER (sfixed): metavalue detected, returning 0"
severity warning;
return 0;
end if;
if (left_index < -1) then
return 0;
end if;
arg_s := to_s(resize (arg => arg,
left_index => arg_s'high,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
return to_integer (arg_s);
end function to_integer;
function to_01 (
s : UNRESOLVED_ufixed; -- ufixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (s'range); -- result
begin
if (s'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_01(ufixed): null detected, returning NULL"
severity warning;
return NAUF;
end if;
return to_fixed (to_01(to_uns(s), XMAP), s'high, s'low);
end function to_01;
function to_01 (
s : UNRESOLVED_sfixed; -- sfixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (s'range);
begin
if (s'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_01(sfixed): null detected, returning NULL"
severity warning;
return NASF;
end if;
return to_fixed (to_01(to_s(s), XMAP), s'high, s'low);
end function to_01;
function Is_X (
arg : UNRESOLVED_ufixed)
return BOOLEAN is
variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv
begin
argslv := to_sulv(arg);
return Is_X (argslv);
end function Is_X;
function Is_X (
arg : UNRESOLVED_sfixed)
return BOOLEAN is
variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv
begin
argslv := to_sulv(arg);
return Is_X (argslv);
end function Is_X;
function To_X01 (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_X01(to_sulv(arg)), arg'high, arg'low);
end function To_X01;
function to_X01 (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_X01(to_sulv(arg)), arg'high, arg'low);
end function To_X01;
function To_X01Z (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_X01Z(to_sulv(arg)), arg'high, arg'low);
end function To_X01Z;
function to_X01Z (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_X01Z(to_sulv(arg)), arg'high, arg'low);
end function To_X01Z;
function To_UX01 (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_UX01(to_sulv(arg)), arg'high, arg'low);
end function To_UX01;
function to_UX01 (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_UX01(to_sulv(arg)), arg'high, arg'low);
end function To_UX01;
function resize (
arg : UNRESOLVED_ufixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant arghigh : INTEGER := maximum (arg'high, arg'low);
constant arglow : INTEGER := mine (arg'high, arg'low);
variable invec : UNRESOLVED_ufixed (arghigh downto arglow);
variable result : UNRESOLVED_ufixed(left_index downto right_index) :=
(others => '0');
variable needs_rounding : BOOLEAN := false;
begin -- resize
if (arg'length < 1) or (result'length < 1) then
return NAUF;
elsif (invec'length < 1) then
return result; -- string literal value
else
invec := cleanvec(arg);
if (right_index > arghigh) then -- return top zeros
needs_rounding := (round_style = fixed_round) and
(right_index = arghigh+1);
elsif (left_index < arglow) then -- return overflow
if (overflow_style = fixed_saturate) and
(or_reduce(to_sulv(invec)) = '1') then
result := saturate (result'high, result'low); -- saturate
end if;
elsif (arghigh > left_index) then
-- wrap or saturate?
if (overflow_style = fixed_saturate and
or_reduce (to_sulv(invec(arghigh downto left_index+1))) = '1')
then
result := saturate (result'high, result'low); -- saturate
else
if (arglow >= right_index) then
result (left_index downto arglow) :=
invec(left_index downto arglow);
else
result (left_index downto right_index) :=
invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
end if;
else -- arghigh <= integer width
if (arglow >= right_index) then
result (arghigh downto arglow) := invec;
else
result (arghigh downto right_index) :=
invec (arghigh downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
end if;
-- Round result
if needs_rounding then
result := round_fixed (arg => result,
remainder => invec (right_index-1
downto arglow),
overflow_style => overflow_style);
end if;
return result;
end if;
end function resize;
function resize (
arg : UNRESOLVED_sfixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant arghigh : INTEGER := maximum (arg'high, arg'low);
constant arglow : INTEGER := mine (arg'high, arg'low);
variable invec : UNRESOLVED_sfixed (arghigh downto arglow);
variable result : UNRESOLVED_sfixed(left_index downto right_index) :=
(others => '0');
variable reduced : STD_ULOGIC;
variable needs_rounding : BOOLEAN := false; -- rounding
begin -- resize
if (arg'length < 1) or (result'length < 1) then
return NASF;
elsif (invec'length < 1) then
return result; -- string literal value
else
invec := cleanvec(arg);
if (right_index > arghigh) then -- return top zeros
if (arg'low /= INTEGER'low) then -- check for a literal
result := (others => arg(arghigh)); -- sign extend
end if;
needs_rounding := (round_style = fixed_round) and
(right_index = arghigh+1);
elsif (left_index < arglow) then -- return overflow
if (overflow_style = fixed_saturate) then
reduced := or_reduce (to_sulv(invec));
if (reduced = '1') then
if (invec(arghigh) = '0') then
-- saturate POSITIVE
result := saturate (result'high, result'low);
else
-- saturate negative
result := not saturate (result'high, result'low);
end if;
-- else return 0 (input was 0)
end if;
-- else return 0 (wrap)
end if;
elsif (arghigh > left_index) then
if (invec(arghigh) = '0') then
reduced := or_reduce (to_sulv(invec(arghigh-1 downto
left_index)));
if overflow_style = fixed_saturate and reduced = '1' then
-- saturate positive
result := saturate (result'high, result'low);
else
if (right_index > arglow) then
result := invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round);
else
result (left_index downto arglow) :=
invec (left_index downto arglow);
end if;
end if;
else
reduced := and_reduce (to_sulv(invec(arghigh-1 downto
left_index)));
if overflow_style = fixed_saturate and reduced = '0' then
result := not saturate (result'high, result'low);
else
if (right_index > arglow) then
result := invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round);
else
result (left_index downto arglow) :=
invec (left_index downto arglow);
end if;
end if;
end if;
else -- arghigh <= integer width
if (arglow >= right_index) then
result (arghigh downto arglow) := invec;
else
result (arghigh downto right_index) :=
invec (arghigh downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
if (left_index > arghigh) then -- sign extend
result(left_index downto arghigh+1) := (others => invec(arghigh));
end if;
end if;
-- Round result
if (needs_rounding) then
result := round_fixed (arg => result,
remainder => invec (right_index-1
downto arglow),
overflow_style => overflow_style);
end if;
return result;
end if;
end function resize;
-- size_res functions
-- These functions compute the size from a passed variable named "size_res"
-- The only part of this variable used it it's size, it is never passed
-- to a lower level routine.
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : NATURAL; -- integer
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : INTEGER; -- integer
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : REAL; -- real
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
guard_bits => guard_bits,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : REAL; -- real
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
guard_bits => guard_bits,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : SIGNED; -- signed
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function resize (
arg : UNRESOLVED_ufixed; -- input
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'high downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := resize (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function resize;
function resize (
arg : UNRESOLVED_sfixed; -- input
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'high downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := resize (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function resize;
-- Overloaded math functions for real
function "+" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l + to_ufixed (r, l'high, l'low));
end function "+";
function "+" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) + r);
end function "+";
function "+" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l + to_sfixed (r, l'high, l'low));
end function "+";
function "+" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) + r);
end function "+";
function "-" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l - to_ufixed (r, l'high, l'low));
end function "-";
function "-" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) - r);
end function "-";
function "-" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l - to_sfixed (r, l'high, l'low));
end function "-";
function "-" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) - r);
end function "-";
function "*" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l * to_ufixed (r, l'high, l'low));
end function "*";
function "*" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) * r);
end function "*";
function "*" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l * to_sfixed (r, l'high, l'low));
end function "*";
function "*" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) * r);
end function "*";
function "/" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l / to_ufixed (r, l'high, l'low));
end function "/";
function "/" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) / r);
end function "/";
function "/" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l / to_sfixed (r, l'high, l'low));
end function "/";
function "/" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) / r);
end function "/";
function "rem" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l rem to_ufixed (r, l'high, l'low));
end function "rem";
function "rem" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) rem r);
end function "rem";
function "rem" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l rem to_sfixed (r, l'high, l'low));
end function "rem";
function "rem" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) rem r);
end function "rem";
function "mod" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l mod to_ufixed (r, l'high, l'low));
end function "mod";
function "mod" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) mod r);
end function "mod";
function "mod" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l mod to_sfixed (r, l'high, l'low));
end function "mod";
function "mod" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) mod r);
end function "mod";
-- Overloaded math functions for integers
function "+" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l + to_ufixed (r, l'high, 0));
end function "+";
function "+" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) + r);
end function "+";
function "+" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l + to_sfixed (r, l'high, 0));
end function "+";
function "+" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) + r);
end function "+";
-- Overloaded functions
function "-" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l - to_ufixed (r, l'high, 0));
end function "-";
function "-" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) - r);
end function "-";
function "-" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l - to_sfixed (r, l'high, 0));
end function "-";
function "-" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) - r);
end function "-";
-- Overloaded functions
function "*" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l * to_ufixed (r, l'high, 0));
end function "*";
function "*" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) * r);
end function "*";
function "*" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l * to_sfixed (r, l'high, 0));
end function "*";
function "*" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) * r);
end function "*";
-- Overloaded functions
function "/" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l / to_ufixed (r, l'high, 0));
end function "/";
function "/" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) / r);
end function "/";
function "/" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l / to_sfixed (r, l'high, 0));
end function "/";
function "/" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) / r);
end function "/";
function "rem" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l rem to_ufixed (r, l'high, 0));
end function "rem";
function "rem" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) rem r);
end function "rem";
function "rem" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l rem to_sfixed (r, l'high, 0));
end function "rem";
function "rem" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) rem r);
end function "rem";
function "mod" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l mod to_ufixed (r, l'high, 0));
end function "mod";
function "mod" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) mod r);
end function "mod";
function "mod" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l mod to_sfixed (r, l'high, 0));
end function "mod";
function "mod" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) mod r);
end function "mod";
-- overloaded ufixed compare functions with integer
function "=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l = to_ufixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l /= to_ufixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l >= to_ufixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l <= to_ufixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l > to_ufixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l < to_ufixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (l, to_ufixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (l, to_ufixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (l, to_ufixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (l, to_ufixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (l, to_ufixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (l, to_ufixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return maximum (l, to_ufixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return minimum (l, to_ufixed (r, l'high, l'low));
end function minimum;
-- NATURAL to ufixed
function "=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_ufixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_ufixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_ufixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_ufixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_ufixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_ufixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return maximum (to_ufixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return minimum (to_ufixed (l, r'high, r'low), r);
end function minimum;
-- overloaded ufixed compare functions with real
function "=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l = to_ufixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l /= to_ufixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l >= to_ufixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l <= to_ufixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l > to_ufixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l < to_ufixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?=\ (l, to_ufixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?/=\ (l, to_ufixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>=\ (l, to_ufixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<=\ (l, to_ufixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>\ (l, to_ufixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<\ (l, to_ufixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_ufixed;
r : REAL)
return UNRESOLVED_ufixed is
begin
return maximum (l, to_ufixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_ufixed;
r : REAL)
return UNRESOLVED_ufixed is
begin
return minimum (l, to_ufixed (r, l'high, l'low));
end function minimum;
-- real and ufixed
function "=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_ufixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_ufixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_ufixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_ufixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_ufixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_ufixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return maximum (to_ufixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return minimum (to_ufixed (l, r'high, r'low), r);
end function minimum;
-- overloaded sfixed compare functions with integer
function "=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l = to_sfixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l /= to_sfixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l >= to_sfixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l <= to_sfixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l > to_sfixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l < to_sfixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?=\ (l, to_sfixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?/=\ (l, to_sfixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?>=\ (l, to_sfixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?<=\ (l, to_sfixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?>\ (l, to_sfixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?<\ (l, to_sfixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_sfixed;
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return maximum (l, to_sfixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_sfixed;
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return minimum (l, to_sfixed (r, l'high, l'low));
end function minimum;
-- integer and sfixed
function "=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_sfixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_sfixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_sfixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_sfixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_sfixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_sfixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : INTEGER;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return maximum (to_sfixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : INTEGER;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return minimum (to_sfixed (l, r'high, r'low), r);
end function minimum;
-- overloaded sfixed compare functions with real
function "=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l = to_sfixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l /= to_sfixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l >= to_sfixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l <= to_sfixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l > to_sfixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l < to_sfixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?=\ (l, to_sfixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?/=\ (l, to_sfixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>=\ (l, to_sfixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<=\ (l, to_sfixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>\ (l, to_sfixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<\ (l, to_sfixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_sfixed;
r : REAL)
return UNRESOLVED_sfixed is
begin
return maximum (l, to_sfixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_sfixed;
r : REAL)
return UNRESOLVED_sfixed is
begin
return minimum (l, to_sfixed (r, l'high, l'low));
end function minimum;
-- REAL and sfixed
function "=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_sfixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_sfixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_sfixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_sfixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_sfixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_sfixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : REAL;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return maximum (to_sfixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : REAL;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return minimum (to_sfixed (l, r'high, r'low), r);
end function minimum;
-- rtl_synthesis off
-- pragma synthesis_off
-- copied from std_logic_textio
type MVL9plus is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-', error);
type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER;
type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC;
type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus;
constant MVL9_to_char : char_indexed_by_MVL9 := "UX01ZWLH-";
constant char_to_MVL9 : MVL9_indexed_by_char :=
('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z',
'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => 'U');
constant char_to_MVL9plus : MVL9plus_indexed_by_char :=
('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z',
'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => error);
constant NBSP : CHARACTER := CHARACTER'val(160); -- space character
constant NUS : STRING(2 to 1) := (others => ' ');
-- %%% Replicated Textio functions
procedure Char2TriBits (C : CHARACTER;
RESULT : out STD_ULOGIC_VECTOR(2 downto 0);
GOOD : out BOOLEAN;
ISSUE_ERROR : in BOOLEAN) is
begin
case c is
when '0' => result := o"0"; good := true;
when '1' => result := o"1"; good := true;
when '2' => result := o"2"; good := true;
when '3' => result := o"3"; good := true;
when '4' => result := o"4"; good := true;
when '5' => result := o"5"; good := true;
when '6' => result := o"6"; good := true;
when '7' => result := o"7"; good := true;
when 'Z' => result := "ZZZ"; good := true;
when 'X' => result := "XXX"; good := true;
when others =>
assert not ISSUE_ERROR
report fixed_pkg'instance_name
& "OREAD Error: Read a '" & c &
"', expected an Octal character (0-7)."
severity error;
result := "UUU";
good := false;
end case;
end procedure Char2TriBits;
-- Hex Read and Write procedures for STD_ULOGIC_VECTOR.
-- Modified from the original to be more forgiving.
procedure Char2QuadBits (C : CHARACTER;
RESULT : out STD_ULOGIC_VECTOR(3 downto 0);
GOOD : out BOOLEAN;
ISSUE_ERROR : in BOOLEAN) is
begin
case c is
when '0' => result := x"0"; good := true;
when '1' => result := x"1"; good := true;
when '2' => result := x"2"; good := true;
when '3' => result := x"3"; good := true;
when '4' => result := x"4"; good := true;
when '5' => result := x"5"; good := true;
when '6' => result := x"6"; good := true;
when '7' => result := x"7"; good := true;
when '8' => result := x"8"; good := true;
when '9' => result := x"9"; good := true;
when 'A' | 'a' => result := x"A"; good := true;
when 'B' | 'b' => result := x"B"; good := true;
when 'C' | 'c' => result := x"C"; good := true;
when 'D' | 'd' => result := x"D"; good := true;
when 'E' | 'e' => result := x"E"; good := true;
when 'F' | 'f' => result := x"F"; good := true;
when 'Z' => result := "ZZZZ"; good := true;
when 'X' => result := "XXXX"; good := true;
when others =>
assert not ISSUE_ERROR
report fixed_pkg'instance_name
& "HREAD Error: Read a '" & c &
"', expected a Hex character (0-F)."
severity error;
result := "UUUU";
good := false;
end case;
end procedure Char2QuadBits;
-- purpose: Skips white space
procedure skip_whitespace (
L : inout LINE) is
variable readOk : BOOLEAN;
variable c : CHARACTER;
begin
while L /= null and L.all'length /= 0 loop
if (L.all(1) = ' ' or L.all(1) = NBSP or L.all(1) = HT) then
read (l, c, readOk);
else
exit;
end if;
end loop;
end procedure skip_whitespace;
function to_ostring (value : STD_ULOGIC_VECTOR) return STRING is
constant ne : INTEGER := (value'length+2)/3;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - value'length) - 1);
variable ivalue : STD_ULOGIC_VECTOR(0 to ne*3 - 1);
variable result : STRING(1 to ne);
variable tri : STD_ULOGIC_VECTOR(0 to 2);
begin
if value'length < 1 then
return NUS;
else
if value (value'left) = 'Z' then
pad := (others => 'Z');
else
pad := (others => '0');
end if;
ivalue := pad & value;
for i in 0 to ne-1 loop
tri := To_X01Z(ivalue(3*i to 3*i+2));
case tri is
when o"0" => result(i+1) := '0';
when o"1" => result(i+1) := '1';
when o"2" => result(i+1) := '2';
when o"3" => result(i+1) := '3';
when o"4" => result(i+1) := '4';
when o"5" => result(i+1) := '5';
when o"6" => result(i+1) := '6';
when o"7" => result(i+1) := '7';
when "ZZZ" => result(i+1) := 'Z';
when others => result(i+1) := 'X';
end case;
end loop;
return result;
end if;
end function to_ostring;
-------------------------------------------------------------------
function to_hstring (value : STD_ULOGIC_VECTOR) return STRING is
constant ne : INTEGER := (value'length+3)/4;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - value'length) - 1);
variable ivalue : STD_ULOGIC_VECTOR(0 to ne*4 - 1);
variable result : STRING(1 to ne);
variable quad : STD_ULOGIC_VECTOR(0 to 3);
begin
if value'length < 1 then
return NUS;
else
if value (value'left) = 'Z' then
pad := (others => 'Z');
else
pad := (others => '0');
end if;
ivalue := pad & value;
for i in 0 to ne-1 loop
quad := To_X01Z(ivalue(4*i to 4*i+3));
case quad is
when x"0" => result(i+1) := '0';
when x"1" => result(i+1) := '1';
when x"2" => result(i+1) := '2';
when x"3" => result(i+1) := '3';
when x"4" => result(i+1) := '4';
when x"5" => result(i+1) := '5';
when x"6" => result(i+1) := '6';
when x"7" => result(i+1) := '7';
when x"8" => result(i+1) := '8';
when x"9" => result(i+1) := '9';
when x"A" => result(i+1) := 'A';
when x"B" => result(i+1) := 'B';
when x"C" => result(i+1) := 'C';
when x"D" => result(i+1) := 'D';
when x"E" => result(i+1) := 'E';
when x"F" => result(i+1) := 'F';
when "ZZZZ" => result(i+1) := 'Z';
when others => result(i+1) := 'X';
end case;
end loop;
return result;
end if;
end function to_hstring;
-- %%% END replicated textio functions
-- purpose: writes fixed point into a line
procedure write (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
variable s : STRING(1 to value'length +1) := (others => ' ');
variable sindx : INTEGER;
begin -- function write Example: 0011.1100
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
write(l, s, justified, field);
end procedure write;
-- purpose: writes fixed point into a line
procedure write (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
variable s : STRING(1 to value'length +1);
variable sindx : INTEGER;
begin -- function write Example: 0011.1100
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
write(l, s, justified, field);
end procedure write;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
-- Possible data: 00000.0000000
-- 000000000000
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable i : INTEGER; -- index variable
variable mv : ufixed (VALUE'range);
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then -- non Null input string
read (l, c, readOk);
i := value'high;
while i >= VALUE'low loop
if readOk = false then -- Bail out if there was a bad read
report fixed_pkg'instance_name & "READ(ufixed) "
& "End of string encountered"
severity error;
return;
elsif c = '_' then
if i = value'high then
report fixed_pkg'instance_name & "READ(ufixed) "
& "String begins with an ""_""" severity error;
return;
elsif lastu then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Two underscores detected in input string ""__"""
severity error;
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Two binary points found in input string" severity error;
return;
elsif i /= -1 then -- Seperator in the wrong spot
report fixed_pkg'instance_name & "READ(ufixed) "
& "Decimal point does not match number format "
severity error;
return;
end if;
founddot := true;
lastu := false;
elsif c = ' ' or c = NBSP or c = HT then -- reading done.
report fixed_pkg'instance_name & "READ(ufixed) "
& "Short read, Space encounted in input string"
severity error;
return;
elsif char_to_MVL9plus(c) = error then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Character '" &
c & "' read, expected STD_ULOGIC literal."
severity error;
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
-- Possible data: 00000.0000000
-- 000000000000
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable mv : ufixed (VALUE'range);
variable i : INTEGER; -- index variable
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then
read (l, c, readOk);
i := value'high;
GOOD := false;
while i >= VALUE'low loop
if not readOk then -- Bail out if there was a bad read
return;
elsif c = '_' then
if i = value'high then -- Begins with an "_"
return;
elsif lastu then -- "__" detected
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
return;
elsif i /= -1 then -- Seperator in the wrong spot
return;
end if;
founddot := true;
lastu := false;
elsif (char_to_MVL9plus(c) = error) then -- Illegal character/short read
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then -- reading done
GOOD := true;
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
else
GOOD := true; -- read into a null array
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable i : INTEGER; -- index variable
variable mv : sfixed (VALUE'range);
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then -- non Null input string
read (l, c, readOk);
i := value'high;
while i >= VALUE'low loop
if readOk = false then -- Bail out if there was a bad read
report fixed_pkg'instance_name & "READ(sfixed) "
& "End of string encountered"
severity error;
return;
elsif c = '_' then
if i = value'high then
report fixed_pkg'instance_name & "READ(sfixed) "
& "String begins with an ""_""" severity error;
return;
elsif lastu then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Two underscores detected in input string ""__"""
severity error;
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Two binary points found in input string" severity error;
return;
elsif i /= -1 then -- Seperator in the wrong spot
report fixed_pkg'instance_name & "READ(sfixed) "
& "Decimal point does not match number format "
severity error;
return;
end if;
founddot := true;
lastu := false;
elsif c = ' ' or c = NBSP or c = HT then -- reading done.
report fixed_pkg'instance_name & "READ(sfixed) "
& "Short read, Space encounted in input string"
severity error;
return;
elsif char_to_MVL9plus(c) = error then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Character '" &
c & "' read, expected STD_ULOGIC literal."
severity error;
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
variable value_ufixed : UNRESOLVED_ufixed (VALUE'range);
begin -- READ
READ (L => L, VALUE => value_ufixed, GOOD => GOOD);
VALUE := UNRESOLVED_sfixed (value_ufixed);
end procedure READ;
-- octal read and write
procedure owrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_ostring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure owrite;
procedure owrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_ostring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure owrite;
-- purpose: Routines common to the OREAD routines
procedure OREAD_common (
L : inout LINE;
slv : out STD_ULOGIC_VECTOR;
igood : out BOOLEAN;
idex : out INTEGER;
constant bpoint : in INTEGER; -- binary point
constant message : in BOOLEAN;
constant smath : in BOOLEAN) is
-- purpose: error message routine
procedure errmes (
constant mess : in STRING) is -- error message
begin
if message then
if smath then
report fixed_pkg'instance_name
& "OREAD(sfixed) "
& mess
severity error;
else
report fixed_pkg'instance_name
& "OREAD(ufixed) "
& mess
severity error;
end if;
end if;
end procedure errmes;
variable xgood : BOOLEAN;
variable nybble : STD_ULOGIC_VECTOR (2 downto 0); -- 3 bits
variable c : CHARACTER;
variable i : INTEGER;
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a dot.
begin
Skip_whitespace (L);
if slv'length > 0 then
i := slv'high;
read (l, c, xgood);
while i > 0 loop
if xgood = false then
errmes ("Error: end of string encountered");
exit;
elsif c = '_' then
if i = slv'length then
errmes ("Error: String begins with an ""_""");
xgood := false;
exit;
elsif lastu then
errmes ("Error: Two underscores detected in input string ""__""");
xgood := false;
exit;
else
lastu := true;
end if;
elsif (c = '.') then
if (i + 1 /= bpoint) then
errmes ("encountered ""."" at wrong index");
xgood := false;
exit;
elsif i = slv'length then
errmes ("encounted a ""."" at the beginning of the line");
xgood := false;
exit;
elsif founddot then
errmes ("Two ""."" encounted in input string");
xgood := false;
exit;
end if;
founddot := true;
lastu := false;
else
Char2triBits(c, nybble, xgood, message);
if not xgood then
exit;
end if;
slv (i downto i-2) := nybble;
i := i - 3;
lastu := false;
end if;
if i > 0 then
read (L, c, xgood);
end if;
end loop;
idex := i;
igood := xgood;
else
igood := true; -- read into a null array
idex := -1;
end if;
end procedure OREAD_common;
-- Note that for Octal and Hex read, you can not start with a ".",
-- the read is for numbers formatted "A.BC". These routines go to
-- the nearest bounds, so "F.E" will fit into an sfixed (2 downto -3).
procedure OREAD (L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => false);
if igood then -- We did not get another error
if not ((i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
report fixed_pkg'instance_name
& "OREAD(ufixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "OREAD(ufixed): Vector truncated"
severity warning;
end if;
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if (igood and -- We did not get another error
(i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => true);
if igood then -- We did not get another error
if not ((i = -1) and -- We read everything
((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
report fixed_pkg'instance_name
& "OREAD(sfixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "OREAD(sfixed): Vector truncated"
severity warning;
end if;
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => true);
if (igood -- We did not get another error
and (i = -1) -- We read everything
and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure OREAD;
-- hex read and write
procedure hwrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_hstring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure hwrite;
-- purpose: writes fixed point into a line
procedure hwrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_hstring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure hwrite;
-- purpose: Routines common to the OREAD routines
procedure HREAD_common (
L : inout LINE;
slv : out STD_ULOGIC_VECTOR;
igood : out BOOLEAN;
idex : out INTEGER;
constant bpoint : in INTEGER; -- binary point
constant message : in BOOLEAN;
constant smath : in BOOLEAN) is
-- purpose: error message routine
procedure errmes (
constant mess : in STRING) is -- error message
begin
if message then
if smath then
report fixed_pkg'instance_name
& "HREAD(sfixed) "
& mess
severity error;
else
report fixed_pkg'instance_name
& "HREAD(ufixed) "
& mess
severity error;
end if;
end if;
end procedure errmes;
variable xgood : BOOLEAN;
variable nybble : STD_ULOGIC_VECTOR (3 downto 0); -- 4 bits
variable c : CHARACTER;
variable i : INTEGER;
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a dot.
begin
Skip_whitespace (L);
if slv'length > 0 then
i := slv'high;
read (l, c, xgood);
while i > 0 loop
if xgood = false then
errmes ("Error: end of string encountered");
exit;
elsif c = '_' then
if i = slv'length then
errmes ("Error: String begins with an ""_""");
xgood := false;
exit;
elsif lastu then
errmes ("Error: Two underscores detected in input string ""__""");
xgood := false;
exit;
else
lastu := true;
end if;
elsif (c = '.') then
if (i + 1 /= bpoint) then
errmes ("encountered ""."" at wrong index");
xgood := false;
exit;
elsif i = slv'length then
errmes ("encounted a ""."" at the beginning of the line");
xgood := false;
exit;
elsif founddot then
errmes ("Two ""."" encounted in input string");
xgood := false;
exit;
end if;
founddot := true;
lastu := false;
else
Char2QuadBits(c, nybble, xgood, message);
if not xgood then
exit;
end if;
slv (i downto i-3) := nybble;
i := i - 4;
lastu := false;
end if;
if i > 0 then
read (L, c, xgood);
end if;
end loop;
idex := i;
igood := xgood;
else
idex := -1;
igood := true; -- read null string
end if;
end procedure HREAD_common;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if igood then
if not ((i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
report fixed_pkg'instance_name
& "HREAD(ufixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "HREAD(ufixed): Vector truncated"
severity warning;
end if;
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if (igood and -- We did not get another error
(i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => true);
if igood then -- We did not get another error
if not ((i = -1) -- We read everything
and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
report fixed_pkg'instance_name
& "HREAD(sfixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "HREAD(sfixed): Vector truncated"
severity warning;
end if;
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => true);
if (igood and -- We did not get another error
(i = -1) and -- We read everything
((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure HREAD;
function to_string (value : UNRESOLVED_ufixed) return STRING is
variable s : STRING(1 to value'length +1) := (others => ' ');
variable subval : UNRESOLVED_ufixed (value'high downto -1);
variable sindx : INTEGER;
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_string (resize (sfixed(value), 0, value'low));
else
return to_string (resize (value, 0, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_string(subval);
else
return to_string (resize (value, value'high, -1));
end if;
else
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
return s;
end if;
end if;
end function to_string;
function to_string (value : UNRESOLVED_sfixed) return STRING is
variable s : STRING(1 to value'length + 1) := (others => ' ');
variable subval : UNRESOLVED_sfixed (value'high downto -1);
variable sindx : INTEGER;
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_string (resize (value, 0, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_string(subval);
else
return to_string (resize (value, value'high, -1));
end if;
else
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
return s;
end if;
end if;
end function to_string;
function to_ostring (value : UNRESOLVED_ufixed) return STRING is
constant lne : INTEGER := (-VALUE'low+2)/3;
variable subval : UNRESOLVED_ufixed (value'high downto -3);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_ostring (resize (sfixed(value), 2, value'low));
else
return to_ostring (resize (value, 2, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_ostring(subval);
else
return to_ostring (resize (value, value'high, -3));
end if;
else
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value (value'low));
else
lpad := (others => '0');
end if;
return to_ostring(slv(slv'high downto slv'high-VALUE'high))
& "."
& to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_ostring;
function to_hstring (value : UNRESOLVED_ufixed) return STRING is
constant lne : INTEGER := (-VALUE'low+3)/4;
variable subval : UNRESOLVED_ufixed (value'high downto -4);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_hstring (resize (sfixed(value), 3, value'low));
else
return to_hstring (resize (value, 3, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_hstring(subval);
else
return to_hstring (resize (value, value'high, -4));
end if;
else
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_hstring(slv(slv'high downto slv'high-VALUE'high))
& "."
& to_hstring(slv(slv'high-VALUE'high-1 downto 0)&lpad);
end if;
end if;
end function to_hstring;
function to_ostring (value : UNRESOLVED_sfixed) return STRING is
constant ne : INTEGER := ((value'high+1)+2)/3;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - (value'high+1)) - 1);
constant lne : INTEGER := (-VALUE'low+2)/3;
variable subval : UNRESOLVED_sfixed (value'high downto -3);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (VALUE'high - VALUE'low downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_ostring (resize (value, 2, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_ostring(subval);
else
return to_ostring (resize (value, value'high, -3));
end if;
else
pad := (others => value(value'high));
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_ostring(pad & slv(slv'high downto slv'high-VALUE'high))
& "."
& to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_ostring;
function to_hstring (value : UNRESOLVED_sfixed) return STRING is
constant ne : INTEGER := ((value'high+1)+3)/4;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - (value'high+1)) - 1);
constant lne : INTEGER := (-VALUE'low+3)/4;
variable subval : UNRESOLVED_sfixed (value'high downto -4);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_hstring (resize (value, 3, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_hstring(subval);
else
return to_hstring (resize (value, value'high, -4));
end if;
else
slv := to_sulv (value);
pad := (others => value(value'high));
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_hstring(pad & slv(slv'high downto slv'high-VALUE'high))
& "."
& to_hstring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_hstring;
-- From string functions allow you to convert a string into a fixed
-- point number. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5
-- The "." is optional in this syntax, however it exist and is
-- in the wrong location an error is produced. Overflow will
-- result in saturation.
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(bstring);
read (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_string: Bad string "& bstring severity error;
return result;
end function from_string;
-- Octal and hex conversions work as follows:
-- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped)
-- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped)
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(ostring);
oread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_ostring: Bad string "& ostring severity error;
return result;
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(hstring);
hread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_hstring: Bad string "& hstring severity error;
return result;
end function from_hstring;
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(bstring);
read (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_string: Bad string "& bstring severity error;
return result;
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(ostring);
oread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_ostring: Bad string "& ostring severity error;
return result;
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(hstring);
hread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_hstring: Bad string "& hstring severity error;
return result;
end function from_hstring;
-- Same as above, "size_res" is used for it's range only.
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_string (bstring, size_res'high, size_res'low);
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_ostring (ostring, size_res'high, size_res'low);
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_hstring(hstring, size_res'high, size_res'low);
end function from_hstring;
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_string (bstring, size_res'high, size_res'low);
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_ostring (ostring, size_res'high, size_res'low);
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_hstring (hstring, size_res'high, size_res'low);
end function from_hstring;
-- purpose: Calculate the string boundaries
procedure calculate_string_boundry (
arg : in STRING; -- input string
left_index : out INTEGER; -- left
right_index : out INTEGER) is -- right
-- examples "10001.111" would return +4, -3
-- "07X.44" would return +2, -2 (then the octal routine would multiply)
-- "A_B_._C" would return +1, -1 (then the hex routine would multiply)
alias xarg : STRING (arg'length downto 1) is arg; -- make it downto range
variable l, r : INTEGER; -- internal indexes
variable founddot : BOOLEAN := false;
begin
if arg'length > 0 then
l := xarg'high - 1;
r := 0;
for i in xarg'range loop
if xarg(i) = '_' then
if r = 0 then
l := l - 1;
else
r := r + 1;
end if;
elsif xarg(i) = ' ' or xarg(i) = NBSP or xarg(i) = HT then
report fixed_pkg'instance_name
& "Found a space in the input STRING " & xarg
severity error;
elsif xarg(i) = '.' then
if founddot then
report fixed_pkg'instance_name
& "Found two binary points in input string " & xarg
severity error;
else
l := l - i;
r := -i + 1;
founddot := true;
end if;
end if;
end loop;
left_index := l;
right_index := r;
else
left_index := 0;
right_index := 0;
end if;
end procedure calculate_string_boundry;
-- Direct conversion functions. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100"); -- 6.5
-- In this case the "." is not optional, and the size of
-- the output must match exactly.
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (bstring, left_index, right_index);
return from_string (bstring, left_index, right_index);
end function from_string;
-- Direct octal and hex conversion functions. In this case
-- the string lengths must match. Example:
-- signal sf1 := sfixed (5 downto -3);
-- sf1 <= from_ostring ("71.4") -- -6.5
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (ostring, left_index, right_index);
return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3);
end function from_ostring;
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (hstring, left_index, right_index);
return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4);
end function from_hstring;
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (bstring, left_index, right_index);
return from_string (bstring, left_index, right_index);
end function from_string;
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (ostring, left_index, right_index);
return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3);
end function from_ostring;
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (hstring, left_index, right_index);
return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4);
end function from_hstring;
-- pragma synthesis_on
-- rtl_synthesis on
-- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these
-- extra functions are needed for compatability.
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
begin
return to_ufixed (
arg => to_stdulogicvector (arg),
left_index => left_index,
right_index => right_index);
end function to_ufixed;
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed is
begin
return to_ufixed (
arg => to_stdulogicvector (arg),
size_res => size_res);
end function to_ufixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
begin
return to_sfixed (
arg => to_stdulogicvector (arg),
left_index => left_index,
right_index => right_index);
end function to_sfixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed is
begin
return to_sfixed (
arg => to_stdulogicvector (arg),
size_res => size_res);
end function to_sfixed;
-- unsigned fixed point
function to_UFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed is
begin
return to_UFix (
arg => to_stdulogicvector (arg),
width => width,
fraction => fraction);
end function to_UFix;
-- signed fixed point
function to_SFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed is
begin
return to_SFix (
arg => to_stdulogicvector (arg),
width => width,
fraction => fraction);
end function to_SFix;
end package body fixed_pkg;
|
-- --------------------------------------------------------------------
-- "fixed_pkg_c.vhdl" package contains functions for fixed point math.
-- Please see the documentation for the fixed point package.
-- This package should be compiled into "ieee_proposed" and used as follows:
-- use ieee.std_logic_1164.all;
-- use ieee.numeric_std.all;
-- use ieee_proposed.fixed_float_types.all;
-- use ieee_proposed.fixed_pkg.all;
--
-- This verison is designed to work with the VHDL-93 compilers
-- synthesis tools. Please note the "%%%" comments. These are where we
-- diverge from the VHDL-200X LRM.
-- --------------------------------------------------------------------
-- Version : $Revision: 1.21 $
-- Date : $Date: 2007/09/26 18:08:53 $
-- --------------------------------------------------------------------
use STD.TEXTIO.all;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library IEEE_PROPOSED;
use IEEE_PROPOSED.fixed_float_types.all;
package fixed_pkg is
-- generic (
-- Rounding routine to use in fixed point, fixed_round or fixed_truncate
constant fixed_round_style : fixed_round_style_type := fixed_round;
-- Overflow routine to use in fixed point, fixed_saturate or fixed_wrap
constant fixed_overflow_style : fixed_overflow_style_type := fixed_saturate;
-- Extra bits used in divide routines
constant fixed_guard_bits : NATURAL := 3;
-- If TRUE, then turn off warnings on "X" propagation
constant no_warning : BOOLEAN := (false
);
-- Author David Bishop (dbishop@vhdl.org)
-- base Unsigned fixed point type, downto direction assumed
type UNRESOLVED_ufixed is array (INTEGER range <>) of STD_ULOGIC;
-- base Signed fixed point type, downto direction assumed
type UNRESOLVED_sfixed is array (INTEGER range <>) of STD_ULOGIC;
subtype U_ufixed is UNRESOLVED_ufixed;
subtype U_sfixed is UNRESOLVED_sfixed;
subtype ufixed is UNRESOLVED_ufixed;
subtype sfixed is UNRESOLVED_sfixed;
--===========================================================================
-- Arithmetic Operators:
--===========================================================================
-- Absolute value, 2's complement
-- abs sfixed(a downto b) = sfixed(a+1 downto b)
function "abs" (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Negation, 2's complement
-- - sfixed(a downto b) = sfixed(a+1 downto b)
function "-" (arg : UNRESOLVED_sfixed)return UNRESOLVED_sfixed;
-- Addition
-- ufixed(a downto b) + ufixed(c downto d)
-- = ufixed(maximum(a,c)+1 downto minimum(b,d))
function "+" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) + sfixed(c downto d)
-- = sfixed(maximum(a,c)+1 downto minimum(b,d))
function "+" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Subtraction
-- ufixed(a downto b) - ufixed(c downto d)
-- = ufixed(maximum(a,c)+1 downto minimum(b,d))
function "-" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) - sfixed(c downto d)
-- = sfixed(maximum(a,c)+1 downto minimum(b,d))
function "-" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Multiplication
-- ufixed(a downto b) * ufixed(c downto d) = ufixed(a+c+1 downto b+d)
function "*" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) * sfixed(c downto d) = sfixed(a+c+1 downto b+d)
function "*" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Division
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function "/" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function "/" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Remainder
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b,d))
function "rem" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (minimum(a,c) downto minimum(b,d))
function "rem" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b, d))
function "mod" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto minimum(b, d))
function "mod" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these routines the "real" or "natural" (integer)
-- are converted into a fixed point number and then the operation is
-- performed. It is assumed that the array will be large enough.
-- If the input is "real" then the real number is converted into a fixed of
-- the same size as the fixed point input. If the number is an "integer"
-- then it is converted into fixed with the range (l'high downto 0).
----------------------------------------------------------------------------
-- ufixed(a downto b) + ufixed(a downto b) = ufixed(a+1 downto b)
function "+" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) + ufixed(c downto d) = ufixed(c+1 downto d)
function "+" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) + ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b))
function "+" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d))
function "+" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) - ufixed(a downto b) = ufixed(a+1 downto b)
function "-" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) - ufixed(c downto d) = ufixed(c+1 downto d)
function "-" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) - ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b))
function "-" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d))
function "-" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) * ufixed(a downto b) = ufixed(2a+1 downto 2b)
function "*" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(c downto d) * ufixed(c downto d) = ufixed(2c+1 downto 2d)
function "*" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b)
function "*" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b)
function "*" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1)
function "/" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1)
function "/" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed(a downto b) / ufixed(a downto 0) = ufixed(a downto b-a-1)
function "/" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed(c downto 0) / ufixed(c downto d) = ufixed(c-d downto -c-1)
function "/" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) rem ufixed (a downto b) = ufixed (a downto b)
function "rem" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed (c downto d) rem ufixed (c downto d) = ufixed (c downto d)
function "rem" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) rem ufixed (a downto 0) = ufixed (a downto minimum(b,0))
function "rem" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (c downto 0) rem ufixed (c downto d) = ufixed (c downto minimum(d,0))
function "rem" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) mod ufixed (a downto b) = ufixed (a downto b)
function "mod" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
-- ufixed (c downto d) mod ufixed (c downto d) = ufixed (c downto d)
function "mod" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- ufixed (a downto b) mod ufixed (a downto 0) = ufixed (a downto minimum(b,0))
function "mod" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed;
-- ufixed (c downto 0) mod ufixed (c downto d) = ufixed (c downto minimum(d,0))
function "mod" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
-- sfixed(a downto b) + sfixed(a downto b) = sfixed(a+1 downto b)
function "+" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) + sfixed(c downto d) = sfixed(c+1 downto d)
function "+" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) + sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b))
function "+" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) + sfixed(c downto d) = sfixed(c+1 downto minimum(0,d))
function "+" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) - sfixed(a downto b) = sfixed(a+1 downto b)
function "-" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) - sfixed(c downto d) = sfixed(c+1 downto d)
function "-" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) - sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b))
function "-" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) - sfixed(c downto d) = sfixed(c+1 downto minimum(0,d))
function "-" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) * sfixed(a downto b) = sfixed(2a+1 downto 2b)
function "*" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) * sfixed(c downto d) = sfixed(2c+1 downto 2d)
function "*" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) * sfixed(a downto 0) = sfixed(2a+1 downto b)
function "*" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) * sfixed(c downto d) = sfixed(2c+1 downto d)
function "*" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) / sfixed(a downto b) = sfixed(a-b+1 downto b-a)
function "/" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed(c downto d) / sfixed(c downto d) = sfixed(c-d+1 downto d-c)
function "/" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed(a downto b) / sfixed(a downto 0) = sfixed(a+1 downto b-a)
function "/" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed(c downto 0) / sfixed(c downto d) = sfixed(c-d+1 downto -c)
function "/" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) rem sfixed (a downto b) = sfixed (a downto b)
function "rem" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed (c downto d) rem sfixed (c downto d) = sfixed (c downto d)
function "rem" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) rem sfixed (a downto 0) = sfixed (a downto minimum(b,0))
function "rem" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed (c downto 0) rem sfixed (c downto d) = sfixed (c downto minimum(d,0))
function "rem" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) mod sfixed (a downto b) = sfixed (a downto b)
function "mod" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
-- sfixed (c downto d) mod sfixed (c downto d) = sfixed (c downto d)
function "mod" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- sfixed (a downto b) mod sfixed (a downto 0) = sfixed (a downto minimum(b,0))
function "mod" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed;
-- sfixed (c downto 0) mod sfixed (c downto d) = sfixed (c downto minimum(d,0))
function "mod" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- This version of divide gives the user more control
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function divide (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- This version of divide gives the user more control
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function divide (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- These functions return 1/X
-- 1 / ufixed(a downto b) = ufixed(-b downto -a-1)
function reciprocal (
arg : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a)
function reciprocal (
arg : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- REM function
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b,d))
function remainder (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (minimum(a,c) downto minimum(b,d))
function remainder (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- mod function
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (minimum(a,c) downto minimum(b, d))
function modulo (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto minimum(b, d))
function modulo (
l, r : UNRESOLVED_sfixed;
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- Procedure for those who need an "accumulator" function.
-- add_carry (ufixed(a downto b), ufixed (c downto d))
-- = ufixed (maximum(a,c) downto minimum(b,d))
procedure add_carry (
L, R : in UNRESOLVED_ufixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_ufixed;
c_out : out STD_ULOGIC);
-- add_carry (sfixed(a downto b), sfixed (c downto d))
-- = sfixed (maximum(a,c) downto minimum(b,d))
procedure add_carry (
L, R : in UNRESOLVED_sfixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_sfixed;
c_out : out STD_ULOGIC);
-- Scales the result by a power of 2. Width of input = width of output with
-- the binary point moved.
function scalb (y : UNRESOLVED_ufixed; N : INTEGER) return UNRESOLVED_ufixed;
function scalb (y : UNRESOLVED_ufixed; N : SIGNED) return UNRESOLVED_ufixed;
function scalb (y : UNRESOLVED_sfixed; N : INTEGER) return UNRESOLVED_sfixed;
function scalb (y : UNRESOLVED_sfixed; N : SIGNED) return UNRESOLVED_sfixed;
function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN;
--===========================================================================
-- Comparison Operators
--===========================================================================
function ">" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l, r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC;
function std_match (l, r : UNRESOLVED_ufixed) return BOOLEAN;
function std_match (l, r : UNRESOLVED_sfixed) return BOOLEAN;
-- Overloads the default "maximum" and "minimum" function
function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these compare functions a natural is converted into a
-- fixed point number of the bounds "maximum(l'high,0) downto 0"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function ">" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "<" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN;
function "=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC;
function \?=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_ufixed; r : NATURAL)
return UNRESOLVED_ufixed;
function minimum (l : UNRESOLVED_ufixed; r : NATURAL)
return UNRESOLVED_ufixed;
function maximum (l : NATURAL; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function minimum (l : NATURAL; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
----------------------------------------------------------------------------
-- In these compare functions a real is converted into a
-- fixed point number of the bounds "l'high+1 downto l'low"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function ">" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "<" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN;
function "=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "/=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function ">" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function "<" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC;
function \?=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?/=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?>\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function \?<\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
function maximum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function minimum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed;
function minimum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
----------------------------------------------------------------------------
-- In these compare functions an integer is converted into a
-- fixed point number of the bounds "maximum(l'high,1) downto 0"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "/=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function ">=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "<=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function ">" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "<" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN;
function "=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC;
function \?=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_sfixed; r : INTEGER)
return UNRESOLVED_sfixed;
function maximum (l : INTEGER; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function minimum (l : UNRESOLVED_sfixed; r : INTEGER)
return UNRESOLVED_sfixed;
function minimum (l : INTEGER; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- In these compare functions a real is converted into a
-- fixed point number of the bounds "l'high+1 downto l'low"
----------------------------------------------------------------------------
function "=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "/=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function ">=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "<=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function ">" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "<" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN;
function "=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "/=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function ">" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function "<" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN;
function \?=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?/=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?>=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?<=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?>\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?<\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC;
function \?=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?/=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?>\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function \?<\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC;
function maximum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
function maximum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function minimum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed;
function minimum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
--===========================================================================
-- Shift and Rotate Functions.
-- Note that sra and sla are not the same as the BIT_VECTOR version
--===========================================================================
function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed;
function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed;
function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed;
function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed;
function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed;
function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed;
----------------------------------------------------------------------------
-- logical functions
----------------------------------------------------------------------------
function "not" (l : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "and" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "or" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "nand" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "nor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "xor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "xnor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function "not" (l : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "and" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "or" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "nand" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "nor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "xor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function "xnor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- Vector and std_ulogic functions, same as functions in numeric_std
function "and" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "and" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "or" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "or" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "nand" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "nand" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "nor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "nor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "xor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "xor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
function "xnor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC)
return UNRESOLVED_ufixed;
function "and" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "and" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "or" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "or" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "nand" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "nand" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "nor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "nor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "xor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "xor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
function "xnor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC)
return UNRESOLVED_sfixed;
-- Reduction operators, same as numeric_std functions
function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC;
function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC;
-- returns arg'low-1 if not found
function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER;
function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER;
-- returns arg'high+1 if not found
function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER;
function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER;
--===========================================================================
-- RESIZE Functions
--===========================================================================
-- resizes the number (larger or smaller)
-- The returned result will be ufixed (left_index downto right_index)
-- If "round_style" is fixed_round, then the result will be rounded.
-- If the MSB of the remainder is a "1" AND the LSB of the unrounded result
-- is a '1' or the lower bits of the remainder include a '1' then the result
-- will be increased by the smallest representable number for that type.
-- "overflow_style" can be fixed_saturate or fixed_wrap.
-- In saturate mode, if the number overflows then the largest possible
-- representable number is returned. If wrap mode, then the upper bits
-- of the number are truncated.
function resize (
arg : UNRESOLVED_ufixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- "size_res" functions create the size of the output from the indices
-- of the "size_res" input. The actual value of "size_res" is not used.
function resize (
arg : UNRESOLVED_ufixed; -- input
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- Note that in "wrap" mode the sign bit is not replicated. Thus the
-- resize of a negative number can have a positive result in wrap mode.
function resize (
arg : UNRESOLVED_sfixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function resize (
arg : UNRESOLVED_sfixed; -- input
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
--===========================================================================
-- Conversion Functions
--===========================================================================
-- integer (natural) to unsigned fixed point.
-- arguments are the upper and lower bounds of the number, thus
-- ufixed (7 downto -3) <= to_ufixed (int, 7, -3);
function to_ufixed (
arg : NATURAL; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : NATURAL; -- integer
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- real to unsigned fixed point
function to_ufixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : REAL; -- real
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed;
-- unsigned to unsigned fixed point
function to_ufixed (
arg : UNSIGNED; -- unsigned
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed;
-- Performs a conversion. ufixed (arg'range) is returned
function to_ufixed (
arg : UNSIGNED) -- unsigned
return UNRESOLVED_ufixed;
-- unsigned fixed point to unsigned
function to_unsigned (
arg : UNRESOLVED_ufixed; -- fixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED;
-- unsigned fixed point to unsigned
function to_unsigned (
arg : UNRESOLVED_ufixed; -- fixed point input
size_res : UNSIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED;
-- unsigned fixed point to real
function to_real (
arg : UNRESOLVED_ufixed) -- fixed point input
return REAL;
-- unsigned fixed point to integer
function to_integer (
arg : UNRESOLVED_ufixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return NATURAL;
-- Integer to UNRESOLVED_sfixed
function to_sfixed (
arg : INTEGER; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : INTEGER; -- integer
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
-- Real to sfixed
function to_sfixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : REAL; -- real
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed;
-- signed to sfixed
function to_sfixed (
arg : SIGNED; -- signed
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : SIGNED; -- signed
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed;
-- signed to sfixed (output assumed to be size of signed input)
function to_sfixed (
arg : SIGNED) -- signed
return UNRESOLVED_sfixed;
-- Conversion from ufixed to sfixed
function to_sfixed (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_sfixed;
-- signed fixed point to signed
function to_signed (
arg : UNRESOLVED_sfixed; -- fixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED;
-- signed fixed point to signed
function to_signed (
arg : UNRESOLVED_sfixed; -- fixed point input
size_res : SIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED;
-- signed fixed point to real
function to_real (
arg : UNRESOLVED_sfixed) -- fixed point input
return REAL;
-- signed fixed point to integer
function to_integer (
arg : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return INTEGER;
-- Because of the fairly complicated sizing rules in the fixed point
-- packages these functions are provided to compute the result ranges
-- Example:
-- signal uf1 : ufixed (3 downto -3);
-- signal uf2 : ufixed (4 downto -2);
-- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto
-- ufixed_low (3, -3, '*', 4, -2));
-- uf1multuf2 <= uf1 * uf2;
-- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod),
-- '1' (reciprocal), 'a' or 'A' (abs), 'n' or 'N' (unary -)
function ufixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function ufixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function sfixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
function sfixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER;
-- Same as above, but using the "size_res" input only for their ranges:
-- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto
-- ufixed_low (uf1, '*', uf2));
-- uf1multuf2 <= uf1 * uf2;
--
function ufixed_high (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER;
function ufixed_low (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER;
function sfixed_high (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER;
function sfixed_low (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function saturate (
size_res : UNRESOLVED_ufixed) -- only the size of this is used
return UNRESOLVED_ufixed;
function saturate (
size_res : UNRESOLVED_sfixed) -- only the size of this is used
return UNRESOLVED_sfixed;
--===========================================================================
-- Translation Functions
--===========================================================================
-- maps meta-logical values
function to_01 (
s : UNRESOLVED_ufixed; -- fixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_ufixed;
-- maps meta-logical values
function to_01 (
s : UNRESOLVED_sfixed; -- fixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_sfixed;
function Is_X (arg : UNRESOLVED_ufixed) return BOOLEAN;
function Is_X (arg : UNRESOLVED_sfixed) return BOOLEAN;
function to_X01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_X01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function to_X01Z (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_X01Z (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
function to_UX01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed;
function to_UX01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed;
-- straight vector conversion routines, needed for synthesis.
-- These functions are here so that a std_logic_vector can be
-- converted to and from sfixed and ufixed. Note that you can
-- not convert these vectors because of their negative index.
function to_slv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_LOGIC_VECTOR;
alias to_StdLogicVector is to_slv [UNRESOLVED_ufixed
return STD_LOGIC_VECTOR];
alias to_Std_Logic_Vector is to_slv [UNRESOLVED_ufixed
return STD_LOGIC_VECTOR];
function to_slv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_LOGIC_VECTOR;
alias to_StdLogicVector is to_slv [UNRESOLVED_sfixed
return STD_LOGIC_VECTOR];
alias to_Std_Logic_Vector is to_slv [UNRESOLVED_sfixed
return STD_LOGIC_VECTOR];
function to_sulv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_ULOGIC_VECTOR;
alias to_StdULogicVector is to_sulv [UNRESOLVED_ufixed
return STD_ULOGIC_VECTOR];
alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_ufixed
return STD_ULOGIC_VECTOR];
function to_sulv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_ULOGIC_VECTOR;
alias to_StdULogicVector is to_sulv [UNRESOLVED_sfixed
return STD_ULOGIC_VECTOR];
alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_sfixed
return STD_ULOGIC_VECTOR];
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed;
-- As a concession to those who use a graphical DSP environment,
-- these functions take parameters in those tools format and create
-- fixed point numbers. These functions are designed to convert from
-- a std_logic_vector to the VHDL fixed point format using the conventions
-- of these packages. In a pure VHDL environment you should use the
-- "to_ufixed" and "to_sfixed" routines.
-- unsigned fixed point
function to_UFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed;
-- signed fixed point
function to_SFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed;
-- finding the bounds of a number. These functions can be used like this:
-- signal xxx : ufixed (7 downto -3);
-- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))"
-- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3)
-- downto UFix_low(11, 3, "+", 11, 3));
-- Where "11" is the width of xxx (xxx'length),
-- and 3 is the lower bound (abs (xxx'low))
-- In a pure VHDL environment use "ufixed_high" and "ufixed_low"
function UFix_high (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
function UFix_low (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
-- Same as above but for signed fixed point. Note that the width
-- of a signed fixed point number ignores the sign bit, thus
-- width = sxxx'length-1
function SFix_high (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
function SFix_low (width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER;
-- rtl_synthesis off
-- pragma synthesis_off
--===========================================================================
-- string and textio Functions
--===========================================================================
-- purpose: writes fixed point into a line
procedure WRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
-- purpose: writes fixed point into a line
procedure WRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias bwrite is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width];
alias bwrite is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width];
alias bread is READ [LINE, UNRESOLVED_ufixed];
alias bread is READ [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias bread is READ [LINE, UNRESOLVED_sfixed];
alias bread is READ [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width];
alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width];
alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed];
alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed];
-- octal read and write
procedure OWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure OWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed];
alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH];
alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH];
-- hex read and write
procedure HWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
-- purpose: writes fixed point into a line
procedure HWRITE (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed);
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN);
alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed, BOOLEAN];
alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed, BOOLEAN];
alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed];
alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed];
alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH];
alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH];
-- returns a string, useful for:
-- assert (x = y) report "error found " & to_string(x) severity error;
function to_string (value : UNRESOLVED_ufixed) return STRING;
alias to_bstring is to_string [UNRESOLVED_ufixed return STRING];
alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_ufixed return STRING];
function to_ostring (value : UNRESOLVED_ufixed) return STRING;
alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_ufixed return STRING];
function to_hstring (value : UNRESOLVED_ufixed) return STRING;
alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_ufixed return STRING];
function to_string (value : UNRESOLVED_sfixed) return STRING;
alias to_bstring is to_string [UNRESOLVED_sfixed return STRING];
alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_sfixed return STRING];
function to_ostring (value : UNRESOLVED_sfixed) return STRING;
alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_sfixed return STRING];
function to_hstring (value : UNRESOLVED_sfixed) return STRING;
alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_sfixed return STRING];
-- From string functions allow you to convert a string into a fixed
-- point number. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5
-- The "." is optional in this syntax, however it exist and is
-- in the wrong location an error is produced. Overflow will
-- result in saturation.
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
-- Octal and hex conversions work as follows:
-- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped)
-- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped)
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER
return UNRESOLVED_ufixed];
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER
return UNRESOLVED_sfixed];
-- Same as above, "size_res" is used for it's range only.
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING, UNRESOLVED_ufixed
return UNRESOLVED_ufixed];
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING, UNRESOLVED_sfixed
return UNRESOLVED_sfixed];
-- Direct conversion functions. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100"); -- 6.5
-- In this case the "." is not optional, and the size of
-- the output must match exactly.
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_ufixed;
alias from_bstring is from_string [STRING return UNRESOLVED_ufixed];
alias from_binary_string is from_string [STRING return UNRESOLVED_ufixed];
-- Direct octal and hex conversion functions. In this case
-- the string lengths must match. Example:
-- signal sf1 := sfixed (5 downto -3);
-- sf1 <= from_ostring ("71.4") -- -6.5
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_ufixed;
alias from_octal_string is from_ostring [STRING return UNRESOLVED_ufixed];
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_ufixed;
alias from_hex_string is from_hstring [STRING return UNRESOLVED_ufixed];
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_sfixed;
alias from_bstring is from_string [STRING return UNRESOLVED_sfixed];
alias from_binary_string is from_string [STRING return UNRESOLVED_sfixed];
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_sfixed;
alias from_octal_string is from_ostring [STRING return UNRESOLVED_sfixed];
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_sfixed;
alias from_hex_string is from_hstring [STRING return UNRESOLVED_sfixed];
-- rtl_synthesis on
-- pragma synthesis_on
-- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these
-- extra functions are needed for compatability.
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed;
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed;
-- unsigned fixed point
function to_UFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed;
-- signed fixed point
function to_SFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed;
end package fixed_pkg;
-------------------------------------------------------------------------------
-- Proposed package body for the VHDL-200x-FT fixed_pkg package
-- (Fixed point math package)
-- This package body supplies a recommended implementation of these functions
-- Version : $Revision: 1.21 $
-- Date : $Date: 2007/09/26 18:08:53 $
--
-- Created for VHDL-200X-ft, David Bishop (dbishop@vhdl.org)
-------------------------------------------------------------------------------
library IEEE;
use IEEE.MATH_REAL.all;
package body fixed_pkg is
-- Author David Bishop (dbishop@vhdl.org)
-- Other contributers: Jim Lewis, Yannick Grugni, Ryan W. Hilton
-- null array constants
constant NAUF : UNRESOLVED_ufixed (0 downto 1) := (others => '0');
constant NASF : UNRESOLVED_sfixed (0 downto 1) := (others => '0');
constant NSLV : STD_ULOGIC_VECTOR (0 downto 1) := (others => '0');
-- This differed constant will tell you if the package body is synthesizable
-- or implemented as real numbers, set to "true" if synthesizable.
constant fixedsynth_or_real : BOOLEAN := true;
-- %%% Replicated functions
function maximum (
l, r : integer) -- inputs
return integer is
begin -- function max
if l > r then return l;
else return r;
end if;
end function maximum;
function minimum (
l, r : integer) -- inputs
return integer is
begin -- function min
if l > r then return r;
else return l;
end if;
end function minimum;
function "sra" (arg : SIGNED; count : INTEGER)
return SIGNED is
begin
if (COUNT >= 0) then
return SHIFT_RIGHT(arg, count);
else
return SHIFT_LEFT(arg, -count);
end if;
end function "sra";
function or_reduce (arg : STD_ULOGIC_VECTOR)
return STD_LOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC;
begin
if (arg'length < 1) then -- In the case of a NULL range
Result := '0';
else
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int (BUS_int'right) or BUS_int (BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := or_reduce (BUS_int (BUS_int'left downto Half));
Lower := or_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper or Lower;
end if;
end if;
return Result;
end function or_reduce;
-- purpose: AND all of the bits in a vector together
-- This is a copy of the proposed "and_reduce" from 1076.3
function and_reduce (arg : STD_ULOGIC_VECTOR)
return STD_LOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC;
begin
if (arg'length < 1) then -- In the case of a NULL range
Result := '1';
else
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int (BUS_int'right) and BUS_int (BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := and_reduce (BUS_int (BUS_int'left downto Half));
Lower := and_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper and Lower;
end if;
end if;
return Result;
end function and_reduce;
function xor_reduce (arg : STD_ULOGIC_VECTOR) return STD_ULOGIC is
variable Upper, Lower : STD_ULOGIC;
variable Half : INTEGER;
variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0);
variable Result : STD_ULOGIC := '0'; -- In the case of a NULL range
begin
if (arg'length >= 1) then
BUS_int := to_ux01 (arg);
if (BUS_int'length = 1) then
Result := BUS_int (BUS_int'left);
elsif (BUS_int'length = 2) then
Result := BUS_int(BUS_int'right) xor BUS_int(BUS_int'left);
else
Half := (BUS_int'length + 1) / 2 + BUS_int'right;
Upper := xor_reduce (BUS_int (BUS_int'left downto Half));
Lower := xor_reduce (BUS_int (Half - 1 downto BUS_int'right));
Result := Upper xor Lower;
end if;
end if;
return Result;
end function xor_reduce;
function nand_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not and_reduce (arg);
end function nand_reduce;
function nor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not or_reduce (arg);
end function nor_reduce;
function xnor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is
begin
return not xor_reduce (arg);
end function xnor_reduce;
-- Match table, copied form new std_logic_1164
type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC;
constant match_logic_table : stdlogic_table := (
-----------------------------------------------------
-- U X 0 1 Z W L H - | |
-----------------------------------------------------
('U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', '1'), -- | U |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | X |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | 0 |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | 1 |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | Z |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | W |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | L |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | H |
('1', '1', '1', '1', '1', '1', '1', '1', '1') -- | - |
);
constant no_match_logic_table : stdlogic_table := (
-----------------------------------------------------
-- U X 0 1 Z W L H - | |
-----------------------------------------------------
('U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', '0'), -- | U |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | X |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '0'), -- | 0 |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '0'), -- | 1 |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | Z |
('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '0'), -- | W |
('U', 'X', '0', '1', 'X', 'X', '0', '1', '0'), -- | L |
('U', 'X', '1', '0', 'X', 'X', '1', '0', '0'), -- | H |
('0', '0', '0', '0', '0', '0', '0', '0', '0') -- | - |
);
-------------------------------------------------------------------
-- ?= functions, Similar to "std_match", but returns "std_ulogic".
-------------------------------------------------------------------
function \?=\ (l, r : STD_ULOGIC) return STD_ULOGIC is
begin
return match_logic_table (l, r);
end function \?=\;
function \?/=\ (l, r : STD_ULOGIC) return STD_ULOGIC is
begin
return no_match_logic_table (l, r);
end function \?/=\;
-- "?=" operator is similar to "std_match", but returns a std_ulogic..
-- Id: M.2B
function \?=\ (L, R: UNSIGNED) return STD_ULOGIC is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : UNSIGNED(L_LEFT downto 0) is L;
alias XR : UNSIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : UNSIGNED(SIZE-1 downto 0);
variable RX : UNSIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin
-- Logically identical to an "=" operator.
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '1';
for i in LX'low to LX'high loop
result1 := \?=\(LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result and result1;
end if;
end loop;
return result;
end if;
end function \?=\;
-- Id: M.3B
function \?=\ (L, R: SIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : SIGNED(L_LEFT downto 0) is L;
alias XR : SIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : SIGNED(SIZE-1 downto 0);
variable RX : SIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '1';
for i in LX'low to LX'high loop
result1 := \?=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result and result1;
end if;
end loop;
return result;
end if;
end function \?=\;
function \?/=\ (L, R : UNSIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : UNSIGNED(L_LEFT downto 0) is L;
alias XR : UNSIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : UNSIGNED(SIZE-1 downto 0);
variable RX : UNSIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?/="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '0';
for i in LX'low to LX'high loop
result1 := \?/=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result or result1;
end if;
end loop;
return result;
end if;
end function \?/=\;
function \?/=\ (L, R : SIGNED) return std_ulogic is
constant L_LEFT : INTEGER := L'LENGTH-1;
constant R_LEFT : INTEGER := R'LENGTH-1;
alias XL : SIGNED(L_LEFT downto 0) is L;
alias XR : SIGNED(R_LEFT downto 0) is R;
constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH);
variable LX : SIGNED(SIZE-1 downto 0);
variable RX : SIGNED(SIZE-1 downto 0);
variable result, result1 : STD_ULOGIC; -- result
begin -- ?=
if ((L'LENGTH < 1) or (R'LENGTH < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?/="": null detected, returning X"
severity warning;
return 'X';
else
LX := RESIZE(XL, SIZE);
RX := RESIZE(XR, SIZE);
result := '0';
for i in LX'low to LX'high loop
result1 := \?/=\ (LX(i), RX(i));
if result1 = 'U' then
return 'U';
elsif result1 = 'X' or result = 'X' then
result := 'X';
else
result := result or result1;
end if;
end loop;
return result;
end if;
end function \?/=\;
function Is_X ( s : UNSIGNED ) return BOOLEAN is
begin
return Is_X (STD_LOGIC_VECTOR (s));
end function Is_X;
function Is_X ( s : SIGNED ) return BOOLEAN is
begin
return Is_X (STD_LOGIC_VECTOR (s));
end function Is_X;
function \?>\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l > r then
return '1';
else
return '0';
end if;
end if;
end function \?>\;
-- %%% function "?>" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?>"\;
function \?>\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l > r then
return '1';
else
return '0';
end if;
end if;
end function \?>\;
function \?>=\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l >= r then
return '1';
else
return '0';
end if;
end if;
end function \?>=\;
-- %%% function "?>=" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?>=";
function \?>=\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?>="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?>="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l >= r then
return '1';
else
return '0';
end if;
end if;
end function \?>=\;
function \?<\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l < r then
return '1';
else
return '0';
end if;
end if;
end function \?<\;
-- %%% function "?<" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?<";
function \?<\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<"": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<"": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l < r then
return '1';
else
return '0';
end if;
end if;
end function \?<\;
function \?<=\ (L, R : UNSIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l <= r then
return '1';
else
return '0';
end if;
end if;
end function \?<=\;
-- %%% function "?<=" (L, R : UNSIGNED) return std_ulogic is
-- %%% end function "?<=";
function \?<=\ (L, R : SIGNED) return STD_ULOGIC is
begin
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report "NUMERIC_STD.""?<="": null detected, returning X"
severity warning;
return 'X';
else
for i in L'range loop
if L(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
for i in R'range loop
if R(i) = '-' then
report "NUMERIC_STD.""?<="": '-' found in compare string"
severity error;
return 'X';
end if;
end loop;
if is_x(l) or is_x(r) then
return 'X';
elsif l <= r then
return '1';
else
return '0';
end if;
end if;
end function \?<=\;
-- %%% END replicated functions
-- Special version of "minimum" to do some boundary checking without errors
function mins (l, r : INTEGER)
return INTEGER is
begin -- function mins
if (L = INTEGER'low or R = INTEGER'low) then
return 0; -- error condition, silent
end if;
return minimum (L, R);
end function mins;
-- Special version of "minimum" to do some boundary checking with errors
function mine (l, r : INTEGER)
return INTEGER is
begin -- function mine
if (L = INTEGER'low or R = INTEGER'low) then
report fixed_pkg'instance_name
& " Unbounded number passed, was a literal used?"
severity error;
return 0;
end if;
return minimum (L, R);
end function mine;
-- The following functions are used only internally. Every function
-- calls "cleanvec" either directly or indirectly.
-- purpose: Fixes "downto" problem and resolves meta states
function cleanvec (
arg : UNRESOLVED_sfixed) -- input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(arg'left, arg'right);
constant right_index : INTEGER := mins(arg'left, arg'right);
variable result : UNRESOLVED_sfixed (arg'range);
begin -- function cleanvec
assert not (arg'ascending and (arg'low /= INTEGER'low))
report fixed_pkg'instance_name
& " Vector passed using a ""to"" range, expected is ""downto"""
severity error;
return arg;
end function cleanvec;
-- purpose: Fixes "downto" problem and resolves meta states
function cleanvec (
arg : UNRESOLVED_ufixed) -- input
return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(arg'left, arg'right);
constant right_index : INTEGER := mins(arg'left, arg'right);
variable result : UNRESOLVED_ufixed (arg'range);
begin -- function cleanvec
assert not (arg'ascending and (arg'low /= INTEGER'low))
report fixed_pkg'instance_name
& " Vector passed using a ""to"" range, expected is ""downto"""
severity error;
return arg;
end function cleanvec;
-- Type convert a "unsigned" into a "ufixed", used internally
function to_fixed (
arg : UNSIGNED; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin -- function to_fixed
result := UNRESOLVED_ufixed(arg);
return result;
end function to_fixed;
-- Type convert a "signed" into an "sfixed", used internally
function to_fixed (
arg : SIGNED; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin -- function to_fixed
result := UNRESOLVED_sfixed(arg);
return result;
end function to_fixed;
-- Type convert a "ufixed" into an "unsigned", used internally
function to_uns (
arg : UNRESOLVED_ufixed) -- fp vector
return UNSIGNED is
subtype t is UNSIGNED(arg'high - arg'low downto 0);
variable slv : t;
begin -- function to_uns
slv := t(arg);
return slv;
end function to_uns;
-- Type convert an "sfixed" into a "signed", used internally
function to_s (
arg : UNRESOLVED_sfixed) -- fp vector
return SIGNED is
subtype t is SIGNED(arg'high - arg'low downto 0);
variable slv : t;
begin -- function to_s
slv := t(arg);
return slv;
end function to_s;
-- adds 1 to the LSB of the number
procedure round_up (arg : in UNRESOLVED_ufixed;
result : out UNRESOLVED_ufixed;
overflowx : out BOOLEAN) is
variable arguns, resuns : UNSIGNED (arg'high-arg'low+1 downto 0)
:= (others => '0');
begin -- round_up
arguns (arguns'high-1 downto 0) := to_uns (arg);
resuns := arguns + 1;
result := to_fixed(resuns(arg'high-arg'low
downto 0), arg'high, arg'low);
overflowx := (resuns(resuns'high) = '1');
end procedure round_up;
-- adds 1 to the LSB of the number
procedure round_up (arg : in UNRESOLVED_sfixed;
result : out UNRESOLVED_sfixed;
overflowx : out BOOLEAN) is
variable args, ress : SIGNED (arg'high-arg'low+1 downto 0);
begin -- round_up
args (args'high-1 downto 0) := to_s (arg);
args(args'high) := arg(arg'high); -- sign extend
ress := args + 1;
result := to_fixed(ress (ress'high-1
downto 0), arg'high, arg'low);
overflowx := ((arg(arg'high) /= ress(ress'high-1))
and (or_reduce (STD_ULOGIC_VECTOR(ress)) /= '0'));
end procedure round_up;
-- Rounding - Performs a "round_nearest" (IEEE 754) which rounds up
-- when the remainder is > 0.5. If the remainder IS 0.5 then if the
-- bottom bit is a "1" it is rounded, otherwise it remains the same.
function round_fixed (arg : UNRESOLVED_ufixed;
remainder : UNRESOLVED_ufixed;
overflow_style : fixed_overflow_style_type := fixed_overflow_style)
return UNRESOLVED_ufixed is
variable rounds : BOOLEAN;
variable round_overflow : BOOLEAN;
variable result : UNRESOLVED_ufixed (arg'range);
begin
rounds := false;
if (remainder'length > 1) then
if (remainder (remainder'high) = '1') then
rounds := (arg(arg'low) = '1')
or (or_reduce (to_sulv(remainder(remainder'high-1 downto
remainder'low))) = '1');
end if;
else
rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1');
end if;
if rounds then
round_up(arg => arg,
result => result,
overflowx => round_overflow);
else
result := arg;
end if;
if (overflow_style = fixed_saturate) and round_overflow then
result := saturate (result'high, result'low);
end if;
return result;
end function round_fixed;
-- Rounding case statement
function round_fixed (arg : UNRESOLVED_sfixed;
remainder : UNRESOLVED_sfixed;
overflow_style : fixed_overflow_style_type := fixed_overflow_style)
return UNRESOLVED_sfixed is
variable rounds : BOOLEAN;
variable round_overflow : BOOLEAN;
variable result : UNRESOLVED_sfixed (arg'range);
begin
rounds := false;
if (remainder'length > 1) then
if (remainder (remainder'high) = '1') then
rounds := (arg(arg'low) = '1')
or (or_reduce (to_sulv(remainder(remainder'high-1 downto
remainder'low))) = '1');
end if;
else
rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1');
end if;
if rounds then
round_up(arg => arg,
result => result,
overflowx => round_overflow);
else
result := arg;
end if;
if round_overflow then
if (overflow_style = fixed_saturate) then
if arg(arg'high) = '0' then
result := saturate (result'high, result'low);
else
result := not saturate (result'high, result'low);
end if;
-- Sign bit not fixed when wrapping
end if;
end if;
return result;
end function round_fixed;
-- converts an sfixed into a ufixed. The output is the same length as the
-- input, because abs("1000") = "1000" = 8.
function to_ufixed (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_ufixed
is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable xarg : UNRESOLVED_sfixed(left_index+1 downto right_index);
variable result : UNRESOLVED_ufixed(left_index downto right_index);
begin
if arg'length < 1 then
return NAUF;
end if;
xarg := abs(arg);
result := UNRESOLVED_ufixed (xarg (left_index downto right_index));
return result;
end function to_ufixed;
-----------------------------------------------------------------------------
-- Visible functions
-----------------------------------------------------------------------------
-- Conversion functions. These are needed for synthesis where typically
-- the only input and output type is a std_logic_vector.
function to_sulv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_ULOGIC_VECTOR is
variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0);
begin
if arg'length < 1 then
return NSLV;
end if;
result := STD_ULOGIC_VECTOR (arg);
return result;
end function to_sulv;
function to_sulv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_ULOGIC_VECTOR is
variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0);
begin
if arg'length < 1 then
return NSLV;
end if;
result := STD_ULOGIC_VECTOR (arg);
return result;
end function to_sulv;
function to_slv (
arg : UNRESOLVED_ufixed) -- fixed point vector
return STD_LOGIC_VECTOR is
begin
return to_stdlogicvector(to_sulv(arg));
end function to_slv;
function to_slv (
arg : UNRESOLVED_sfixed) -- fixed point vector
return STD_LOGIC_VECTOR is
begin
return to_stdlogicvector(to_sulv(arg));
end function to_slv;
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return unresolved_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (arg'length < 1 or right_index > left_index) then
return NAUF;
end if;
if (arg'length /= result'length) then
report fixed_pkg'instance_name & "TO_UFIXED(SLV) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NAUF;
else
result := to_fixed (arg => UNSIGNED(arg),
left_index => left_index,
right_index => right_index);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return unresolved_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (arg'length < 1 or right_index > left_index) then
return NASF;
end if;
if (arg'length /= result'length) then
report fixed_pkg'instance_name & "TO_SFIXED(SLV) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NASF;
else
result := to_fixed (arg => SIGNED(arg),
left_index => left_index,
right_index => right_index);
return result;
end if;
end function to_sfixed;
-- Two's complement number, Grows the vector by 1 bit.
-- because "abs (1000.000) = 01000.000" or abs(-16) = 16.
function "abs" (
arg : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable ressns : SIGNED (arg'length downto 0);
variable result : UNRESOLVED_sfixed (left_index+1 downto right_index);
begin
if (arg'length < 1 or result'length < 1) then
return NASF;
end if;
ressns (arg'length-1 downto 0) := to_s (cleanvec (arg));
ressns (arg'length) := ressns (arg'length-1); -- expand sign bit
result := to_fixed (abs(ressns), left_index+1, right_index);
return result;
end function "abs";
-- also grows the vector by 1 bit.
function "-" (
arg : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
constant left_index : INTEGER := arg'high+1;
constant right_index : INTEGER := mine(arg'low, arg'low);
variable ressns : SIGNED (arg'length downto 0);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (arg'length < 1 or result'length < 1) then
return NASF;
end if;
ressns (arg'length-1 downto 0) := to_s (cleanvec(arg));
ressns (arg'length) := ressns (arg'length-1); -- expand sign bit
result := to_fixed (-ressns, left_index, right_index);
return result;
end function "-";
-- Addition
function "+" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) + ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv + rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "+";
function "+" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) + sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index downto 0);
variable result_slv : SIGNED (left_index-right_index downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv + rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "+";
-- Subtraction
function "-" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) - ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv - rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "-";
function "-" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) - sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d))
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mine(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index downto 0);
variable result_slv : SIGNED (left_index-right_index downto 0);
begin
if (l'length < 1 or r'length < 1 or result'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv - rslv;
result := to_fixed(result_slv, left_index, right_index);
return result;
end function "-";
function "*" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) * ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(a+c+1 downto b+d)
variable lslv : UNSIGNED (l'length-1 downto 0);
variable rslv : UNSIGNED (r'length-1 downto 0);
variable result_slv : UNSIGNED (r'length+l'length-1 downto 0);
variable result : UNRESOLVED_ufixed (l'high + r'high+1 downto
mine(l'low, l'low) + mine(r'low, r'low));
begin
if (l'length < 1 or r'length < 1 or
result'length /= result_slv'length) then
return NAUF;
end if;
lslv := to_uns (cleanvec(l));
rslv := to_uns (cleanvec(r));
result_slv := lslv * rslv;
result := to_fixed (result_slv, result'high, result'low);
return result;
end function "*";
function "*" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) * sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(a+c+1 downto b+d)
variable lslv : SIGNED (l'length-1 downto 0);
variable rslv : SIGNED (r'length-1 downto 0);
variable result_slv : SIGNED (r'length+l'length-1 downto 0);
variable result : UNRESOLVED_sfixed (l'high + r'high+1 downto
mine(l'low, l'low) + mine(r'low, r'low));
begin
if (l'length < 1 or r'length < 1 or
result'length /= result_slv'length) then
return NASF;
end if;
lslv := to_s (cleanvec(l));
rslv := to_s (cleanvec(r));
result_slv := lslv * rslv;
result := to_fixed (result_slv, result'high, result'low);
return result;
end function "*";
function "/" (
l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) / ufixed(c downto d) =
return UNRESOLVED_ufixed is -- ufixed(a-d downto b-c-1)
begin
return divide (l, r);
end function "/";
function "/" (
l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) / sfixed(c downto d) =
return UNRESOLVED_sfixed is -- sfixed(a-d+1 downto b-c)
begin
return divide (l, r);
end function "/";
-- This version of divide gives the user more control
-- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1)
function divide (
l, r : UNRESOLVED_ufixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (l'high - mine(r'low, r'low) downto
mine (l'low, l'low) - r'high -1);
variable dresult : UNRESOLVED_ufixed (result'high downto result'low -guard_bits);
variable lresize : UNRESOLVED_ufixed (l'high downto l'high - dresult'length+1);
variable lslv : UNSIGNED (lresize'length-1 downto 0);
variable rslv : UNSIGNED (r'length-1 downto 0);
variable result_slv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NAUF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_uns (cleanvec (lresize));
rslv := to_uns (cleanvec (r));
if (rslv = 0) then
report fixed_pkg'instance_name
& "DIVIDE(ufixed) Division by zero" severity error;
result := saturate (result'high, result'low); -- saturate
else
result_slv := lslv / rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- overflow impossible
round_style => round_style);
end if;
return result;
end function divide;
-- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c)
function divide (
l, r : UNRESOLVED_sfixed;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (l'high - mine(r'low, r'low) + 1 downto
mine (l'low, l'low) - r'high);
variable dresult : UNRESOLVED_sfixed (result'high downto result'low-guard_bits);
variable lresize : UNRESOLVED_sfixed (l'high+1 downto l'high+1 -dresult'length+1);
variable lslv : SIGNED (lresize'length-1 downto 0);
variable rslv : SIGNED (r'length-1 downto 0);
variable result_slv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_s (cleanvec (lresize));
rslv := to_s (cleanvec (r));
if (rslv = 0) then
report fixed_pkg'instance_name
& "DIVIDE(sfixed) Division by zero" severity error;
result := saturate (result'high, result'low);
else
result_slv := lslv / rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- overflow impossible
round_style => round_style);
end if;
return result;
end function divide;
-- 1 / ufixed(a downto b) = ufixed(-b downto -a-1)
function reciprocal (
arg : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
constant one : UNRESOLVED_ufixed (0 downto 0) := "1";
begin
return divide (l => one,
r => arg,
round_style => round_style,
guard_bits => guard_bits);
end function reciprocal;
-- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a)
function reciprocal (
arg : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
constant one : UNRESOLVED_sfixed (1 downto 0) := "01"; -- extra bit.
variable resultx : UNRESOLVED_sfixed (-mine(arg'low, arg'low)+2 downto -arg'high);
begin
if (arg'length < 1 or resultx'length < 1) then
return NASF;
else
resultx := divide (l => one,
r => arg,
round_style => round_style,
guard_bits => guard_bits);
return resultx (resultx'high-1 downto resultx'low); -- remove extra bit
end if;
end function reciprocal;
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b,d))
function "rem" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return remainder (l, r);
end function "rem";
-- remainder
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (min(a,c) downto min(b,d))
function "rem" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return remainder (l, r);
end function "rem";
-- ufixed (a downto b) rem ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b,d))
function remainder (
l, r : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (minimum(l'high, r'high) downto
mine(l'low, r'low));
variable lresize : UNRESOLVED_ufixed (maximum(l'high, r'low) downto
mins(r'low, r'low)-guard_bits);
variable rresize : UNRESOLVED_ufixed (r'high downto r'low-guard_bits);
variable dresult : UNRESOLVED_ufixed (rresize'range);
variable lslv : UNSIGNED (lresize'length-1 downto 0);
variable rslv : UNSIGNED (rresize'length-1 downto 0);
variable result_slv : UNSIGNED (rslv'range);
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NAUF;
end if;
lresize := resize (arg => l,
left_index => lresize'high,
right_index => lresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
lslv := to_uns (lresize);
rresize := resize (arg => r,
left_index => rresize'high,
right_index => rresize'low,
overflow_style => fixed_wrap, -- vector only grows
round_style => fixed_truncate);
rslv := to_uns (rresize);
if (rslv = 0) then
report fixed_pkg'instance_name
& "remainder(ufixed) Division by zero" severity error;
result := saturate (result'high, result'low); -- saturate
else
if (r'low <= l'high) then
result_slv := lslv rem rslv;
dresult := to_fixed (result_slv, dresult'high, dresult'low);
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => fixed_wrap, -- can't overflow
round_style => round_style);
end if;
if l'low < r'low then
result(mins(r'low-1, l'high) downto l'low) :=
cleanvec(l(mins(r'low-1, l'high) downto l'low));
end if;
end if;
return result;
end function remainder;
-- remainder
-- sfixed (a downto b) rem sfixed (c downto d)
-- = sfixed (min(a,c) downto min(b,d))
function remainder (
l, r : UNRESOLVED_sfixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable l_abs : UNRESOLVED_ufixed (l'range);
variable r_abs : UNRESOLVED_ufixed (r'range);
variable result : UNRESOLVED_sfixed (minimum(r'high, l'high) downto
mine(r'low, l'low));
variable neg_result : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto
mins(r'low, l'low));
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
l_abs := to_ufixed (l);
r_abs := to_ufixed (r);
result := UNRESOLVED_sfixed (remainder (
l => l_abs,
r => r_abs,
round_style => round_style));
neg_result := -result;
if l(l'high) = '1' then
result := neg_result(result'range);
end if;
return result;
end function remainder;
-- modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b, d))
function "mod" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return modulo (l, r);
end function "mod";
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto min(b, d))
function "mod" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return modulo(l, r);
end function "mod";
-- modulo
-- ufixed (a downto b) mod ufixed (c downto d)
-- = ufixed (min(a,c) downto min(b, d))
function modulo (
l, r : UNRESOLVED_ufixed; -- fixed point input
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_ufixed is
begin
return remainder(l => l,
r => r,
round_style => round_style,
guard_bits => guard_bits);
end function modulo;
-- sfixed (a downto b) mod sfixed (c downto d)
-- = sfixed (c downto min(b, d))
function modulo (
l, r : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits)
return UNRESOLVED_sfixed is
variable l_abs : UNRESOLVED_ufixed (l'range);
variable r_abs : UNRESOLVED_ufixed (r'range);
variable result : UNRESOLVED_sfixed (r'high downto
mine(r'low, l'low));
variable dresult : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto
mins(r'low, l'low));
variable dresult_not_zero : BOOLEAN;
begin
if (l'length < 1 or r'length < 1 or
mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then
return NASF;
end if;
l_abs := to_ufixed (l);
r_abs := to_ufixed (r);
dresult := "0" & UNRESOLVED_sfixed(remainder (l => l_abs,
r => r_abs,
round_style => round_style));
if (to_s(dresult) = 0) then
dresult_not_zero := false;
else
dresult_not_zero := true;
end if;
if to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '0'
and dresult_not_zero then
result := resize (arg => r - dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
elsif to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '1' then
result := resize (arg => -dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
elsif to_x01(l(l'high)) = '0' and to_x01(r(r'high)) = '1'
and dresult_not_zero then
result := resize (arg => dresult + r,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
else
result := resize (arg => dresult,
left_index => result'high,
right_index => result'low,
overflow_style => overflow_style,
round_style => round_style);
end if;
return result;
end function modulo;
-- Procedure for those who need an "accumulator" function
procedure add_carry (
L, R : in UNRESOLVED_ufixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_ufixed;
c_out : out STD_ULOGIC) is
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (left_index-right_index
downto 0);
variable result_slv : UNSIGNED (left_index-right_index
downto 0);
variable cx : UNSIGNED (0 downto 0); -- Carry in
begin
if (l'length < 1 or r'length < 1) then
result := NAUF;
c_out := '0';
else
cx (0) := c_in;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
result_slv := lslv + rslv + cx;
c_out := result_slv(left_index);
result := to_fixed(result_slv (left_index-right_index-1 downto 0),
left_index-1, right_index);
end if;
end procedure add_carry;
procedure add_carry (
L, R : in UNRESOLVED_sfixed;
c_in : in STD_ULOGIC;
result : out UNRESOLVED_sfixed;
c_out : out STD_ULOGIC) is
constant left_index : INTEGER := maximum(l'high, r'high)+1;
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (left_index-right_index
downto 0);
variable result_slv : SIGNED (left_index-right_index
downto 0);
variable cx : SIGNED (1 downto 0); -- Carry in
begin
if (l'length < 1 or r'length < 1) then
result := NASF;
c_out := '0';
else
cx (1) := '0';
cx (0) := c_in;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
result_slv := lslv + rslv + cx;
c_out := result_slv(left_index);
result := to_fixed(result_slv (left_index-right_index-1 downto 0),
left_index-1, right_index);
end if;
end procedure add_carry;
-- Scales the result by a power of 2. Width of input = width of output with
-- the decimal point moved.
function scalb (y : UNRESOLVED_ufixed; N : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (y'high+N downto y'low+N);
begin
if y'length < 1 then
return NAUF;
else
result := y;
return result;
end if;
end function scalb;
function scalb (y : UNRESOLVED_ufixed; N : SIGNED)
return UNRESOLVED_ufixed is
begin
return scalb (y => y,
N => to_integer(N));
end function scalb;
function scalb (y : UNRESOLVED_sfixed; N : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (y'high+N downto y'low+N);
begin
if y'length < 1 then
return NASF;
else
result := y;
return result;
end if;
end function scalb;
function scalb (y : UNRESOLVED_sfixed; N : SIGNED)
return UNRESOLVED_sfixed is
begin
return scalb (y => y,
N => to_integer(N));
end function scalb;
function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN is
begin
if to_X01(arg(arg'high)) = '1' then
return true;
else
return false;
end if;
end function Is_Negative;
function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'reverse_range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'high+1; -- return out of bounds 'high
end function find_rightmost;
function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'low-1; -- return out of bounds 'low
end function find_leftmost;
function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'reverse_range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'high+1; -- return out of bounds 'high
end function find_rightmost;
function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC)
return INTEGER is
begin
for_loop : for i in arg'range loop
if \?=\ (arg(i), y) = '1' then
return i;
end if;
end loop;
return arg'low-1; -- return out of bounds 'low
end function find_leftmost;
function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sll";
function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "srl";
function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv rol COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "rol";
function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
argslv := argslv ror COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "ror";
function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
-- Arithmetic shift on an unsigned is a logical shift
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sla";
function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER)
return UNRESOLVED_ufixed is
variable argslv : UNSIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_ufixed (arg'range);
begin
argslv := to_uns (arg);
-- Arithmetic shift on an unsigned is a logical shift
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sra";
function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv sll COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sll";
function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv srl COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "srl";
function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv rol COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "rol";
function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
argslv := argslv ror COUNT;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "ror";
function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
if COUNT > 0 then
-- Arithmetic shift left on a 2's complement number is a logic shift
argslv := argslv sll COUNT;
else
argslv := argslv sra -COUNT;
end if;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sla";
function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER)
return UNRESOLVED_sfixed is
variable argslv : SIGNED (arg'length-1 downto 0);
variable result : UNRESOLVED_sfixed (arg'range);
begin
argslv := to_s (arg);
if COUNT > 0 then
argslv := argslv sra COUNT;
else
-- Arithmetic shift left on a 2's complement number is a logic shift
argslv := argslv sll -COUNT;
end if;
result := to_fixed (argslv, result'high, result'low);
return result;
end function "sra";
-- Because some people want the older functions.
function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed is
begin
if (ARG'length < 1) then
return NAUF;
end if;
return ARG sla COUNT;
end function SHIFT_LEFT;
function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL)
return UNRESOLVED_ufixed is
begin
if (ARG'length < 1) then
return NAUF;
end if;
return ARG sra COUNT;
end function SHIFT_RIGHT;
function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed is
begin
if (ARG'length < 1) then
return NASF;
end if;
return ARG sla COUNT;
end function SHIFT_LEFT;
function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL)
return UNRESOLVED_sfixed is
begin
if (ARG'length < 1) then
return NASF;
end if;
return ARG sra COUNT;
end function SHIFT_RIGHT;
----------------------------------------------------------------------------
-- logical functions
----------------------------------------------------------------------------
function "not" (L : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
RESULT := not to_sulv(L);
return to_ufixed(RESULT, L'high, L'low);
end function "not";
function "and" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) and to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """and"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "and";
function "or" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) or to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """or"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "or";
function "nand" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nand to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nand"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "nand";
function "nor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "nor";
function "xor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "xor";
function "xnor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xnor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xnor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_ufixed(RESULT, L'high, L'low);
end function "xnor";
function "not" (L : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
RESULT := not to_sulv(L);
return to_sfixed(RESULT, L'high, L'low);
end function "not";
function "and" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) and to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """and"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "and";
function "or" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) or to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """or"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "or";
function "nand" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nand to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nand"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "nand";
function "nor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) nor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """nor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "nor";
function "xor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "xor";
function "xnor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto
begin
if (L'high = R'high and L'low = R'low) then
RESULT := to_sulv(L) xnor to_sulv(R);
else
assert NO_WARNING
report fixed_pkg'instance_name
& """xnor"": Range error L'RANGE /= R'RANGE"
severity warning;
RESULT := (others => 'X');
end if;
return to_sfixed(RESULT, L'high, L'low);
end function "xnor";
-- Vector and std_ulogic functions, same as functions in numeric_std
function "and" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L and R(i);
end loop;
return result;
end function "and";
function "and" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) and R;
end loop;
return result;
end function "and";
function "or" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L or R(i);
end loop;
return result;
end function "or";
function "or" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) or R;
end loop;
return result;
end function "or";
function "nand" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L nand R(i);
end loop;
return result;
end function "nand";
function "nand" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nand R;
end loop;
return result;
end function "nand";
function "nor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L nor R(i);
end loop;
return result;
end function "nor";
function "nor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nor R;
end loop;
return result;
end function "nor";
function "xor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L xor R(i);
end loop;
return result;
end function "xor";
function "xor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xor R;
end loop;
return result;
end function "xor";
function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (R'range);
begin
for i in result'range loop
result(i) := L xnor R(i);
end loop;
return result;
end function "xnor";
function "xnor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xnor R;
end loop;
return result;
end function "xnor";
function "and" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L and R(i);
end loop;
return result;
end function "and";
function "and" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) and R;
end loop;
return result;
end function "and";
function "or" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L or R(i);
end loop;
return result;
end function "or";
function "or" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) or R;
end loop;
return result;
end function "or";
function "nand" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L nand R(i);
end loop;
return result;
end function "nand";
function "nand" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nand R;
end loop;
return result;
end function "nand";
function "nor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L nor R(i);
end loop;
return result;
end function "nor";
function "nor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) nor R;
end loop;
return result;
end function "nor";
function "xor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L xor R(i);
end loop;
return result;
end function "xor";
function "xor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xor R;
end loop;
return result;
end function "xor";
function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (R'range);
begin
for i in result'range loop
result(i) := L xnor R(i);
end loop;
return result;
end function "xnor";
function "xnor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (L'range);
begin
for i in result'range loop
result(i) := L(i) xnor R;
end loop;
return result;
end function "xnor";
-- Reduction operator_reduces
function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return and_reduce (to_sulv(l));
end function and_reduce;
function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return nand_reduce (to_sulv(l));
end function nand_reduce;
function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return or_reduce (to_sulv(l));
end function or_reduce;
function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return nor_reduce (to_sulv(l));
end function nor_reduce;
function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return xor_reduce (to_sulv(l));
end function xor_reduce;
function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is
begin
return xnor_reduce (to_sulv(l));
end function xnor_reduce;
function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return and_reduce (to_sulv(l));
end function and_reduce;
function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return nand_reduce (to_sulv(l));
end function nand_reduce;
function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return or_reduce (to_sulv(l));
end function or_reduce;
function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return nor_reduce (to_sulv(l));
end function nor_reduce;
function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return xor_reduce (to_sulv(l));
end function xor_reduce;
function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is
begin
return xnor_reduce (to_sulv(l));
end function xnor_reduce;
-- End reduction operator_reduces
function \?=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?=\ (lslv, rslv);
end if;
end function \?=\;
function \?/=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?/=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?/="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?/=\ (lslv, rslv);
end if;
end function \?/=\;
function \?>\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?>
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?>\ (lslv, rslv);
end if;
end function \?>\;
function \?>=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?>=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?>=\ (lslv, rslv);
end if;
end function \?>=\;
function \?<\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?<
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?<\ (lslv, rslv);
end if;
end function \?<\;
function \?<=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin -- ?<=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return \?<=\ (lslv, rslv);
end if;
end function \?<=\;
function \?=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?=\ (lslv, rslv);
end if;
end function \?=\;
function \?/=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?/=
if ((L'length < 1) or (R'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?/="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?/=\ (lslv, rslv);
end if;
end function \?/=\;
function \?>\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?>
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?>\ (lslv, rslv);
end if;
end function \?>\;
function \?>=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?>=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?>="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?>=\ (lslv, rslv);
end if;
end function \?>=\;
function \?<\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?<
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<"": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?<\ (lslv, rslv);
end if;
end function \?<\;
function \?<=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin -- ?<=
if ((l'length < 1) or (r'length < 1)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """?<="": null detected, returning X"
severity warning;
return 'X';
else
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return \?<=\ (lslv, rslv);
end if;
end function \?<=\;
-- Match function, similar to "std_match" from numeric_std
function std_match (L, R : UNRESOLVED_ufixed) return BOOLEAN is
begin
if (L'high = R'high and L'low = R'low) then
return std_match(to_sulv(L), to_sulv(R));
else
assert NO_WARNING
report fixed_pkg'instance_name
& "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE"
severity warning;
return false;
end if;
end function std_match;
function std_match (L, R : UNRESOLVED_sfixed) return BOOLEAN is
begin
if (L'high = R'high and L'low = R'low) then
return std_match(to_sulv(L), to_sulv(R));
else
assert NO_WARNING
report fixed_pkg'instance_name
& "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE"
severity warning;
return false;
end if;
end function std_match;
-- compare functions
function "=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv = rslv;
end function "=";
function "=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv = rslv;
end function "=";
function "/=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": null argument detected, returning TRUE"
severity warning;
return true;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": metavalue detected, returning TRUE"
severity warning;
return true;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv /= rslv;
end function "/=";
function "/=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": null argument detected, returning TRUE"
severity warning;
return true;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """/="": metavalue detected, returning TRUE"
severity warning;
return true;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv /= rslv;
end function "/=";
function ">" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv > rslv;
end function ">";
function ">" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv > rslv;
end function ">";
function "<" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv < rslv;
end function "<";
function "<" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<"": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv < rslv;
end function "<";
function ">=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv >= rslv;
end function ">=";
function ">=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """>="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv >= rslv;
end function ">=";
function "<=" (
l, r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_uns (lresize);
rslv := to_uns (rresize);
return lslv <= rslv;
end function "<=";
function "<=" (
l, r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
variable lslv, rslv : SIGNED (lresize'length-1 downto 0);
begin
if (l'length < 1 or r'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": null argument detected, returning FALSE"
severity warning;
return false;
elsif (Is_X(l) or Is_X(r)) then
assert NO_WARNING
report fixed_pkg'instance_name
& """<="": metavalue detected, returning FALSE"
severity warning;
return false;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
lslv := to_s (lresize);
rslv := to_s (rresize);
return lslv <= rslv;
end function "<=";
-- overloads of the default maximum and minimum functions
function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return lresize;
else return rresize;
end if;
end function maximum;
function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return lresize;
else return rresize;
end if;
end function maximum;
function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NAUF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return rresize;
else return lresize;
end if;
end function minimum;
function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is
constant left_index : INTEGER := maximum(l'high, r'high);
constant right_index : INTEGER := mins(l'low, r'low);
variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index);
begin
if (l'length < 1 or r'length < 1) then
return NASF;
end if;
lresize := resize (l, left_index, right_index);
rresize := resize (r, left_index, right_index);
if lresize > rresize then return rresize;
else return lresize;
end if;
end function minimum;
function to_ufixed (
arg : NATURAL; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_ufixed (left_index downto fw);
variable sresult : UNRESOLVED_ufixed (left_index downto 0) :=
(others => '0'); -- integer portion
variable argx : NATURAL; -- internal version of arg
begin
if (result'length < 1) then
return NAUF;
end if;
if arg /= 0 then
argx := arg;
for I in 0 to sresult'left loop
if (argx mod 2) = 0 then
sresult(I) := '0';
else
sresult(I) := '1';
end if;
argx := argx/2;
end loop;
if argx /= 0 then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_UFIXED(NATURAL): vector truncated"
severity warning;
if overflow_style = fixed_saturate then
return saturate (left_index, right_index);
end if;
end if;
result := resize (arg => sresult,
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
else
result := (others => '0');
end if;
return result;
end function to_ufixed;
function to_sfixed (
arg : INTEGER; -- integer
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_sfixed (left_index downto fw);
variable sresult : UNRESOLVED_sfixed (left_index downto 0) :=
(others => '0'); -- integer portion
variable argx : INTEGER; -- internal version of arg
variable sign : STD_ULOGIC; -- sign of input
begin
if (result'length < 1) then -- null range
return NASF;
end if;
if arg /= 0 then
if (arg < 0) then
sign := '1';
argx := -(arg + 1);
else
sign := '0';
argx := arg;
end if;
for I in 0 to sresult'left loop
if (argx mod 2) = 0 then
sresult(I) := sign;
else
sresult(I) := not sign;
end if;
argx := argx/2;
end loop;
if argx /= 0 or left_index < 0 or sign /= sresult(sresult'left) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_SFIXED(INTEGER): vector truncated"
severity warning;
if overflow_style = fixed_saturate then -- saturate
if arg < 0 then
result := not saturate (result'high, result'low); -- underflow
else
result := saturate (result'high, result'low); -- overflow
end if;
return result;
end if;
end if;
result := resize (arg => sresult,
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
else
result := (others => '0');
end if;
return result;
end function to_sfixed;
function to_ufixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_ufixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_ufixed (left_index downto fw) :=
(others => '0');
variable Xresult : UNRESOLVED_ufixed (left_index downto
fw-guard_bits) :=
(others => '0');
variable presult : REAL;
-- variable overflow_needed : BOOLEAN;
begin
-- If negative or null range, return.
if (left_index < fw) then
return NAUF;
end if;
if (arg < 0.0) then
report fixed_pkg'instance_name
& "TO_UFIXED: Negative argument passed "
& REAL'image(arg) severity error;
return result;
end if;
presult := arg;
if presult >= (2.0**(left_index+1)) then
assert NO_WARNING report fixed_pkg'instance_name
& "TO_UFIXED(REAL): vector truncated"
severity warning;
if overflow_style = fixed_wrap then
presult := presult mod (2.0**(left_index+1)); -- wrap
else
return saturate (result'high, result'low);
end if;
end if;
for i in Xresult'range loop
if presult >= 2.0**i then
Xresult(i) := '1';
presult := presult - 2.0**i;
else
Xresult(i) := '0';
end if;
end loop;
if guard_bits > 0 and round_style = fixed_round then
result := round_fixed (arg => Xresult (left_index
downto right_index),
remainder => Xresult (right_index-1 downto
right_index-guard_bits),
overflow_style => overflow_style);
else
result := Xresult (result'range);
end if;
return result;
end function to_ufixed;
function to_sfixed (
arg : REAL; -- real
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_sfixed is
constant fw : INTEGER := mins (right_index, right_index); -- catch literals
variable result : UNRESOLVED_sfixed (left_index downto fw) :=
(others => '0');
variable Xresult : UNRESOLVED_sfixed (left_index+1 downto fw-guard_bits) :=
(others => '0');
variable presult : REAL;
begin
if (left_index < fw) then -- null range
return NASF;
end if;
if (arg >= (2.0**left_index) or arg < -(2.0**left_index)) then
assert NO_WARNING report fixed_pkg'instance_name
& "TO_SFIXED(REAL): vector truncated"
severity warning;
if overflow_style = fixed_saturate then
if arg < 0.0 then -- saturate
result := not saturate (result'high, result'low); -- underflow
else
result := saturate (result'high, result'low); -- overflow
end if;
return result;
else
presult := abs(arg) mod (2.0**(left_index+1)); -- wrap
end if;
else
presult := abs(arg);
end if;
for i in Xresult'range loop
if presult >= 2.0**i then
Xresult(i) := '1';
presult := presult - 2.0**i;
else
Xresult(i) := '0';
end if;
end loop;
if arg < 0.0 then
Xresult := to_fixed(-to_s(Xresult), Xresult'high, Xresult'low);
end if;
if guard_bits > 0 and round_style = fixed_round then
result := round_fixed (arg => Xresult (left_index
downto right_index),
remainder => Xresult (right_index-1 downto
right_index-guard_bits),
overflow_style => overflow_style);
else
result := Xresult (result'range);
end if;
return result;
end function to_sfixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG;
variable result : UNRESOLVED_ufixed (left_index downto right_index);
begin
if arg'length < 1 or (left_index < right_index) then
return NAUF;
end if;
result := resize (arg => UNRESOLVED_ufixed (XARG),
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
return result;
end function to_ufixed;
-- converted version
function to_ufixed (
arg : UNSIGNED) -- unsigned
return UNRESOLVED_ufixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG;
begin
if arg'length < 1 then
return NAUF;
end if;
return UNRESOLVED_ufixed(xarg);
end function to_ufixed;
function to_sfixed (
arg : SIGNED; -- signed
constant left_index : INTEGER; -- left index (high index)
constant right_index : INTEGER := 0; -- right index
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : SIGNED(ARG_LEFT downto 0) is ARG;
variable result : UNRESOLVED_sfixed (left_index downto right_index);
begin
if arg'length < 1 or (left_index < right_index) then
return NASF;
end if;
result := resize (arg => UNRESOLVED_sfixed (XARG),
left_index => left_index,
right_index => right_index,
round_style => round_style,
overflow_style => overflow_style);
return result;
end function to_sfixed;
-- converted version
function to_sfixed (
arg : SIGNED) -- signed
return UNRESOLVED_sfixed is
constant ARG_LEFT : INTEGER := ARG'length-1;
alias XARG : SIGNED(ARG_LEFT downto 0) is ARG;
begin
if arg'length < 1 then
return NASF;
end if;
return UNRESOLVED_sfixed(xarg);
end function to_sfixed;
function to_sfixed (arg : UNRESOLVED_ufixed) return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (arg'high+1 downto arg'low);
begin
if arg'length < 1 then
return NASF;
end if;
result (arg'high downto arg'low) := UNRESOLVED_sfixed(cleanvec(arg));
result (arg'high+1) := '0';
return result;
end function to_sfixed;
-- Because of the fairly complicated sizing rules in the fixed point
-- packages these functions are provided to compute the result ranges
-- Example:
-- signal uf1 : ufixed (3 downto -3);
-- signal uf2 : ufixed (4 downto -2);
-- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto
-- ufixed_low (3, -3, '*', 4, -2));
-- uf1multuf2 <= uf1 * uf2;
-- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod),
-- '1' (reciprocal), 'A', 'a' (abs), 'N', 'n' (-sfixed)
function ufixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return maximum (left_index, left_index2) + 1;
when '*' => return left_index + left_index2 + 1;
when '/' => return left_index - right_index2;
when '1' => return -right_index; -- reciprocal
when 'R'|'r' => return mins (left_index, left_index2); -- "rem"
when 'M'|'m' => return mins (left_index, left_index2); -- "mod"
when others => return left_index; -- For abs and default
end case;
end function ufixed_high;
function ufixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return mins (right_index, right_index2);
when '*' => return right_index + right_index2;
when '/' => return right_index - left_index2 - 1;
when '1' => return -left_index - 1; -- reciprocal
when 'R'|'r' => return mins (right_index, right_index2); -- "rem"
when 'M'|'m' => return mins (right_index, right_index2); -- "mod"
when others => return right_index; -- for abs and default
end case;
end function ufixed_low;
function sfixed_high (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return maximum (left_index, left_index2) + 1;
when '*' => return left_index + left_index2 + 1;
when '/' => return left_index - right_index2 + 1;
when '1' => return -right_index + 1; -- reciprocal
when 'R'|'r' => return mins (left_index, left_index2); -- "rem"
when 'M'|'m' => return left_index2; -- "mod"
when 'A'|'a' => return left_index + 1; -- "abs"
when 'N'|'n' => return left_index + 1; -- -sfixed
when others => return left_index;
end case;
end function sfixed_high;
function sfixed_low (left_index, right_index : INTEGER;
operation : CHARACTER := 'X';
left_index2, right_index2 : INTEGER := 0)
return INTEGER is
begin
case operation is
when '+'| '-' => return mins (right_index, right_index2);
when '*' => return right_index + right_index2;
when '/' => return right_index - left_index2;
when '1' => return -left_index; -- reciprocal
when 'R'|'r' => return mins (right_index, right_index2); -- "rem"
when 'M'|'m' => return mins (right_index, right_index2); -- "mod"
when others => return right_index; -- default for abs, neg and default
end case;
end function sfixed_low;
-- Same as above, but using the "size_res" input only for their ranges:
-- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto
-- ufixed_low (uf1, '*', uf2));
-- uf1multuf2 <= uf1 * uf2;
function ufixed_high (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER is
begin
return ufixed_high (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function ufixed_high;
function ufixed_low (size_res : UNRESOLVED_ufixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_ufixed)
return INTEGER is
begin
return ufixed_low (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function ufixed_low;
function sfixed_high (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER is
begin
return sfixed_high (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function sfixed_high;
function sfixed_low (size_res : UNRESOLVED_sfixed;
operation : CHARACTER := 'X';
size_res2 : UNRESOLVED_sfixed)
return INTEGER is
begin
return sfixed_low (left_index => size_res'high,
right_index => size_res'low,
operation => operation,
left_index2 => size_res2'high,
right_index2 => size_res2'low);
end function sfixed_low;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
constant sat : UNRESOLVED_ufixed (left_index downto right_index) :=
(others => '1');
begin
return sat;
end function saturate;
-- purpose: returns a saturated number
function saturate (
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable sat : UNRESOLVED_sfixed (left_index downto right_index) :=
(others => '1');
begin
-- saturate positive, to saturate negative, just do "not saturate()"
sat (left_index) := '0';
return sat;
end function saturate;
function saturate (
size_res : UNRESOLVED_ufixed) -- only the size of this is used
return UNRESOLVED_ufixed is
begin
return saturate (size_res'high, size_res'low);
end function saturate;
function saturate (
size_res : UNRESOLVED_sfixed) -- only the size of this is used
return UNRESOLVED_sfixed is
begin
return saturate (size_res'high, size_res'low);
end function saturate;
-- As a concession to those who use a graphical DSP environment,
-- these functions take parameters in those tools format and create
-- fixed point numbers. These functions are designed to convert from
-- a std_logic_vector to the VHDL fixed point format using the conventions
-- of these packages. In a pure VHDL environment you should use the
-- "to_ufixed" and "to_sfixed" routines.
-- Unsigned fixed point
function to_UFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (width-fraction-1 downto -fraction);
begin
if (arg'length /= result'length) then
report fixed_pkg'instance_name
& "TO_UFIX (STD_ULOGIC_VECTOR) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NAUF;
else
result := to_ufixed (arg, result'high, result'low);
return result;
end if;
end function to_UFix;
-- signed fixed point
function to_SFix (
arg : STD_ULOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (width-fraction-1 downto -fraction);
begin
if (arg'length /= result'length) then
report fixed_pkg'instance_name
& "TO_SFIX (STD_ULOGIC_VECTOR) "
& "Vector lengths do not match. Input length is "
& INTEGER'image(arg'length) & " and output will be "
& INTEGER'image(result'length) & " wide."
severity error;
return NASF;
else
result := to_sfixed (arg, result'high, result'low);
return result;
end if;
end function to_SFix;
-- finding the bounds of a number. These functions can be used like this:
-- signal xxx : ufixed (7 downto -3);
-- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))"
-- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3)
-- downto UFix_low(11, 3, "+", 11, 3));
-- Where "11" is the width of xxx (xxx'length),
-- and 3 is the lower bound (abs (xxx'low))
-- In a pure VHDL environment use "ufixed_high" and "ufixed_low"
function ufix_high (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return ufixed_high (left_index => width - 1 - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - 1 - fraction2,
right_index2 => -fraction2);
end function ufix_high;
function ufix_low (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return ufixed_low (left_index => width - 1 - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - 1 - fraction2,
right_index2 => -fraction2);
end function ufix_low;
function sfix_high (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return sfixed_high (left_index => width - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - fraction2,
right_index2 => -fraction2);
end function sfix_high;
function sfix_low (
width, fraction : NATURAL;
operation : CHARACTER := 'X';
width2, fraction2 : NATURAL := 0)
return INTEGER is
begin
return sfixed_low (left_index => width - fraction,
right_index => -fraction,
operation => operation,
left_index2 => width2 - fraction2,
right_index2 => -fraction2);
end function sfix_low;
function to_unsigned (
arg : UNRESOLVED_ufixed; -- ufixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED is
begin
return to_uns(resize (arg => arg,
left_index => size-1,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
end function to_unsigned;
function to_unsigned (
arg : UNRESOLVED_ufixed; -- ufixed point input
size_res : UNSIGNED; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNSIGNED is
begin
return to_unsigned (arg => arg,
size => size_res'length,
round_style => round_style,
overflow_style => overflow_style);
end function to_unsigned;
function to_signed (
arg : UNRESOLVED_sfixed; -- sfixed point input
constant size : NATURAL; -- length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED is
begin
return to_s(resize (arg => arg,
left_index => size-1,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
end function to_signed;
function to_signed (
arg : UNRESOLVED_sfixed; -- sfixed point input
size_res : SIGNED; -- used for length of output
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return SIGNED is
begin
return to_signed (arg => arg,
size => size_res'length,
round_style => round_style,
overflow_style => overflow_style);
end function to_signed;
function to_real (
arg : UNRESOLVED_ufixed) -- ufixed point input
return REAL is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable result : REAL; -- result
variable arg_int : UNRESOLVED_ufixed (left_index downto right_index);
begin
if (arg'length < 1) then
return 0.0;
end if;
arg_int := to_x01(cleanvec(arg));
if (Is_X(arg_int)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_REAL (ufixed): metavalue detected, returning 0.0"
severity warning;
return 0.0;
end if;
result := 0.0;
for i in arg_int'range loop
if (arg_int(i) = '1') then
result := result + (2.0**i);
end if;
end loop;
return result;
end function to_real;
function to_real (
arg : UNRESOLVED_sfixed) -- ufixed point input
return REAL is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable result : REAL; -- result
variable arg_int : UNRESOLVED_sfixed (left_index downto right_index);
-- unsigned version of argument
variable arg_uns : UNRESOLVED_ufixed (left_index downto right_index);
-- absolute of argument
begin
if (arg'length < 1) then
return 0.0;
end if;
arg_int := to_x01(cleanvec(arg));
if (Is_X(arg_int)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_REAL (sfixed): metavalue detected, returning 0.0"
severity warning;
return 0.0;
end if;
arg_uns := to_ufixed (arg_int);
result := to_real (arg_uns);
if (arg_int(arg_int'high) = '1') then
result := -result;
end if;
return result;
end function to_real;
function to_integer (
arg : UNRESOLVED_ufixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return NATURAL is
constant left_index : INTEGER := arg'high;
variable arg_uns : UNSIGNED (left_index+1 downto 0)
:= (others => '0');
begin
if (arg'length < 1) then
return 0;
end if;
if (Is_X (arg)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_INTEGER (ufixed): metavalue detected, returning 0"
severity warning;
return 0;
end if;
if (left_index < -1) then
return 0;
end if;
arg_uns := to_uns(resize (arg => arg,
left_index => arg_uns'high,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
return to_integer (arg_uns);
end function to_integer;
function to_integer (
arg : UNRESOLVED_sfixed; -- fixed point input
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return INTEGER is
constant left_index : INTEGER := arg'high;
constant right_index : INTEGER := arg'low;
variable arg_s : SIGNED (left_index+1 downto 0);
begin
if (arg'length < 1) then
return 0;
end if;
if (Is_X (arg)) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_INTEGER (sfixed): metavalue detected, returning 0"
severity warning;
return 0;
end if;
if (left_index < -1) then
return 0;
end if;
arg_s := to_s(resize (arg => arg,
left_index => arg_s'high,
right_index => 0,
round_style => round_style,
overflow_style => overflow_style));
return to_integer (arg_s);
end function to_integer;
function to_01 (
s : UNRESOLVED_ufixed; -- ufixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (s'range); -- result
begin
if (s'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_01(ufixed): null detected, returning NULL"
severity warning;
return NAUF;
end if;
return to_fixed (to_01(to_uns(s), XMAP), s'high, s'low);
end function to_01;
function to_01 (
s : UNRESOLVED_sfixed; -- sfixed point input
constant XMAP : STD_ULOGIC := '0') -- Map x to
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (s'range);
begin
if (s'length < 1) then
assert NO_WARNING
report fixed_pkg'instance_name
& "TO_01(sfixed): null detected, returning NULL"
severity warning;
return NASF;
end if;
return to_fixed (to_01(to_s(s), XMAP), s'high, s'low);
end function to_01;
function Is_X (
arg : UNRESOLVED_ufixed)
return BOOLEAN is
variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv
begin
argslv := to_sulv(arg);
return Is_X (argslv);
end function Is_X;
function Is_X (
arg : UNRESOLVED_sfixed)
return BOOLEAN is
variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv
begin
argslv := to_sulv(arg);
return Is_X (argslv);
end function Is_X;
function To_X01 (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_X01(to_sulv(arg)), arg'high, arg'low);
end function To_X01;
function to_X01 (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_X01(to_sulv(arg)), arg'high, arg'low);
end function To_X01;
function To_X01Z (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_X01Z(to_sulv(arg)), arg'high, arg'low);
end function To_X01Z;
function to_X01Z (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_X01Z(to_sulv(arg)), arg'high, arg'low);
end function To_X01Z;
function To_UX01 (
arg : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return to_ufixed (To_UX01(to_sulv(arg)), arg'high, arg'low);
end function To_UX01;
function to_UX01 (
arg : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return to_sfixed (To_UX01(to_sulv(arg)), arg'high, arg'low);
end function To_UX01;
function resize (
arg : UNRESOLVED_ufixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant arghigh : INTEGER := maximum (arg'high, arg'low);
constant arglow : INTEGER := mine (arg'high, arg'low);
variable invec : UNRESOLVED_ufixed (arghigh downto arglow);
variable result : UNRESOLVED_ufixed(left_index downto right_index) :=
(others => '0');
variable needs_rounding : BOOLEAN := false;
begin -- resize
if (arg'length < 1) or (result'length < 1) then
return NAUF;
elsif (invec'length < 1) then
return result; -- string literal value
else
invec := cleanvec(arg);
if (right_index > arghigh) then -- return top zeros
needs_rounding := (round_style = fixed_round) and
(right_index = arghigh+1);
elsif (left_index < arglow) then -- return overflow
if (overflow_style = fixed_saturate) and
(or_reduce(to_sulv(invec)) = '1') then
result := saturate (result'high, result'low); -- saturate
end if;
elsif (arghigh > left_index) then
-- wrap or saturate?
if (overflow_style = fixed_saturate and
or_reduce (to_sulv(invec(arghigh downto left_index+1))) = '1')
then
result := saturate (result'high, result'low); -- saturate
else
if (arglow >= right_index) then
result (left_index downto arglow) :=
invec(left_index downto arglow);
else
result (left_index downto right_index) :=
invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
end if;
else -- arghigh <= integer width
if (arglow >= right_index) then
result (arghigh downto arglow) := invec;
else
result (arghigh downto right_index) :=
invec (arghigh downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
end if;
-- Round result
if needs_rounding then
result := round_fixed (arg => result,
remainder => invec (right_index-1
downto arglow),
overflow_style => overflow_style);
end if;
return result;
end if;
end function resize;
function resize (
arg : UNRESOLVED_sfixed; -- input
constant left_index : INTEGER; -- integer portion
constant right_index : INTEGER; -- size of fraction
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant arghigh : INTEGER := maximum (arg'high, arg'low);
constant arglow : INTEGER := mine (arg'high, arg'low);
variable invec : UNRESOLVED_sfixed (arghigh downto arglow);
variable result : UNRESOLVED_sfixed(left_index downto right_index) :=
(others => '0');
variable reduced : STD_ULOGIC;
variable needs_rounding : BOOLEAN := false; -- rounding
begin -- resize
if (arg'length < 1) or (result'length < 1) then
return NASF;
elsif (invec'length < 1) then
return result; -- string literal value
else
invec := cleanvec(arg);
if (right_index > arghigh) then -- return top zeros
if (arg'low /= INTEGER'low) then -- check for a literal
result := (others => arg(arghigh)); -- sign extend
end if;
needs_rounding := (round_style = fixed_round) and
(right_index = arghigh+1);
elsif (left_index < arglow) then -- return overflow
if (overflow_style = fixed_saturate) then
reduced := or_reduce (to_sulv(invec));
if (reduced = '1') then
if (invec(arghigh) = '0') then
-- saturate POSITIVE
result := saturate (result'high, result'low);
else
-- saturate negative
result := not saturate (result'high, result'low);
end if;
-- else return 0 (input was 0)
end if;
-- else return 0 (wrap)
end if;
elsif (arghigh > left_index) then
if (invec(arghigh) = '0') then
reduced := or_reduce (to_sulv(invec(arghigh-1 downto
left_index)));
if overflow_style = fixed_saturate and reduced = '1' then
-- saturate positive
result := saturate (result'high, result'low);
else
if (right_index > arglow) then
result := invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round);
else
result (left_index downto arglow) :=
invec (left_index downto arglow);
end if;
end if;
else
reduced := and_reduce (to_sulv(invec(arghigh-1 downto
left_index)));
if overflow_style = fixed_saturate and reduced = '0' then
result := not saturate (result'high, result'low);
else
if (right_index > arglow) then
result := invec (left_index downto right_index);
needs_rounding := (round_style = fixed_round);
else
result (left_index downto arglow) :=
invec (left_index downto arglow);
end if;
end if;
end if;
else -- arghigh <= integer width
if (arglow >= right_index) then
result (arghigh downto arglow) := invec;
else
result (arghigh downto right_index) :=
invec (arghigh downto right_index);
needs_rounding := (round_style = fixed_round); -- round
end if;
if (left_index > arghigh) then -- sign extend
result(left_index downto arghigh+1) := (others => invec(arghigh));
end if;
end if;
-- Round result
if (needs_rounding) then
result := round_fixed (arg => result,
remainder => invec (right_index-1
downto arglow),
overflow_style => overflow_style);
end if;
return result;
end if;
end function resize;
-- size_res functions
-- These functions compute the size from a passed variable named "size_res"
-- The only part of this variable used it it's size, it is never passed
-- to a lower level routine.
function to_ufixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : STD_ULOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : NATURAL; -- integer
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : INTEGER; -- integer
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : REAL; -- real
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
guard_bits => guard_bits,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : REAL; -- real
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style;
constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
guard_bits => guard_bits,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function to_ufixed (
arg : UNSIGNED; -- unsigned
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := to_ufixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_ufixed;
function to_sfixed (
arg : SIGNED; -- signed
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'left downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := to_sfixed (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function to_sfixed;
function resize (
arg : UNRESOLVED_ufixed; -- input
size_res : UNRESOLVED_ufixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_ufixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_ufixed (size_res'high downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NAUF;
else
result := resize (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function resize;
function resize (
arg : UNRESOLVED_sfixed; -- input
size_res : UNRESOLVED_sfixed; -- for size only
constant overflow_style : fixed_overflow_style_type := fixed_overflow_style;
constant round_style : fixed_round_style_type := fixed_round_style)
return UNRESOLVED_sfixed is
constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals
variable result : UNRESOLVED_sfixed (size_res'high downto fw);
begin
if (result'length < 1 or arg'length < 1) then
return NASF;
else
result := resize (arg => arg,
left_index => size_res'high,
right_index => size_res'low,
round_style => round_style,
overflow_style => overflow_style);
return result;
end if;
end function resize;
-- Overloaded math functions for real
function "+" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l + to_ufixed (r, l'high, l'low));
end function "+";
function "+" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) + r);
end function "+";
function "+" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l + to_sfixed (r, l'high, l'low));
end function "+";
function "+" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) + r);
end function "+";
function "-" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l - to_ufixed (r, l'high, l'low));
end function "-";
function "-" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) - r);
end function "-";
function "-" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l - to_sfixed (r, l'high, l'low));
end function "-";
function "-" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) - r);
end function "-";
function "*" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l * to_ufixed (r, l'high, l'low));
end function "*";
function "*" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) * r);
end function "*";
function "*" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l * to_sfixed (r, l'high, l'low));
end function "*";
function "*" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) * r);
end function "*";
function "/" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l / to_ufixed (r, l'high, l'low));
end function "/";
function "/" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) / r);
end function "/";
function "/" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l / to_sfixed (r, l'high, l'low));
end function "/";
function "/" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) / r);
end function "/";
function "rem" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l rem to_ufixed (r, l'high, l'low));
end function "rem";
function "rem" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) rem r);
end function "rem";
function "rem" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l rem to_sfixed (r, l'high, l'low));
end function "rem";
function "rem" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) rem r);
end function "rem";
function "mod" (
l : UNRESOLVED_ufixed; -- fixed point input
r : REAL)
return UNRESOLVED_ufixed is
begin
return (l mod to_ufixed (r, l'high, l'low));
end function "mod";
function "mod" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, r'low) mod r);
end function "mod";
function "mod" (
l : UNRESOLVED_sfixed; -- fixed point input
r : REAL)
return UNRESOLVED_sfixed is
begin
return (l mod to_sfixed (r, l'high, l'low));
end function "mod";
function "mod" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, r'low) mod r);
end function "mod";
-- Overloaded math functions for integers
function "+" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l + to_ufixed (r, l'high, 0));
end function "+";
function "+" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) + r);
end function "+";
function "+" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l + to_sfixed (r, l'high, 0));
end function "+";
function "+" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) + r);
end function "+";
-- Overloaded functions
function "-" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l - to_ufixed (r, l'high, 0));
end function "-";
function "-" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) - r);
end function "-";
function "-" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l - to_sfixed (r, l'high, 0));
end function "-";
function "-" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) - r);
end function "-";
-- Overloaded functions
function "*" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l * to_ufixed (r, l'high, 0));
end function "*";
function "*" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) * r);
end function "*";
function "*" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l * to_sfixed (r, l'high, 0));
end function "*";
function "*" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) * r);
end function "*";
-- Overloaded functions
function "/" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l / to_ufixed (r, l'high, 0));
end function "/";
function "/" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) / r);
end function "/";
function "/" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l / to_sfixed (r, l'high, 0));
end function "/";
function "/" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) / r);
end function "/";
function "rem" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l rem to_ufixed (r, l'high, 0));
end function "rem";
function "rem" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) rem r);
end function "rem";
function "rem" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l rem to_sfixed (r, l'high, 0));
end function "rem";
function "rem" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) rem r);
end function "rem";
function "mod" (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return (l mod to_ufixed (r, l'high, 0));
end function "mod";
function "mod" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return (to_ufixed (l, r'high, 0) mod r);
end function "mod";
function "mod" (
l : UNRESOLVED_sfixed; -- fixed point input
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return (l mod to_sfixed (r, l'high, 0));
end function "mod";
function "mod" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return UNRESOLVED_sfixed is
begin
return (to_sfixed (l, r'high, 0) mod r);
end function "mod";
-- overloaded ufixed compare functions with integer
function "=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l = to_ufixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l /= to_ufixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l >= to_ufixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l <= to_ufixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l > to_ufixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return BOOLEAN is
begin
return (l < to_ufixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (l, to_ufixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (l, to_ufixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (l, to_ufixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (l, to_ufixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (l, to_ufixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_ufixed;
r : NATURAL) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (l, to_ufixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return maximum (l, to_ufixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_ufixed; -- fixed point input
r : NATURAL)
return UNRESOLVED_ufixed is
begin
return minimum (l, to_ufixed (r, l'high, l'low));
end function minimum;
-- NATURAL to ufixed
function "=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_ufixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_ufixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_ufixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_ufixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_ufixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_ufixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return maximum (to_ufixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : NATURAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return minimum (to_ufixed (l, r'high, r'low), r);
end function minimum;
-- overloaded ufixed compare functions with real
function "=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l = to_ufixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l /= to_ufixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l >= to_ufixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l <= to_ufixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l > to_ufixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_ufixed;
r : REAL)
return BOOLEAN is
begin
return (l < to_ufixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?=\ (l, to_ufixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?/=\ (l, to_ufixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>=\ (l, to_ufixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<=\ (l, to_ufixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>\ (l, to_ufixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_ufixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<\ (l, to_ufixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_ufixed;
r : REAL)
return UNRESOLVED_ufixed is
begin
return maximum (l, to_ufixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_ufixed;
r : REAL)
return UNRESOLVED_ufixed is
begin
return minimum (l, to_ufixed (r, l'high, l'low));
end function minimum;
-- real and ufixed
function "=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return BOOLEAN is
begin
return (to_ufixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_ufixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_ufixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_ufixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_ufixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_ufixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_ufixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return maximum (to_ufixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : REAL;
r : UNRESOLVED_ufixed) -- fixed point input
return UNRESOLVED_ufixed is
begin
return minimum (to_ufixed (l, r'high, r'low), r);
end function minimum;
-- overloaded sfixed compare functions with integer
function "=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l = to_sfixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l /= to_sfixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l >= to_sfixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l <= to_sfixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l > to_sfixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_sfixed;
r : INTEGER)
return BOOLEAN is
begin
return (l < to_sfixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?=\ (l, to_sfixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?/=\ (l, to_sfixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?>=\ (l, to_sfixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?<=\ (l, to_sfixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?>\ (l, to_sfixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_sfixed;
r : INTEGER)
return STD_ULOGIC is
begin
return \?<\ (l, to_sfixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_sfixed;
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return maximum (l, to_sfixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_sfixed;
r : INTEGER)
return UNRESOLVED_sfixed is
begin
return minimum (l, to_sfixed (r, l'high, l'low));
end function minimum;
-- integer and sfixed
function "=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_sfixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_sfixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_sfixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_sfixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_sfixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : INTEGER;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_sfixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : INTEGER;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return maximum (to_sfixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : INTEGER;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return minimum (to_sfixed (l, r'high, r'low), r);
end function minimum;
-- overloaded sfixed compare functions with real
function "=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l = to_sfixed (r, l'high, l'low));
end function "=";
function "/=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l /= to_sfixed (r, l'high, l'low));
end function "/=";
function ">=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l >= to_sfixed (r, l'high, l'low));
end function ">=";
function "<=" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l <= to_sfixed (r, l'high, l'low));
end function "<=";
function ">" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l > to_sfixed (r, l'high, l'low));
end function ">";
function "<" (
l : UNRESOLVED_sfixed;
r : REAL)
return BOOLEAN is
begin
return (l < to_sfixed (r, l'high, l'low));
end function "<";
function \?=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?=\ (l, to_sfixed (r, l'high, l'low));
end function \?=\;
function \?/=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?/=\ (l, to_sfixed (r, l'high, l'low));
end function \?/=\;
function \?>=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>=\ (l, to_sfixed (r, l'high, l'low));
end function \?>=\;
function \?<=\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<=\ (l, to_sfixed (r, l'high, l'low));
end function \?<=\;
function \?>\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?>\ (l, to_sfixed (r, l'high, l'low));
end function \?>\;
function \?<\ (
l : UNRESOLVED_sfixed;
r : REAL)
return STD_ULOGIC is
begin
return \?<\ (l, to_sfixed (r, l'high, l'low));
end function \?<\;
function maximum (
l : UNRESOLVED_sfixed;
r : REAL)
return UNRESOLVED_sfixed is
begin
return maximum (l, to_sfixed (r, l'high, l'low));
end function maximum;
function minimum (
l : UNRESOLVED_sfixed;
r : REAL)
return UNRESOLVED_sfixed is
begin
return minimum (l, to_sfixed (r, l'high, l'low));
end function minimum;
-- REAL and sfixed
function "=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) = r);
end function "=";
function "/=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) /= r);
end function "/=";
function ">=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) >= r);
end function ">=";
function "<=" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) <= r);
end function "<=";
function ">" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) > r);
end function ">";
function "<" (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return BOOLEAN is
begin
return (to_sfixed (l, r'high, r'low) < r);
end function "<";
function \?=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?=\ (to_sfixed (l, r'high, r'low), r);
end function \?=\;
function \?/=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?/=\ (to_sfixed (l, r'high, r'low), r);
end function \?/=\;
function \?>=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>=\ (to_sfixed (l, r'high, r'low), r);
end function \?>=\;
function \?<=\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<=\ (to_sfixed (l, r'high, r'low), r);
end function \?<=\;
function \?>\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?>\ (to_sfixed (l, r'high, r'low), r);
end function \?>\;
function \?<\ (
l : REAL;
r : UNRESOLVED_sfixed) -- fixed point input
return STD_ULOGIC is
begin
return \?<\ (to_sfixed (l, r'high, r'low), r);
end function \?<\;
function maximum (
l : REAL;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return maximum (to_sfixed (l, r'high, r'low), r);
end function maximum;
function minimum (
l : REAL;
r : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return minimum (to_sfixed (l, r'high, r'low), r);
end function minimum;
-- rtl_synthesis off
-- pragma synthesis_off
-- copied from std_logic_textio
type MVL9plus is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-', error);
type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER;
type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC;
type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus;
constant MVL9_to_char : char_indexed_by_MVL9 := "UX01ZWLH-";
constant char_to_MVL9 : MVL9_indexed_by_char :=
('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z',
'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => 'U');
constant char_to_MVL9plus : MVL9plus_indexed_by_char :=
('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z',
'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => error);
constant NBSP : CHARACTER := CHARACTER'val(160); -- space character
constant NUS : STRING(2 to 1) := (others => ' ');
-- %%% Replicated Textio functions
procedure Char2TriBits (C : CHARACTER;
RESULT : out STD_ULOGIC_VECTOR(2 downto 0);
GOOD : out BOOLEAN;
ISSUE_ERROR : in BOOLEAN) is
begin
case c is
when '0' => result := o"0"; good := true;
when '1' => result := o"1"; good := true;
when '2' => result := o"2"; good := true;
when '3' => result := o"3"; good := true;
when '4' => result := o"4"; good := true;
when '5' => result := o"5"; good := true;
when '6' => result := o"6"; good := true;
when '7' => result := o"7"; good := true;
when 'Z' => result := "ZZZ"; good := true;
when 'X' => result := "XXX"; good := true;
when others =>
assert not ISSUE_ERROR
report fixed_pkg'instance_name
& "OREAD Error: Read a '" & c &
"', expected an Octal character (0-7)."
severity error;
result := "UUU";
good := false;
end case;
end procedure Char2TriBits;
-- Hex Read and Write procedures for STD_ULOGIC_VECTOR.
-- Modified from the original to be more forgiving.
procedure Char2QuadBits (C : CHARACTER;
RESULT : out STD_ULOGIC_VECTOR(3 downto 0);
GOOD : out BOOLEAN;
ISSUE_ERROR : in BOOLEAN) is
begin
case c is
when '0' => result := x"0"; good := true;
when '1' => result := x"1"; good := true;
when '2' => result := x"2"; good := true;
when '3' => result := x"3"; good := true;
when '4' => result := x"4"; good := true;
when '5' => result := x"5"; good := true;
when '6' => result := x"6"; good := true;
when '7' => result := x"7"; good := true;
when '8' => result := x"8"; good := true;
when '9' => result := x"9"; good := true;
when 'A' | 'a' => result := x"A"; good := true;
when 'B' | 'b' => result := x"B"; good := true;
when 'C' | 'c' => result := x"C"; good := true;
when 'D' | 'd' => result := x"D"; good := true;
when 'E' | 'e' => result := x"E"; good := true;
when 'F' | 'f' => result := x"F"; good := true;
when 'Z' => result := "ZZZZ"; good := true;
when 'X' => result := "XXXX"; good := true;
when others =>
assert not ISSUE_ERROR
report fixed_pkg'instance_name
& "HREAD Error: Read a '" & c &
"', expected a Hex character (0-F)."
severity error;
result := "UUUU";
good := false;
end case;
end procedure Char2QuadBits;
-- purpose: Skips white space
procedure skip_whitespace (
L : inout LINE) is
variable readOk : BOOLEAN;
variable c : CHARACTER;
begin
while L /= null and L.all'length /= 0 loop
if (L.all(1) = ' ' or L.all(1) = NBSP or L.all(1) = HT) then
read (l, c, readOk);
else
exit;
end if;
end loop;
end procedure skip_whitespace;
function to_ostring (value : STD_ULOGIC_VECTOR) return STRING is
constant ne : INTEGER := (value'length+2)/3;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - value'length) - 1);
variable ivalue : STD_ULOGIC_VECTOR(0 to ne*3 - 1);
variable result : STRING(1 to ne);
variable tri : STD_ULOGIC_VECTOR(0 to 2);
begin
if value'length < 1 then
return NUS;
else
if value (value'left) = 'Z' then
pad := (others => 'Z');
else
pad := (others => '0');
end if;
ivalue := pad & value;
for i in 0 to ne-1 loop
tri := To_X01Z(ivalue(3*i to 3*i+2));
case tri is
when o"0" => result(i+1) := '0';
when o"1" => result(i+1) := '1';
when o"2" => result(i+1) := '2';
when o"3" => result(i+1) := '3';
when o"4" => result(i+1) := '4';
when o"5" => result(i+1) := '5';
when o"6" => result(i+1) := '6';
when o"7" => result(i+1) := '7';
when "ZZZ" => result(i+1) := 'Z';
when others => result(i+1) := 'X';
end case;
end loop;
return result;
end if;
end function to_ostring;
-------------------------------------------------------------------
function to_hstring (value : STD_ULOGIC_VECTOR) return STRING is
constant ne : INTEGER := (value'length+3)/4;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - value'length) - 1);
variable ivalue : STD_ULOGIC_VECTOR(0 to ne*4 - 1);
variable result : STRING(1 to ne);
variable quad : STD_ULOGIC_VECTOR(0 to 3);
begin
if value'length < 1 then
return NUS;
else
if value (value'left) = 'Z' then
pad := (others => 'Z');
else
pad := (others => '0');
end if;
ivalue := pad & value;
for i in 0 to ne-1 loop
quad := To_X01Z(ivalue(4*i to 4*i+3));
case quad is
when x"0" => result(i+1) := '0';
when x"1" => result(i+1) := '1';
when x"2" => result(i+1) := '2';
when x"3" => result(i+1) := '3';
when x"4" => result(i+1) := '4';
when x"5" => result(i+1) := '5';
when x"6" => result(i+1) := '6';
when x"7" => result(i+1) := '7';
when x"8" => result(i+1) := '8';
when x"9" => result(i+1) := '9';
when x"A" => result(i+1) := 'A';
when x"B" => result(i+1) := 'B';
when x"C" => result(i+1) := 'C';
when x"D" => result(i+1) := 'D';
when x"E" => result(i+1) := 'E';
when x"F" => result(i+1) := 'F';
when "ZZZZ" => result(i+1) := 'Z';
when others => result(i+1) := 'X';
end case;
end loop;
return result;
end if;
end function to_hstring;
-- %%% END replicated textio functions
-- purpose: writes fixed point into a line
procedure write (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
variable s : STRING(1 to value'length +1) := (others => ' ');
variable sindx : INTEGER;
begin -- function write Example: 0011.1100
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
write(l, s, justified, field);
end procedure write;
-- purpose: writes fixed point into a line
procedure write (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
variable s : STRING(1 to value'length +1);
variable sindx : INTEGER;
begin -- function write Example: 0011.1100
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
write(l, s, justified, field);
end procedure write;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
-- Possible data: 00000.0000000
-- 000000000000
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable i : INTEGER; -- index variable
variable mv : ufixed (VALUE'range);
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then -- non Null input string
read (l, c, readOk);
i := value'high;
while i >= VALUE'low loop
if readOk = false then -- Bail out if there was a bad read
report fixed_pkg'instance_name & "READ(ufixed) "
& "End of string encountered"
severity error;
return;
elsif c = '_' then
if i = value'high then
report fixed_pkg'instance_name & "READ(ufixed) "
& "String begins with an ""_""" severity error;
return;
elsif lastu then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Two underscores detected in input string ""__"""
severity error;
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Two binary points found in input string" severity error;
return;
elsif i /= -1 then -- Seperator in the wrong spot
report fixed_pkg'instance_name & "READ(ufixed) "
& "Decimal point does not match number format "
severity error;
return;
end if;
founddot := true;
lastu := false;
elsif c = ' ' or c = NBSP or c = HT then -- reading done.
report fixed_pkg'instance_name & "READ(ufixed) "
& "Short read, Space encounted in input string"
severity error;
return;
elsif char_to_MVL9plus(c) = error then
report fixed_pkg'instance_name & "READ(ufixed) "
& "Character '" &
c & "' read, expected STD_ULOGIC literal."
severity error;
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
-- Possible data: 00000.0000000
-- 000000000000
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable mv : ufixed (VALUE'range);
variable i : INTEGER; -- index variable
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then
read (l, c, readOk);
i := value'high;
GOOD := false;
while i >= VALUE'low loop
if not readOk then -- Bail out if there was a bad read
return;
elsif c = '_' then
if i = value'high then -- Begins with an "_"
return;
elsif lastu then -- "__" detected
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
return;
elsif i /= -1 then -- Seperator in the wrong spot
return;
end if;
founddot := true;
lastu := false;
elsif (char_to_MVL9plus(c) = error) then -- Illegal character/short read
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then -- reading done
GOOD := true;
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
else
GOOD := true; -- read into a null array
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
variable c : CHARACTER;
variable readOk : BOOLEAN;
variable i : INTEGER; -- index variable
variable mv : sfixed (VALUE'range);
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a "."
begin -- READ
VALUE := (VALUE'range => 'U');
Skip_whitespace (L);
if VALUE'length > 0 then -- non Null input string
read (l, c, readOk);
i := value'high;
while i >= VALUE'low loop
if readOk = false then -- Bail out if there was a bad read
report fixed_pkg'instance_name & "READ(sfixed) "
& "End of string encountered"
severity error;
return;
elsif c = '_' then
if i = value'high then
report fixed_pkg'instance_name & "READ(sfixed) "
& "String begins with an ""_""" severity error;
return;
elsif lastu then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Two underscores detected in input string ""__"""
severity error;
return;
else
lastu := true;
end if;
elsif c = '.' then -- binary point
if founddot then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Two binary points found in input string" severity error;
return;
elsif i /= -1 then -- Seperator in the wrong spot
report fixed_pkg'instance_name & "READ(sfixed) "
& "Decimal point does not match number format "
severity error;
return;
end if;
founddot := true;
lastu := false;
elsif c = ' ' or c = NBSP or c = HT then -- reading done.
report fixed_pkg'instance_name & "READ(sfixed) "
& "Short read, Space encounted in input string"
severity error;
return;
elsif char_to_MVL9plus(c) = error then
report fixed_pkg'instance_name & "READ(sfixed) "
& "Character '" &
c & "' read, expected STD_ULOGIC literal."
severity error;
return;
else
mv(i) := char_to_MVL9(c);
i := i - 1;
if i < mv'low then
VALUE := mv;
return;
end if;
lastu := false;
end if;
read(L, c, readOk);
end loop;
end if;
end procedure READ;
procedure READ(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
variable value_ufixed : UNRESOLVED_ufixed (VALUE'range);
begin -- READ
READ (L => L, VALUE => value_ufixed, GOOD => GOOD);
VALUE := UNRESOLVED_sfixed (value_ufixed);
end procedure READ;
-- octal read and write
procedure owrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_ostring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure owrite;
procedure owrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_ostring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure owrite;
-- purpose: Routines common to the OREAD routines
procedure OREAD_common (
L : inout LINE;
slv : out STD_ULOGIC_VECTOR;
igood : out BOOLEAN;
idex : out INTEGER;
constant bpoint : in INTEGER; -- binary point
constant message : in BOOLEAN;
constant smath : in BOOLEAN) is
-- purpose: error message routine
procedure errmes (
constant mess : in STRING) is -- error message
begin
if message then
if smath then
report fixed_pkg'instance_name
& "OREAD(sfixed) "
& mess
severity error;
else
report fixed_pkg'instance_name
& "OREAD(ufixed) "
& mess
severity error;
end if;
end if;
end procedure errmes;
variable xgood : BOOLEAN;
variable nybble : STD_ULOGIC_VECTOR (2 downto 0); -- 3 bits
variable c : CHARACTER;
variable i : INTEGER;
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a dot.
begin
Skip_whitespace (L);
if slv'length > 0 then
i := slv'high;
read (l, c, xgood);
while i > 0 loop
if xgood = false then
errmes ("Error: end of string encountered");
exit;
elsif c = '_' then
if i = slv'length then
errmes ("Error: String begins with an ""_""");
xgood := false;
exit;
elsif lastu then
errmes ("Error: Two underscores detected in input string ""__""");
xgood := false;
exit;
else
lastu := true;
end if;
elsif (c = '.') then
if (i + 1 /= bpoint) then
errmes ("encountered ""."" at wrong index");
xgood := false;
exit;
elsif i = slv'length then
errmes ("encounted a ""."" at the beginning of the line");
xgood := false;
exit;
elsif founddot then
errmes ("Two ""."" encounted in input string");
xgood := false;
exit;
end if;
founddot := true;
lastu := false;
else
Char2triBits(c, nybble, xgood, message);
if not xgood then
exit;
end if;
slv (i downto i-2) := nybble;
i := i - 3;
lastu := false;
end if;
if i > 0 then
read (L, c, xgood);
end if;
end loop;
idex := i;
igood := xgood;
else
igood := true; -- read into a null array
idex := -1;
end if;
end procedure OREAD_common;
-- Note that for Octal and Hex read, you can not start with a ".",
-- the read is for numbers formatted "A.BC". These routines go to
-- the nearest bounds, so "F.E" will fit into an sfixed (2 downto -3).
procedure OREAD (L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => false);
if igood then -- We did not get another error
if not ((i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
report fixed_pkg'instance_name
& "OREAD(ufixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "OREAD(ufixed): Vector truncated"
severity warning;
end if;
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if (igood and -- We did not get another error
(i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => true);
if igood then -- We did not get another error
if not ((i = -1) and -- We read everything
((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
report fixed_pkg'instance_name
& "OREAD(sfixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "OREAD(sfixed): Vector truncated"
severity warning;
end if;
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure OREAD;
procedure OREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
OREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => true);
if (igood -- We did not get another error
and (i = -1) -- We read everything
and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure OREAD;
-- hex read and write
procedure hwrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_ufixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_hstring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure hwrite;
-- purpose: writes fixed point into a line
procedure hwrite (
L : inout LINE; -- input line
VALUE : in UNRESOLVED_sfixed; -- fixed point input
JUSTIFIED : in SIDE := right;
FIELD : in WIDTH := 0) is
begin -- Example 03.30
write (L => L,
VALUE => to_hstring (VALUE),
JUSTIFIED => JUSTIFIED,
FIELD => FIELD);
end procedure hwrite;
-- purpose: Routines common to the OREAD routines
procedure HREAD_common (
L : inout LINE;
slv : out STD_ULOGIC_VECTOR;
igood : out BOOLEAN;
idex : out INTEGER;
constant bpoint : in INTEGER; -- binary point
constant message : in BOOLEAN;
constant smath : in BOOLEAN) is
-- purpose: error message routine
procedure errmes (
constant mess : in STRING) is -- error message
begin
if message then
if smath then
report fixed_pkg'instance_name
& "HREAD(sfixed) "
& mess
severity error;
else
report fixed_pkg'instance_name
& "HREAD(ufixed) "
& mess
severity error;
end if;
end if;
end procedure errmes;
variable xgood : BOOLEAN;
variable nybble : STD_ULOGIC_VECTOR (3 downto 0); -- 4 bits
variable c : CHARACTER;
variable i : INTEGER;
variable lastu : BOOLEAN := false; -- last character was an "_"
variable founddot : BOOLEAN := false; -- found a dot.
begin
Skip_whitespace (L);
if slv'length > 0 then
i := slv'high;
read (l, c, xgood);
while i > 0 loop
if xgood = false then
errmes ("Error: end of string encountered");
exit;
elsif c = '_' then
if i = slv'length then
errmes ("Error: String begins with an ""_""");
xgood := false;
exit;
elsif lastu then
errmes ("Error: Two underscores detected in input string ""__""");
xgood := false;
exit;
else
lastu := true;
end if;
elsif (c = '.') then
if (i + 1 /= bpoint) then
errmes ("encountered ""."" at wrong index");
xgood := false;
exit;
elsif i = slv'length then
errmes ("encounted a ""."" at the beginning of the line");
xgood := false;
exit;
elsif founddot then
errmes ("Two ""."" encounted in input string");
xgood := false;
exit;
end if;
founddot := true;
lastu := false;
else
Char2QuadBits(c, nybble, xgood, message);
if not xgood then
exit;
end if;
slv (i downto i-3) := nybble;
i := i - 4;
lastu := false;
end if;
if i > 0 then
read (L, c, xgood);
end if;
end loop;
idex := i;
igood := xgood;
else
idex := -1;
igood := true; -- read null string
end if;
end procedure HREAD_common;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if igood then
if not ((i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
report fixed_pkg'instance_name
& "HREAD(ufixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "HREAD(ufixed): Vector truncated"
severity warning;
end if;
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_ufixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_ufixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => false);
if (igood and -- We did not get another error
(i = -1) and -- We read everything, and high bits 0
(or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then
valuex := to_ufixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => true,
smath => true);
if igood then -- We did not get another error
if not ((i = -1) -- We read everything
and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
report fixed_pkg'instance_name
& "HREAD(sfixed): Vector truncated."
severity error;
else
if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then
assert NO_WARNING
report fixed_pkg'instance_name
& "HREAD(sfixed): Vector truncated"
severity warning;
end if;
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
end if;
end if;
end procedure HREAD;
procedure HREAD(L : inout LINE;
VALUE : out UNRESOLVED_sfixed;
GOOD : out BOOLEAN) is
constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1;
constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4;
variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits
variable valuex : UNRESOLVED_sfixed (hbv downto lbv);
variable igood : BOOLEAN;
variable i : INTEGER;
begin
VALUE := (VALUE'range => 'U');
HREAD_common ( L => L,
slv => slv,
igood => igood,
idex => i,
bpoint => -lbv,
message => false,
smath => true);
if (igood and -- We did not get another error
(i = -1) and -- We read everything
((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits
or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or
(slv(VALUE'high-lbv) = '1' and
and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then
valuex := to_sfixed (slv, hbv, lbv);
VALUE := valuex (VALUE'range);
good := true;
else
good := false;
end if;
end procedure HREAD;
function to_string (value : UNRESOLVED_ufixed) return STRING is
variable s : STRING(1 to value'length +1) := (others => ' ');
variable subval : UNRESOLVED_ufixed (value'high downto -1);
variable sindx : INTEGER;
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_string (resize (sfixed(value), 0, value'low));
else
return to_string (resize (value, 0, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_string(subval);
else
return to_string (resize (value, value'high, -1));
end if;
else
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
return s;
end if;
end if;
end function to_string;
function to_string (value : UNRESOLVED_sfixed) return STRING is
variable s : STRING(1 to value'length + 1) := (others => ' ');
variable subval : UNRESOLVED_sfixed (value'high downto -1);
variable sindx : INTEGER;
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_string (resize (value, 0, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_string(subval);
else
return to_string (resize (value, value'high, -1));
end if;
else
sindx := 1;
for i in value'high downto value'low loop
if i = -1 then
s(sindx) := '.';
sindx := sindx + 1;
end if;
s(sindx) := MVL9_to_char(STD_ULOGIC(value(i)));
sindx := sindx + 1;
end loop;
return s;
end if;
end if;
end function to_string;
function to_ostring (value : UNRESOLVED_ufixed) return STRING is
constant lne : INTEGER := (-VALUE'low+2)/3;
variable subval : UNRESOLVED_ufixed (value'high downto -3);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_ostring (resize (sfixed(value), 2, value'low));
else
return to_ostring (resize (value, 2, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_ostring(subval);
else
return to_ostring (resize (value, value'high, -3));
end if;
else
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value (value'low));
else
lpad := (others => '0');
end if;
return to_ostring(slv(slv'high downto slv'high-VALUE'high))
& "."
& to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_ostring;
function to_hstring (value : UNRESOLVED_ufixed) return STRING is
constant lne : INTEGER := (-VALUE'low+3)/4;
variable subval : UNRESOLVED_ufixed (value'high downto -4);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
if value(value'high) = 'Z' then
return to_hstring (resize (sfixed(value), 3, value'low));
else
return to_hstring (resize (value, 3, value'low));
end if;
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_hstring(subval);
else
return to_hstring (resize (value, value'high, -4));
end if;
else
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_hstring(slv(slv'high downto slv'high-VALUE'high))
& "."
& to_hstring(slv(slv'high-VALUE'high-1 downto 0)&lpad);
end if;
end if;
end function to_hstring;
function to_ostring (value : UNRESOLVED_sfixed) return STRING is
constant ne : INTEGER := ((value'high+1)+2)/3;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - (value'high+1)) - 1);
constant lne : INTEGER := (-VALUE'low+2)/3;
variable subval : UNRESOLVED_sfixed (value'high downto -3);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (VALUE'high - VALUE'low downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_ostring (resize (value, 2, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_ostring(subval);
else
return to_ostring (resize (value, value'high, -3));
end if;
else
pad := (others => value(value'high));
slv := to_sulv (value);
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_ostring(pad & slv(slv'high downto slv'high-VALUE'high))
& "."
& to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_ostring;
function to_hstring (value : UNRESOLVED_sfixed) return STRING is
constant ne : INTEGER := ((value'high+1)+3)/4;
variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - (value'high+1)) - 1);
constant lne : INTEGER := (-VALUE'low+3)/4;
variable subval : UNRESOLVED_sfixed (value'high downto -4);
variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1);
variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0);
begin
if value'length < 1 then
return NUS;
else
if value'high < 0 then
return to_hstring (resize (value, 3, value'low));
elsif value'low >= 0 then
if Is_X (value(value'low)) then
subval := (others => value(value'low));
subval (value'range) := value;
return to_hstring(subval);
else
return to_hstring (resize (value, value'high, -4));
end if;
else
slv := to_sulv (value);
pad := (others => value(value'high));
if Is_X (value (value'low)) then
lpad := (others => value(value'low));
else
lpad := (others => '0');
end if;
return to_hstring(pad & slv(slv'high downto slv'high-VALUE'high))
& "."
& to_hstring(slv(slv'high-VALUE'high-1 downto 0) & lpad);
end if;
end if;
end function to_hstring;
-- From string functions allow you to convert a string into a fixed
-- point number. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5
-- The "." is optional in this syntax, however it exist and is
-- in the wrong location an error is produced. Overflow will
-- result in saturation.
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(bstring);
read (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_string: Bad string "& bstring severity error;
return result;
end function from_string;
-- Octal and hex conversions work as follows:
-- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped)
-- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped)
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(ostring);
oread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_ostring: Bad string "& ostring severity error;
return result;
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
variable result : UNRESOLVED_ufixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(hstring);
hread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_hstring: Bad string "& hstring severity error;
return result;
end function from_hstring;
function from_string (
bstring : STRING; -- binary string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(bstring);
read (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_string: Bad string "& bstring severity error;
return result;
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(ostring);
oread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_ostring: Bad string "& ostring severity error;
return result;
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
variable result : UNRESOLVED_sfixed (left_index downto right_index);
variable L : LINE;
variable good : BOOLEAN;
begin
L := new STRING'(hstring);
hread (L, result, good);
deallocate (L);
assert (good)
report fixed_pkg'instance_name
& "from_hstring: Bad string "& hstring severity error;
return result;
end function from_hstring;
-- Same as above, "size_res" is used for it's range only.
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_string (bstring, size_res'high, size_res'low);
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_ostring (ostring, size_res'high, size_res'low);
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_ufixed)
return UNRESOLVED_ufixed is
begin
return from_hstring(hstring, size_res'high, size_res'low);
end function from_hstring;
function from_string (
bstring : STRING; -- binary string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_string (bstring, size_res'high, size_res'low);
end function from_string;
function from_ostring (
ostring : STRING; -- Octal string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_ostring (ostring, size_res'high, size_res'low);
end function from_ostring;
function from_hstring (
hstring : STRING; -- hex string
size_res : UNRESOLVED_sfixed)
return UNRESOLVED_sfixed is
begin
return from_hstring (hstring, size_res'high, size_res'low);
end function from_hstring;
-- purpose: Calculate the string boundaries
procedure calculate_string_boundry (
arg : in STRING; -- input string
left_index : out INTEGER; -- left
right_index : out INTEGER) is -- right
-- examples "10001.111" would return +4, -3
-- "07X.44" would return +2, -2 (then the octal routine would multiply)
-- "A_B_._C" would return +1, -1 (then the hex routine would multiply)
alias xarg : STRING (arg'length downto 1) is arg; -- make it downto range
variable l, r : INTEGER; -- internal indexes
variable founddot : BOOLEAN := false;
begin
if arg'length > 0 then
l := xarg'high - 1;
r := 0;
for i in xarg'range loop
if xarg(i) = '_' then
if r = 0 then
l := l - 1;
else
r := r + 1;
end if;
elsif xarg(i) = ' ' or xarg(i) = NBSP or xarg(i) = HT then
report fixed_pkg'instance_name
& "Found a space in the input STRING " & xarg
severity error;
elsif xarg(i) = '.' then
if founddot then
report fixed_pkg'instance_name
& "Found two binary points in input string " & xarg
severity error;
else
l := l - i;
r := -i + 1;
founddot := true;
end if;
end if;
end loop;
left_index := l;
right_index := r;
else
left_index := 0;
right_index := 0;
end if;
end procedure calculate_string_boundry;
-- Direct conversion functions. Example:
-- signal uf1 : ufixed (3 downto -3);
-- uf1 <= from_string ("0110.100"); -- 6.5
-- In this case the "." is not optional, and the size of
-- the output must match exactly.
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (bstring, left_index, right_index);
return from_string (bstring, left_index, right_index);
end function from_string;
-- Direct octal and hex conversion functions. In this case
-- the string lengths must match. Example:
-- signal sf1 := sfixed (5 downto -3);
-- sf1 <= from_ostring ("71.4") -- -6.5
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (ostring, left_index, right_index);
return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3);
end function from_ostring;
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_ufixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (hstring, left_index, right_index);
return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4);
end function from_hstring;
function from_string (
bstring : STRING) -- binary string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (bstring, left_index, right_index);
return from_string (bstring, left_index, right_index);
end function from_string;
function from_ostring (
ostring : STRING) -- Octal string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (ostring, left_index, right_index);
return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3);
end function from_ostring;
function from_hstring (
hstring : STRING) -- hex string
return UNRESOLVED_sfixed is
variable left_index, right_index : INTEGER;
begin
calculate_string_boundry (hstring, left_index, right_index);
return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4);
end function from_hstring;
-- pragma synthesis_on
-- rtl_synthesis on
-- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these
-- extra functions are needed for compatability.
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_ufixed is
begin
return to_ufixed (
arg => to_stdulogicvector (arg),
left_index => left_index,
right_index => right_index);
end function to_ufixed;
function to_ufixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_ufixed) -- for size only
return UNRESOLVED_ufixed is
begin
return to_ufixed (
arg => to_stdulogicvector (arg),
size_res => size_res);
end function to_ufixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
constant left_index : INTEGER;
constant right_index : INTEGER)
return UNRESOLVED_sfixed is
begin
return to_sfixed (
arg => to_stdulogicvector (arg),
left_index => left_index,
right_index => right_index);
end function to_sfixed;
function to_sfixed (
arg : STD_LOGIC_VECTOR; -- shifted vector
size_res : UNRESOLVED_sfixed) -- for size only
return UNRESOLVED_sfixed is
begin
return to_sfixed (
arg => to_stdulogicvector (arg),
size_res => size_res);
end function to_sfixed;
-- unsigned fixed point
function to_UFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_ufixed is
begin
return to_UFix (
arg => to_stdulogicvector (arg),
width => width,
fraction => fraction);
end function to_UFix;
-- signed fixed point
function to_SFix (
arg : STD_LOGIC_VECTOR;
width : NATURAL; -- width of vector
fraction : NATURAL) -- width of fraction
return UNRESOLVED_sfixed is
begin
return to_SFix (
arg => to_stdulogicvector (arg),
width => width,
fraction => fraction);
end function to_SFix;
end package body fixed_pkg;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
Entity syncram is
Generic ( n : integer := 16);
port ( clk : in std_logic;
we : in std_logic;
address : in std_logic_vector(n-1 downto 0);
datain : in std_logic_vector(15 downto 0);
dataout : out std_logic_vector(15 downto 0)
);
end entity syncram;
architecture syncrama of syncram is
type ram_type is array (0 to (2**n)-1) of std_logic_vector(15 downto 0);
signal ram : ram_type;
begin
process(clk) is
begin
if rising_edge(clk) then
if we = '1' then
ram(to_integer(unsigned(address))) <= datain;
end if;
--dataout <= ram(to_integer(unsigned(address)));
end if;
end process;
dataout <= ram(to_integer(unsigned(address)));
end architecture syncrama; |
-- Author: Osama Gamal M. Attia
-- email: ogamal [at] iastate dot edu
-- Description:
-- Process 2:
-- Read p1 response, get start, end address
-- request neighbors id from graphData
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library unisim;
use unisim.vcomponents.all;
entity process2 is
port (
-- control signals
clk : in std_logic;
rst : in std_logic;
started : in std_logic;
-- Process 2 information
p2_done : out std_logic;
p2_busy : out std_logic;
p2_count_1 : out unsigned(31 downto 0);
p2_count_2 : out unsigned(31 downto 0);
-- Input Graph Pointers (Represented in Custom CSR)
graphData : in std_logic_vector(63 downto 0);
-- Process 1 information
p1_done : in std_logic;
p1_count : in unsigned(31 downto 0);
-- Process 1 response queue signals
p1_rsp_q_rd_en : in std_logic;
p1_rsp_q_rd_enb : out std_logic;
p1_rsp_q_dout : in std_logic_vector(63 downto 0);
p1_rsp_q_valid : in std_logic;
p1_rsp_q_empty : in std_logic;
-- Process 2 request queue signals
p2_req_q_almost_full : in std_logic;
p2_req_q_wr_en : out std_logic;
p2_req_q_din : out std_logic_vector(63 downto 0)
);
end entity ; -- process2
architecture arch of process2 is
type state_type is (s0, s1, s2, s3);
signal p2_state : state_type;
signal p2_done_out : std_logic;
signal count_1 : unsigned(31 downto 0);
signal count_2 : unsigned(31 downto 0);
signal p2_start_index : unsigned(31 downto 0);
signal p2_neigh_count : unsigned(30 downto 0);
signal busy : std_logic;
begin
-- assign count signals
p2_count_1 <= count_1;
p2_count_2 <= count_2;
-- assign p2_done signal
p2_done <= p2_done_out;
--p2_done <= '1' when started = '1' and p1_done = '1' and busy = '0' and p1_count = count_1 else '0';
p2_busy <= busy;
p2: process(clk, rst)
begin
if (rising_edge(clk)) then
if (rst = '1') then
p2_state <= s0;
p2_done_out <= '0';
busy <= '0';
count_1 <= (others => '0');
count_2 <= (others => '0');
p2_start_index <= (others => '0');
p2_neigh_count <= (others => '0');
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
else
if (started = '1') then
case (p2_state) is
-- Start:
when s0 =>
-- If p1_rsp_q NOT empty, pop, go to s1
if (p1_rsp_q_empty = '0') then
p1_rsp_q_rd_enb <= '1';
count_1 <= count_1 + 1;
p2_state <= s1;
-- if p1_rsp_q empty, keep waiting
else
p1_rsp_q_rd_enb <= '0';
p2_state <= s0;
end if;
-- Reset Signals
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
-- Request a neighbor
when s1 =>
-- There at least one neighbor to request
if (p1_rsp_q_valid = '1' and unsigned(p1_rsp_q_dout(31 downto 1)) > 0) then
-- p2_req_q is ready, request a neighbor
if (p2_req_q_almost_full = '0') then
p2_req_q_wr_en <= '1';
p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * unsigned(p1_rsp_q_dout(63 downto 32)), 64));
count_2 <= count_2 + 1;
-- There is more neighbors, go to s2
if (unsigned(p1_rsp_q_dout(31 downto 1)) > 1) then
p2_start_index <= unsigned(p1_rsp_q_dout(63 downto 32)) + 1;
p2_neigh_count <= unsigned(p1_rsp_q_dout(31 downto 1)) - 1;
p2_state <= s2;
-- Reset signals
p1_rsp_q_rd_enb <= '0';
-- It was just one neighbor
else
-- Pop next, keep this state
if (p1_rsp_q_empty = '0') then
p1_rsp_q_rd_enb <= '1';
count_1 <= count_1 + 1;
p2_state <= s1;
-- Nothing to pop, go to s0
else
p1_rsp_q_rd_enb <= '0';
p2_state <= s0;
end if;
end if;
-- p2_req_q is NOT ready
else
-- Save start index and neighbors count, go to s2
p2_start_index <= unsigned(p1_rsp_q_dout(63 downto 32));
p2_neigh_count <= unsigned(p1_rsp_q_dout(31 downto 1));
p2_state <= s2;
-- Reset Signals
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
end if;
-- No neighbors to request
elsif (p1_rsp_q_valid = '1') then
if (p1_rsp_q_empty = '0') then
p1_rsp_q_rd_enb <= '1';
count_1 <= count_1 + 1;
p2_state <= s1;
else
p1_rsp_q_rd_enb <= '0';
p2_state <= s0;
end if;
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
-- Data isn't ready yet, keep waiting in s1
else
p2_state <= s1;
-- reset signals
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
end if;
-- Request more neighbors
when s2 =>
-- There at least one neighbor to request
if (p2_neigh_count > 0) then
-- p2_req_q is ready, request a neighbor
if (p2_req_q_almost_full = '0') then
p2_req_q_wr_en <= '1';
p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * p2_start_index, 64));
count_2 <= count_2 + 1;
p2_start_index <= p2_start_index + 1;
p2_neigh_count <= p2_neigh_count - 1;
-- There is more neighbors, go to s2
if (p2_neigh_count > 1) then
p2_state <= s2;
-- Reset signals
p1_rsp_q_rd_enb <= '0';
-- It was just one neighbor
else
-- Pop next, keep this state
if (p1_rsp_q_empty = '0') then
p1_rsp_q_rd_enb <= '1';
count_1 <= count_1 + 1;
p2_state <= s1;
-- Nothing to pop, go to s0
else
p1_rsp_q_rd_enb <= '0';
p2_state <= s0;
end if;
end if;
-- p2_req_q is NOT ready (i.e. full)
else
-- Save start index and neighbors count, go to s2
p2_start_index <= p2_start_index;
p2_neigh_count <= p2_neigh_count;
p2_state <= s2;
-- Reset Signals
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
end if;
-- No neighbors to request
else
if (p1_rsp_q_empty = '0') then
p1_rsp_q_rd_enb <= '1';
count_1 <= count_1 + 1;
p2_state <= s1;
else
p1_rsp_q_rd_enb <= '0';
p2_state <= s0;
end if;
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
end if;
-- Uknown state
when others =>
-- Reset Signals
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
p2_state <= s0;
end case;
if (p1_done = '1' and count_1 >= p1_count and p2_state = s0 and p2_neigh_count = 0 and p1_rsp_q_valid = '0' and p1_rsp_q_empty = '1') then
p2_done_out <= '1';
else
p2_done_out <= '0';
end if;
-- if (busy = '1') then
-- -- If only one neighbor, and p2 queue not full
-- if (p2_neigh_count = 1 and p2_req_q_almost_full = '0') then
-- -- request the only neighbor
-- p2_req_q_wr_en <= '1';
-- p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * p2_start_index, 64));
-- -- wait for next valid
-- busy <= '0';
-- p2_start_index <= (others => '0');
-- p2_neigh_count <= (others => '0');
-- -- Increment counts
-- count_2 <= count_2 + 1;
-- -- If more than one neighbor, and p2 queue is not full
-- elsif (p2_neigh_count > 1 and p2_req_q_almost_full = '0') then
-- -- request the only neighbor
-- p2_req_q_wr_en <= '1';
-- p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * p2_start_index, 64));
-- busy <= '1';
-- p2_start_index <= p2_start_index + 1;
-- p2_neigh_count <= p2_neigh_count - 1;
-- -- Increment counts
-- count_2 <= count_2 + 1;
-- -- If p2 queue is full and there is neighbors
-- elsif (p2_neigh_count >= 1 and p2_req_q_almost_full = '1') then
-- -- Keep busy
-- busy <= '1';
-- p2_req_q_wr_en <= '0';
-- p2_req_q_din <= (others => '0');
-- -- Else!
-- else
-- busy <= '0';
-- p2_start_index <= (others => '0');
-- p2_neigh_count <= (others => '0');
-- p2_req_q_wr_en <= '0';
-- p2_req_q_din <= (others => '0');
-- end if;
-- elsif (busy = '0' and p1_rsp_q_valid = '1') then
-- -- If only one neighbor, and p2 queue not full
-- if (unsigned(p1_rsp_q_dout(31 downto 1)) = 1 and p2_req_q_almost_full = '0') then
-- -- request the only neighbor
-- p2_req_q_wr_en <= '1';
-- p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * unsigned(p1_rsp_q_dout(63 downto 32)), 64));
-- -- wait for next valid
-- busy <= '0';
-- p2_start_index <= (others => '0');
-- p2_neigh_count <= (others => '0');
-- -- Increment counts
-- count_2 <= count_2 + 1;
-- -- If more than one neighbor, and p2 queue is not full
-- elsif (unsigned(p1_rsp_q_dout(31 downto 1)) > 1 and p2_req_q_almost_full = '0') then
-- -- request the only neighbor
-- p2_req_q_wr_en <= '1';
-- p2_req_q_din <= std_logic_vector(resize(unsigned(graphData) + 4 * unsigned(p1_rsp_q_dout(63 downto 32)), 64));
-- busy <= '1';
-- p2_start_index <= unsigned(p1_rsp_q_dout(63 downto 32)) + 1;
-- p2_neigh_count <= unsigned(p1_rsp_q_dout(31 downto 1)) - 1;
-- -- Increment counts
-- count_2 <= count_2 + 1;
-- -- If p2 queue is full and there is neighbors
-- elsif (unsigned(p1_rsp_q_dout(31 downto 1)) >= 1 and p2_req_q_almost_full = '1') then
-- -- Save start index and neighbors count
-- p2_start_index <= unsigned(p1_rsp_q_dout(63 downto 32));
-- p2_neigh_count <= unsigned(p1_rsp_q_dout(31 downto 1));
-- -- Go busy
-- busy <= '1';
-- p2_req_q_wr_en <= '0';
-- p2_req_q_din <= (others => '0');
-- -- Else!
-- else
-- busy <= '0';
-- p2_start_index <= (others => '0');
-- p2_neigh_count <= (others => '0');
-- p2_req_q_wr_en <= '0';
-- p2_req_q_din <= (others => '0');
-- end if;
-- else
-- busy <= '0';
-- p2_req_q_wr_en <= '0';
-- p2_req_q_din <= (others => '0');
-- p2_start_index <= (others => '0');
-- p2_neigh_count <= (others => '0');
-- end if;
-- -- if not busy, pop
-- if (p1_rsp_q_empty = '0' and p2_req_q_almost_full = '0' and p1_count > count_1 and p1_rsp_q_rd_en = '0') then
-- if ((busy = '0' and p1_rsp_q_valid = '1' and unsigned(p1_rsp_q_dout(31 downto 1)) <= 1) or (busy = '0' and p1_rsp_q_valid = '0') or (busy = '1' and p2_neigh_count <= 1)) then
-- p1_rsp_q_rd_enb <= '1';
-- else
-- p1_rsp_q_rd_enb <= '0';
-- end if;
-- else
-- p1_rsp_q_rd_enb <= '0';
-- end if;
-- if (p1_rsp_q_valid = '1') then
-- count_1 <= count_1 + 1;
-- end if ;
-- -- Process 2 is done if process 1 is done and p1_count = count_1
-- if (p1_done = '1' and count_1 >= p1_count and busy = '0' and p2_neigh_count = 0 and p1_rsp_q_valid = '0') then
-- p2_done_out <= '1';
-- else
-- p2_done_out <= '0';
-- end if;
else
-- reset everything
p2_state <= s0;
p2_done_out <= '0';
busy <= '0';
count_1 <= (others => '0');
count_2 <= (others => '0');
p2_start_index <= (others => '0');
p2_neigh_count <= (others => '0');
p1_rsp_q_rd_enb <= '0';
p2_req_q_wr_en <= '0';
p2_req_q_din <= (others => '0');
end if; -- end if started
end if; -- end if rst
end if; -- end if clk
end process; -- p2
end architecture; -- arch
|
-- NEED RESULT: ARCH00102.P1: Multi transport transactions occurred on signal asg with slice name prefixed by an indexed name on LHS passed
-- NEED RESULT: ARCH00102: One transport transaction occurred on signal asg with slice name prefixed by an indexed name on LHS passed
-- NEED RESULT: ARCH00102: Old transactions were removed on signal asg with slice name prefixed by an indexed name on LHS passed
-- NEED RESULT: P1: Transport transactions entirely completed passed
-------------------------------------------------------------------------------
--
-- Copyright (c) 1989 by Intermetrics, Inc.
-- All rights reserved.
--
-------------------------------------------------------------------------------
--
-- TEST NAME:
--
-- CT00102
--
-- AUTHOR:
--
-- G. Tominovich
--
-- TEST OBJECTIVES:
--
-- 8.3 (2)
-- 8.3 (3)
-- 8.3 (5)
-- 8.3.1 (3)
--
-- DESIGN UNIT ORDERING:
--
-- E00000(ARCH00102)
-- ENT00102_Test_Bench(ARCH00102_Test_Bench)
--
-- REVISION HISTORY:
--
-- 07-JUL-1987 - initial revision
--
-- NOTES:
--
-- self-checking
-- automatically generated
--
use WORK.STANDARD_TYPES.all ;
architecture ARCH00102 of E00000 is
subtype chk_sig_type is integer range -1 to 100 ;
signal chk_st_arr1_vector : chk_sig_type := -1 ;
--
signal s_st_arr1_vector : st_arr1_vector
:= c_st_arr1_vector_1 ;
--
begin
PGEN_CHKP_1 :
process ( chk_st_arr1_vector )
begin
if Std.Standard.Now > 0 ns then
test_report ( "P1" ,
"Transport transactions entirely completed",
chk_st_arr1_vector = 4 ) ;
end if ;
end process PGEN_CHKP_1 ;
--
P1 :
process ( s_st_arr1_vector )
variable correct : boolean ;
variable counter : integer := 0 ;
variable savtime : time ;
--
procedure Proc1 is
begin
case counter is
when 0
=> s_st_arr1_vector(lowb) (lowb+1 to highb-1) <= transport
c_st_arr1_vector_2(highb)
(lowb+1 to highb-1) after 10 ns,
c_st_arr1_vector_1(highb)
(lowb+1 to highb-1) after 20 ns ;
--
when 1
=> correct :=
s_st_arr1_vector(lowb) (lowb+1 to highb-1) =
c_st_arr1_vector_2(highb) (lowb+1 to highb-1) and
(savtime + 10 ns) = Std.Standard.Now ;
--
when 2
=> correct :=
correct and
s_st_arr1_vector(lowb) (lowb+1 to highb-1) =
c_st_arr1_vector_1(highb) (lowb+1 to highb-1) and
(savtime + 10 ns) = Std.Standard.Now ;
test_report ( "ARCH00102.P1" ,
"Multi transport transactions occurred on signal " &
"asg with slice name prefixed by an indexed name on LHS",
correct ) ;
s_st_arr1_vector(lowb) (lowb+1 to highb-1) <= transport
c_st_arr1_vector_2(highb)
(lowb+1 to highb-1) after 10 ns ,
c_st_arr1_vector_1(highb)
(lowb+1 to highb-1) after 20 ns ,
c_st_arr1_vector_2(highb)
(lowb+1 to highb-1) after 30 ns ,
c_st_arr1_vector_1(highb)
(lowb+1 to highb-1) after 40 ns ;
--
when 3
=> correct :=
s_st_arr1_vector(lowb) (lowb+1 to highb-1) =
c_st_arr1_vector_2(highb) (lowb+1 to highb-1) and
(savtime + 10 ns) = Std.Standard.Now ;
s_st_arr1_vector(lowb) (lowb+1 to highb-1) <= transport
c_st_arr1_vector_1(highb)
(lowb+1 to highb-1) after 5 ns ;
--
when 4
=> correct :=
correct and
s_st_arr1_vector(lowb) (lowb+1 to highb-1) =
c_st_arr1_vector_1(highb) (lowb+1 to highb-1) and
(savtime + 5 ns) = Std.Standard.Now ;
test_report ( "ARCH00102" ,
"One transport transaction occurred on signal " &
"asg with slice name prefixed by an indexed name on LHS",
correct ) ;
test_report ( "ARCH00102" ,
"Old transactions were removed on signal " &
"asg with slice name prefixed by an indexed name on LHS",
correct ) ;
--
when others
=> -- No more transactions should have occurred
test_report ( "ARCH00102" ,
"Old transactions were removed on signal " &
"asg with slice name prefixed by an indexed name on LHS",
false ) ;
--
end case ;
--
savtime := Std.Standard.Now ;
chk_st_arr1_vector <= transport counter after (1 us - savtime) ;
counter := counter + 1;
--
end Proc1 ;
--
begin
Proc1 ;
end process P1 ;
--
--
end ARCH00102 ;
--
entity ENT00102_Test_Bench is
end ENT00102_Test_Bench ;
--
architecture ARCH00102_Test_Bench of ENT00102_Test_Bench is
begin
L1:
block
component UUT
end component ;
for CIS1 : UUT use entity WORK.E00000 ( ARCH00102 ) ;
begin
CIS1 : UUT ;
end block L1 ;
end ARCH00102_Test_Bench ;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 06.03.2014 16:14:57
-- Design Name:
-- Module Name: pwm - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.VHDL_lib.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity pwm is
Generic (
width:integer := 25;
size:integer := 50000000
);
Port (
clk: in std_logic;
duty: in std_logic_vector(width-1 downto 0);
output: out std_logic
);
end pwm;
architecture Behavioral of pwm is
signal timer: std_logic_vector(width-1 downto 0);
begin
process(clk) begin
if(clk'event and clk='1')then
timer <= timer +1;
if(timer < size) then
if(timer > duty)then
output <= '0';
else
output <= '1';
end if;
else
timer <= (others=>'0');
end if;
end if;
end process;
end Behavioral;
|
--------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 21:06:56 10/18/2017
-- Design Name:
-- Module Name: C:/Users/Kalugy/Documents/xilinx/secondooooooooo/TbPSRNEW.vhd
-- Project Name: secondooooooooo
-- Target Device:
-- Tool versions:
-- Description:
--
-- VHDL Test Bench Created by ISE for module: PSR
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test. Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY TbPSRNEW IS
END TbPSRNEW;
ARCHITECTURE behavior OF TbPSRNEW IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT PSR
PORT(
nzvc : IN std_logic_vector(3 downto 0);
clk : IN std_logic;
cwp : OUT std_logic;
ncwp : IN std_logic;
c : OUT std_logic
);
END COMPONENT;
--Inputs
signal nzvc : std_logic_vector(3 downto 0) := (others => '0');
signal clk : std_logic := '0';
signal ncwp : std_logic := '0';
--Outputs
signal cwp : std_logic;
signal c : std_logic;
-- Clock period definitions
constant clk_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: PSR PORT MAP (
nzvc => nzvc,
clk => clk,
cwp => cwp,
ncwp => ncwp,
c => c
);
-- Clock process definitions
clk_process :process
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
wait for 100 ns;
nzvc<="1111";
ncwp<='0';
wait for 100 ns;
nzvc<="1100";
ncwp<='1';
wait for 100 ns;
nzvc<="1101";
ncwp<='0';
wait for 100 ns;
-- insert stimulus here
wait;
end process;
END;
|
--------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 21:06:56 10/18/2017
-- Design Name:
-- Module Name: C:/Users/Kalugy/Documents/xilinx/secondooooooooo/TbPSRNEW.vhd
-- Project Name: secondooooooooo
-- Target Device:
-- Tool versions:
-- Description:
--
-- VHDL Test Bench Created by ISE for module: PSR
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test. Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY TbPSRNEW IS
END TbPSRNEW;
ARCHITECTURE behavior OF TbPSRNEW IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT PSR
PORT(
nzvc : IN std_logic_vector(3 downto 0);
clk : IN std_logic;
cwp : OUT std_logic;
ncwp : IN std_logic;
c : OUT std_logic
);
END COMPONENT;
--Inputs
signal nzvc : std_logic_vector(3 downto 0) := (others => '0');
signal clk : std_logic := '0';
signal ncwp : std_logic := '0';
--Outputs
signal cwp : std_logic;
signal c : std_logic;
-- Clock period definitions
constant clk_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: PSR PORT MAP (
nzvc => nzvc,
clk => clk,
cwp => cwp,
ncwp => ncwp,
c => c
);
-- Clock process definitions
clk_process :process
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
wait for 100 ns;
nzvc<="1111";
ncwp<='0';
wait for 100 ns;
nzvc<="1100";
ncwp<='1';
wait for 100 ns;
nzvc<="1101";
ncwp<='0';
wait for 100 ns;
-- insert stimulus here
wait;
end process;
END;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.