content stringlengths 1 1.04M ⌀ |
|---|
-- Copyright (c) 2015 by David Goncalves <davegoncalves@gmail.com>
-- See LICENCE.txt for details
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity top is
port (
clk : in STD_LOGIC;
lvds_p : in STD_LOGIC;
lvds_n : in STD_LOGIC;
reset : in STD_LOGIC;
adc_fb : out STD_LOGIC;
dac_out : out STD_LOGIC;
test : inout STD_LOGIC_VECTOR(7 downto 0)
);
end top;
architecture RTL of top is
component core is
port (
adc_in : in STD_LOGIC;
adc_fb : out STD_LOGIC;
dac_out : out STD_LOGIC;
clk : in STD_LOGIC;
reset : in STD_LOGIC;
test : inout STD_LOGIC_VECTOR (7 downto 0)
);
end component clock;
component io_pads is
port (
clk : in STD_LOGIC;
clk_i : out STD_LOGIC;
lvds_p : in STD_LOGIC;
lvds_n : in STD_LOGIC;
comp_i : out STD_LOGIC;
reset : in STD_LOGIC;
reset_i : out STD_LOGIC;
adc_fb : out STD_LOGIC;
adc_fb_i : in STD_LOGIC;
dac_out : out STD_LOGIC;
dac_out_i : in STD_LOGIC;
test : inout STD_LOGIC_VECTOR(7 downto 0)
);
end component io_pads;
begin
core : core
port map(
din => open,
dout => open,
clkin => CLK_IN,
reset => RESET,
test => open
);
io_pads : io_pads
port map(
fpga_clk => CLK_IN,
reset => RESET,
lvds_p => LVDS_P,
lvds_n => LVDS_N,
adc_fdac_out => ADC_SD_DAC_OUT,
test_comp_out => COMP_OUT,
test_adc_clk => ADC_CLK,
comp_out => COMP_OUT
);
end RTL;
|
-------------------------------------------------------------------------------
--
-- Copyright (C) 2009, 2010 Dr. Juergen Sauermann
--
-- This code is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This code is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this code (see the file named COPYING).
-- If not, see http://www.gnu.org/licenses/.
--
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
-- Module Name: opc_fetch - Behavioral
-- Create Date: 13:00:44 10/30/2009
-- Description: the opcode fetch stage of a CPU.
--
-------------------------------------------------------------------------------
--
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_ARITH.ALL;
use IEEE.std_logic_UNSIGNED.ALL;
entity opc_fetch is
port ( I_CLK : in std_logic;
I_CE : in std_logic;
I_CLR : in std_logic;
I_INTVEC : in std_logic_vector( 5 downto 0);
I_LOAD_PC : in std_logic;
I_NEW_PC : in std_logic_vector(15 downto 0);
I_PM_ADR : in std_logic_vector(15 downto 0);
I_SKIP : in std_logic;
Q_OPC : out std_logic_vector(31 downto 0);
Q_PC : out std_logic_vector(15 downto 0);
Q_PM_DOUT : out std_logic_vector( 7 downto 0);
Q_T0 : out std_logic);
end opc_fetch;
architecture Behavioral of opc_fetch is
component prog_mem
port ( I_CLK : in std_logic;
I_CE : in std_logic;
I_WAIT : in std_logic;
I_PC : in std_logic_vector (15 downto 0);
I_PM_ADR : in std_logic_vector (15 downto 0);
Q_OPC : out std_logic_vector (31 downto 0);
Q_PC : out std_logic_vector (15 downto 0);
Q_PM_DOUT : out std_logic_vector ( 7 downto 0));
end component;
signal P_OPC : std_logic_vector(31 downto 0);
signal P_PC : std_logic_vector(15 downto 0);
signal L_INVALIDATE : std_logic;
signal L_LONG_OP : std_logic;
signal L_NEXT_PC : std_logic_vector(15 downto 0);
signal L_OPC_1_0123 : std_logic;
signal L_OPC_8A_014589CD: std_logic;
signal L_OPC_9_01 : std_logic;
signal L_OPC_9_5_01_8 : std_logic;
signal L_OPC_9_5_CD_8 : std_logic;
signal L_OPC_9_9B : std_logic;
signal L_OPC_F_CDEF : std_logic;
signal L_PC : std_logic_vector(15 downto 0);
signal L_T0 : std_logic;
signal L_WAIT : std_logic;
begin
pmem : prog_mem
port map( I_CLK => I_CLK,
I_CE => I_CE,
I_WAIT => L_WAIT,
I_PC => L_NEXT_PC,
I_PM_ADR => I_PM_ADR,
Q_OPC => P_OPC,
Q_PC => P_PC,
Q_PM_DOUT => Q_PM_DOUT);
lpc: process(I_CE, I_CLK)
begin
if (I_CE = '1' and rising_edge(I_CLK)) then
L_PC <= L_NEXT_PC;
L_T0 <= not L_WAIT;
end if;
end process;
L_NEXT_PC <= X"0000" when (I_CLR = '1')
else L_PC when (L_WAIT = '1')
else I_NEW_PC when (I_LOAD_PC = '1')
else L_PC + X"0002" when (L_LONG_OP = '1')
else L_PC + X"0001";
-- Two word opcodes:
--
-- 9 3210
-- 1001 000d dddd 0000 kkkk kkkk kkkk kkkk - LDS
-- 1001 001d dddd 0000 kkkk kkkk kkkk kkkk - SDS
-- 1001 010k kkkk 110k kkkk kkkk kkkk kkkk - JMP
-- 1001 010k kkkk 111k kkkk kkkk kkkk kkkk - CALL
--
L_LONG_OP <= '1' when (((P_OPC(15 downto 9) = "1001010") and
(P_OPC( 3 downto 2) = "11")) -- JMP, CALL
or ((P_OPC(15 downto 10) = "100100") and
(P_OPC( 3 downto 0) = "0000"))) -- LDS, STS
else '0';
----------------------------------
-- Two cycle opcodes... --
----------------------------------
-------------------------------------------------
-- 0001 00rd dddd rrrr - CPSE
--
L_OPC_1_0123 <= '1' when (P_OPC(15 downto 10) = "000100" )
else '0';
-------------------------------------------------
-- 10q0 qq0d dddd 1qqq - LDD (Y + q)
-- 10q0 qq0d dddd 0qqq - LDD (Z + q)
--
L_OPC_8A_014589CD <= '1' when ((P_OPC(15 downto 14) = "10" )
and (P_OPC(12) = '0')
and (P_OPC( 9) = '0'))
else '0';
-------------------------------------------------
-- 1001 000d dddd .... - LDS, LD, LPM (ii/iii), ELPM, POP
--
L_OPC_9_01 <= '1' when ( P_OPC(15 downto 9) = "1001000")
else '0';
-------------------------------------------------
-- 1001 0101 0000 1000 - RET
-- 1001 0101 0001 1000 - RETI
--
L_OPC_9_5_01_8 <= '1' when ((P_OPC(15 downto 5) = "10010101000")
and (P_OPC( 3 downto 0) = "1000"))
else '0';
-------------------------------------------------
-- 1001 0101 1100 1000 - LPM (i)
-- 1001 0101 1101 1000 - ELPM
--
L_OPC_9_5_CD_8 <= '1' when ((P_OPC(15 downto 5) = "10010101110")
and (P_OPC( 3 downto 0) = "1000"))
else '0';
-------------------------------------------------
-- 1001 1001 AAAA Abbb - SBIC
-- 1001 1011 AAAA Abbb - SBIS
--
L_OPC_9_9B <= '1' when ((P_OPC(15 downto 10) = "100110")
and (P_OPC(8) = '1'))
else '0';
-------------------------------------------------
-- 1111 110r rrrr 0bbb - SBRC
-- 1111 111r rrrr 0bbb - SBRS
--
L_OPC_F_CDEF <= '1' when ( P_OPC(15 downto 10) = "111111")
else '0';
L_WAIT <= L_T0 and (not L_INVALIDATE)
and (not I_INTVEC(5))
and (L_OPC_1_0123 or -- CPSE
L_OPC_8A_014589CD or -- LDD
L_OPC_9_01 or -- LDS, LD, LPM, POP
L_OPC_9_5_01_8 or -- RET, RETI
L_OPC_9_5_CD_8 or -- LPM, ELPM
L_OPC_9_9B or -- SBIC, SBIS
L_OPC_F_CDEF); -- SBRC, SBRS
L_INVALIDATE <= I_CLR or I_SKIP;
Q_OPC <= X"00000000" when (L_INVALIDATE = '1')
else P_OPC when (I_INTVEC(5) = '0')
else (X"000000" & "00" & I_INTVEC); -- "interrupt opcode"
Q_PC <= P_PC;
Q_T0 <= L_T0;
end Behavioral;
|
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:xlconcat:2.1
-- IP Revision: 2
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY work;
USE work.xlconcat;
ENTITY RAT_xlconcat_0_0 IS
PORT (
In0 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
In1 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
dout : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
);
END RAT_xlconcat_0_0;
ARCHITECTURE RAT_xlconcat_0_0_arch OF RAT_xlconcat_0_0 IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF RAT_xlconcat_0_0_arch: ARCHITECTURE IS "yes";
COMPONENT xlconcat IS
GENERIC (
IN0_WIDTH : INTEGER;
IN1_WIDTH : INTEGER;
IN2_WIDTH : INTEGER;
IN3_WIDTH : INTEGER;
IN4_WIDTH : INTEGER;
IN5_WIDTH : INTEGER;
IN6_WIDTH : INTEGER;
IN7_WIDTH : INTEGER;
IN8_WIDTH : INTEGER;
IN9_WIDTH : INTEGER;
IN10_WIDTH : INTEGER;
IN11_WIDTH : INTEGER;
IN12_WIDTH : INTEGER;
IN13_WIDTH : INTEGER;
IN14_WIDTH : INTEGER;
IN15_WIDTH : INTEGER;
IN16_WIDTH : INTEGER;
IN17_WIDTH : INTEGER;
IN18_WIDTH : INTEGER;
IN19_WIDTH : INTEGER;
IN20_WIDTH : INTEGER;
IN21_WIDTH : INTEGER;
IN22_WIDTH : INTEGER;
IN23_WIDTH : INTEGER;
IN24_WIDTH : INTEGER;
IN25_WIDTH : INTEGER;
IN26_WIDTH : INTEGER;
IN27_WIDTH : INTEGER;
IN28_WIDTH : INTEGER;
IN29_WIDTH : INTEGER;
IN30_WIDTH : INTEGER;
IN31_WIDTH : INTEGER;
dout_width : INTEGER;
NUM_PORTS : INTEGER
);
PORT (
In0 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
In1 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
In2 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In3 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In4 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In5 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In6 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In7 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In8 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In9 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In10 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In11 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In12 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In13 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In14 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In15 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In16 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In17 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In18 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In19 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In20 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In21 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In22 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In23 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In24 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In25 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In26 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In27 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In28 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In29 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In30 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
In31 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
dout : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
);
END COMPONENT xlconcat;
ATTRIBUTE X_CORE_INFO : STRING;
ATTRIBUTE X_CORE_INFO OF RAT_xlconcat_0_0_arch: ARCHITECTURE IS "xlconcat,Vivado 2016.4";
ATTRIBUTE CHECK_LICENSE_TYPE : STRING;
ATTRIBUTE CHECK_LICENSE_TYPE OF RAT_xlconcat_0_0_arch : ARCHITECTURE IS "RAT_xlconcat_0_0,xlconcat,{}";
ATTRIBUTE CORE_GENERATION_INFO : STRING;
ATTRIBUTE CORE_GENERATION_INFO OF RAT_xlconcat_0_0_arch: ARCHITECTURE IS "RAT_xlconcat_0_0,xlconcat,{x_ipProduct=Vivado 2016.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=xlconcat,x_ipVersion=2.1,x_ipCoreRevision=2,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,IN0_WIDTH=8,IN1_WIDTH=2,IN2_WIDTH=1,IN3_WIDTH=1,IN4_WIDTH=1,IN5_WIDTH=1,IN6_WIDTH=1,IN7_WIDTH=1,IN8_WIDTH=1,IN9_WIDTH=1,IN10_WIDTH=1,IN11_WIDTH=1,IN12_WIDTH=1,IN13_WIDTH=1,IN14_WIDTH=1,IN15_WIDTH=1,IN16_WIDTH=1,IN17_WIDTH=1,IN18_WIDTH=1,IN19_WIDTH=1,IN20_WIDTH=1,IN21_WIDTH=1,IN22_WIDTH=1,IN23_WIDTH=1,IN24_WIDTH=1,IN" &
"25_WIDTH=1,IN26_WIDTH=1,IN27_WIDTH=1,IN28_WIDTH=1,IN29_WIDTH=1,IN30_WIDTH=1,IN31_WIDTH=1,dout_width=10,NUM_PORTS=2}";
BEGIN
U0 : xlconcat
GENERIC MAP (
IN0_WIDTH => 8,
IN1_WIDTH => 2,
IN2_WIDTH => 1,
IN3_WIDTH => 1,
IN4_WIDTH => 1,
IN5_WIDTH => 1,
IN6_WIDTH => 1,
IN7_WIDTH => 1,
IN8_WIDTH => 1,
IN9_WIDTH => 1,
IN10_WIDTH => 1,
IN11_WIDTH => 1,
IN12_WIDTH => 1,
IN13_WIDTH => 1,
IN14_WIDTH => 1,
IN15_WIDTH => 1,
IN16_WIDTH => 1,
IN17_WIDTH => 1,
IN18_WIDTH => 1,
IN19_WIDTH => 1,
IN20_WIDTH => 1,
IN21_WIDTH => 1,
IN22_WIDTH => 1,
IN23_WIDTH => 1,
IN24_WIDTH => 1,
IN25_WIDTH => 1,
IN26_WIDTH => 1,
IN27_WIDTH => 1,
IN28_WIDTH => 1,
IN29_WIDTH => 1,
IN30_WIDTH => 1,
IN31_WIDTH => 1,
dout_width => 10,
NUM_PORTS => 2
)
PORT MAP (
In0 => In0,
In1 => In1,
In2 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In3 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In4 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In5 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In6 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In7 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In8 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In9 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In10 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In11 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In12 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In13 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In14 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In15 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In16 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In17 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In18 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In19 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In20 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In21 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In22 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In23 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In24 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In25 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In26 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In27 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In28 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In29 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In30 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
In31 => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
dout => dout
);
END RAT_xlconcat_0_0_arch;
|
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:axi_dma:7.1
-- IP Revision: 12
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY axi_dma_v7_1_12;
USE axi_dma_v7_1_12.axi_dma;
ENTITY system_axi_dma_0_0 IS
PORT (
s_axi_lite_aclk : IN STD_LOGIC;
m_axi_sg_aclk : IN STD_LOGIC;
m_axi_mm2s_aclk : IN STD_LOGIC;
m_axi_s2mm_aclk : IN STD_LOGIC;
axi_resetn : IN STD_LOGIC;
s_axi_lite_awvalid : IN STD_LOGIC;
s_axi_lite_awready : OUT STD_LOGIC;
s_axi_lite_awaddr : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
s_axi_lite_wvalid : IN STD_LOGIC;
s_axi_lite_wready : OUT STD_LOGIC;
s_axi_lite_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_lite_bresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_lite_bvalid : OUT STD_LOGIC;
s_axi_lite_bready : IN STD_LOGIC;
s_axi_lite_arvalid : IN STD_LOGIC;
s_axi_lite_arready : OUT STD_LOGIC;
s_axi_lite_araddr : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
s_axi_lite_rvalid : OUT STD_LOGIC;
s_axi_lite_rready : IN STD_LOGIC;
s_axi_lite_rdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_lite_rresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_sg_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_awvalid : OUT STD_LOGIC;
m_axi_sg_awready : IN STD_LOGIC;
m_axi_sg_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_wlast : OUT STD_LOGIC;
m_axi_sg_wvalid : OUT STD_LOGIC;
m_axi_sg_wready : IN STD_LOGIC;
m_axi_sg_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_bvalid : IN STD_LOGIC;
m_axi_sg_bready : OUT STD_LOGIC;
m_axi_sg_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_sg_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_arvalid : OUT STD_LOGIC;
m_axi_sg_arready : IN STD_LOGIC;
m_axi_sg_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_rlast : IN STD_LOGIC;
m_axi_sg_rvalid : IN STD_LOGIC;
m_axi_sg_rready : OUT STD_LOGIC;
m_axi_mm2s_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_mm2s_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_mm2s_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_mm2s_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_mm2s_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_mm2s_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_mm2s_arvalid : OUT STD_LOGIC;
m_axi_mm2s_arready : IN STD_LOGIC;
m_axi_mm2s_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_mm2s_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_mm2s_rlast : IN STD_LOGIC;
m_axi_mm2s_rvalid : IN STD_LOGIC;
m_axi_mm2s_rready : OUT STD_LOGIC;
mm2s_prmry_reset_out_n : OUT STD_LOGIC;
m_axis_mm2s_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_mm2s_tkeep : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axis_mm2s_tvalid : OUT STD_LOGIC;
m_axis_mm2s_tready : IN STD_LOGIC;
m_axis_mm2s_tlast : OUT STD_LOGIC;
m_axi_s2mm_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_s2mm_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_s2mm_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_s2mm_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_s2mm_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_s2mm_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_s2mm_awvalid : OUT STD_LOGIC;
m_axi_s2mm_awready : IN STD_LOGIC;
m_axi_s2mm_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_s2mm_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_s2mm_wlast : OUT STD_LOGIC;
m_axi_s2mm_wvalid : OUT STD_LOGIC;
m_axi_s2mm_wready : IN STD_LOGIC;
m_axi_s2mm_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_s2mm_bvalid : IN STD_LOGIC;
m_axi_s2mm_bready : OUT STD_LOGIC;
s2mm_prmry_reset_out_n : OUT STD_LOGIC;
s_axis_s2mm_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_s2mm_tkeep : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axis_s2mm_tvalid : IN STD_LOGIC;
s_axis_s2mm_tready : OUT STD_LOGIC;
s_axis_s2mm_tlast : IN STD_LOGIC;
mm2s_introut : OUT STD_LOGIC;
s2mm_introut : OUT STD_LOGIC;
axi_dma_tstvec : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END system_axi_dma_0_0;
ARCHITECTURE system_axi_dma_0_0_arch OF system_axi_dma_0_0 IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF system_axi_dma_0_0_arch: ARCHITECTURE IS "yes";
COMPONENT axi_dma IS
GENERIC (
C_S_AXI_LITE_ADDR_WIDTH : INTEGER;
C_S_AXI_LITE_DATA_WIDTH : INTEGER;
C_DLYTMR_RESOLUTION : INTEGER;
C_PRMRY_IS_ACLK_ASYNC : INTEGER;
C_ENABLE_MULTI_CHANNEL : INTEGER;
C_NUM_MM2S_CHANNELS : INTEGER;
C_NUM_S2MM_CHANNELS : INTEGER;
C_INCLUDE_SG : INTEGER;
C_SG_INCLUDE_STSCNTRL_STRM : INTEGER;
C_SG_USE_STSAPP_LENGTH : INTEGER;
C_SG_LENGTH_WIDTH : INTEGER;
C_M_AXI_SG_ADDR_WIDTH : INTEGER;
C_M_AXI_SG_DATA_WIDTH : INTEGER;
C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : INTEGER;
C_S_AXIS_S2MM_STS_TDATA_WIDTH : INTEGER;
C_MICRO_DMA : INTEGER;
C_INCLUDE_MM2S : INTEGER;
C_INCLUDE_MM2S_SF : INTEGER;
C_MM2S_BURST_SIZE : INTEGER;
C_M_AXI_MM2S_ADDR_WIDTH : INTEGER;
C_M_AXI_MM2S_DATA_WIDTH : INTEGER;
C_M_AXIS_MM2S_TDATA_WIDTH : INTEGER;
C_INCLUDE_MM2S_DRE : INTEGER;
C_INCLUDE_S2MM : INTEGER;
C_INCLUDE_S2MM_SF : INTEGER;
C_S2MM_BURST_SIZE : INTEGER;
C_M_AXI_S2MM_ADDR_WIDTH : INTEGER;
C_M_AXI_S2MM_DATA_WIDTH : INTEGER;
C_S_AXIS_S2MM_TDATA_WIDTH : INTEGER;
C_INCLUDE_S2MM_DRE : INTEGER;
C_FAMILY : STRING
);
PORT (
s_axi_lite_aclk : IN STD_LOGIC;
m_axi_sg_aclk : IN STD_LOGIC;
m_axi_mm2s_aclk : IN STD_LOGIC;
m_axi_s2mm_aclk : IN STD_LOGIC;
axi_resetn : IN STD_LOGIC;
s_axi_lite_awvalid : IN STD_LOGIC;
s_axi_lite_awready : OUT STD_LOGIC;
s_axi_lite_awaddr : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
s_axi_lite_wvalid : IN STD_LOGIC;
s_axi_lite_wready : OUT STD_LOGIC;
s_axi_lite_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_lite_bresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
s_axi_lite_bvalid : OUT STD_LOGIC;
s_axi_lite_bready : IN STD_LOGIC;
s_axi_lite_arvalid : IN STD_LOGIC;
s_axi_lite_arready : OUT STD_LOGIC;
s_axi_lite_araddr : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
s_axi_lite_rvalid : OUT STD_LOGIC;
s_axi_lite_rready : IN STD_LOGIC;
s_axi_lite_rdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axi_lite_rresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_sg_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_awuser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_awvalid : OUT STD_LOGIC;
m_axi_sg_awready : IN STD_LOGIC;
m_axi_sg_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_wlast : OUT STD_LOGIC;
m_axi_sg_wvalid : OUT STD_LOGIC;
m_axi_sg_wready : IN STD_LOGIC;
m_axi_sg_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_bvalid : IN STD_LOGIC;
m_axi_sg_bready : OUT STD_LOGIC;
m_axi_sg_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_sg_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_sg_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_aruser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_sg_arvalid : OUT STD_LOGIC;
m_axi_sg_arready : IN STD_LOGIC;
m_axi_sg_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_sg_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_sg_rlast : IN STD_LOGIC;
m_axi_sg_rvalid : IN STD_LOGIC;
m_axi_sg_rready : OUT STD_LOGIC;
m_axi_mm2s_araddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_mm2s_arlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_mm2s_arsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_mm2s_arburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_mm2s_arprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_mm2s_arcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_mm2s_aruser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_mm2s_arvalid : OUT STD_LOGIC;
m_axi_mm2s_arready : IN STD_LOGIC;
m_axi_mm2s_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_mm2s_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_mm2s_rlast : IN STD_LOGIC;
m_axi_mm2s_rvalid : IN STD_LOGIC;
m_axi_mm2s_rready : OUT STD_LOGIC;
mm2s_prmry_reset_out_n : OUT STD_LOGIC;
m_axis_mm2s_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_mm2s_tkeep : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axis_mm2s_tvalid : OUT STD_LOGIC;
m_axis_mm2s_tready : IN STD_LOGIC;
m_axis_mm2s_tlast : OUT STD_LOGIC;
m_axis_mm2s_tuser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axis_mm2s_tid : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
m_axis_mm2s_tdest : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
mm2s_cntrl_reset_out_n : OUT STD_LOGIC;
m_axis_mm2s_cntrl_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_mm2s_cntrl_tkeep : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axis_mm2s_cntrl_tvalid : OUT STD_LOGIC;
m_axis_mm2s_cntrl_tready : IN STD_LOGIC;
m_axis_mm2s_cntrl_tlast : OUT STD_LOGIC;
m_axi_s2mm_awaddr : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_s2mm_awlen : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axi_s2mm_awsize : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_s2mm_awburst : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_s2mm_awprot : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
m_axi_s2mm_awcache : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_s2mm_awuser : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_s2mm_awvalid : OUT STD_LOGIC;
m_axi_s2mm_awready : IN STD_LOGIC;
m_axi_s2mm_wdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axi_s2mm_wstrb : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
m_axi_s2mm_wlast : OUT STD_LOGIC;
m_axi_s2mm_wvalid : OUT STD_LOGIC;
m_axi_s2mm_wready : IN STD_LOGIC;
m_axi_s2mm_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
m_axi_s2mm_bvalid : IN STD_LOGIC;
m_axi_s2mm_bready : OUT STD_LOGIC;
s2mm_prmry_reset_out_n : OUT STD_LOGIC;
s_axis_s2mm_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_s2mm_tkeep : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axis_s2mm_tvalid : IN STD_LOGIC;
s_axis_s2mm_tready : OUT STD_LOGIC;
s_axis_s2mm_tlast : IN STD_LOGIC;
s_axis_s2mm_tuser : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axis_s2mm_tid : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
s_axis_s2mm_tdest : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
s2mm_sts_reset_out_n : OUT STD_LOGIC;
s_axis_s2mm_sts_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_s2mm_sts_tkeep : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s_axis_s2mm_sts_tvalid : IN STD_LOGIC;
s_axis_s2mm_sts_tready : OUT STD_LOGIC;
s_axis_s2mm_sts_tlast : IN STD_LOGIC;
mm2s_introut : OUT STD_LOGIC;
s2mm_introut : OUT STD_LOGIC;
axi_dma_tstvec : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END COMPONENT axi_dma;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK";
ATTRIBUTE X_INTERFACE_INFO OF axi_resetn: SIGNAL IS "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axi_lite_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_sg_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_mm2s_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
ATTRIBUTE X_INTERFACE_INFO OF mm2s_prmry_reset_out_n: SIGNAL IS "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_mm2s_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_mm2s_tkeep: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_mm2s_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_mm2s_tready: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_mm2s_tlast: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axi_s2mm_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
ATTRIBUTE X_INTERFACE_INFO OF s2mm_prmry_reset_out_n: SIGNAL IS "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_s2mm_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_s2mm_tkeep: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_s2mm_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_s2mm_tready: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_s2mm_tlast: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
ATTRIBUTE X_INTERFACE_INFO OF mm2s_introut: SIGNAL IS "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
ATTRIBUTE X_INTERFACE_INFO OF s2mm_introut: SIGNAL IS "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
BEGIN
U0 : axi_dma
GENERIC MAP (
C_S_AXI_LITE_ADDR_WIDTH => 10,
C_S_AXI_LITE_DATA_WIDTH => 32,
C_DLYTMR_RESOLUTION => 125,
C_PRMRY_IS_ACLK_ASYNC => 0,
C_ENABLE_MULTI_CHANNEL => 0,
C_NUM_MM2S_CHANNELS => 1,
C_NUM_S2MM_CHANNELS => 1,
C_INCLUDE_SG => 1,
C_SG_INCLUDE_STSCNTRL_STRM => 0,
C_SG_USE_STSAPP_LENGTH => 0,
C_SG_LENGTH_WIDTH => 14,
C_M_AXI_SG_ADDR_WIDTH => 32,
C_M_AXI_SG_DATA_WIDTH => 32,
C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH => 32,
C_S_AXIS_S2MM_STS_TDATA_WIDTH => 32,
C_MICRO_DMA => 0,
C_INCLUDE_MM2S => 1,
C_INCLUDE_MM2S_SF => 1,
C_MM2S_BURST_SIZE => 16,
C_M_AXI_MM2S_ADDR_WIDTH => 32,
C_M_AXI_MM2S_DATA_WIDTH => 32,
C_M_AXIS_MM2S_TDATA_WIDTH => 32,
C_INCLUDE_MM2S_DRE => 0,
C_INCLUDE_S2MM => 1,
C_INCLUDE_S2MM_SF => 1,
C_S2MM_BURST_SIZE => 16,
C_M_AXI_S2MM_ADDR_WIDTH => 32,
C_M_AXI_S2MM_DATA_WIDTH => 32,
C_S_AXIS_S2MM_TDATA_WIDTH => 32,
C_INCLUDE_S2MM_DRE => 0,
C_FAMILY => "zynq"
)
PORT MAP (
s_axi_lite_aclk => s_axi_lite_aclk,
m_axi_sg_aclk => m_axi_sg_aclk,
m_axi_mm2s_aclk => m_axi_mm2s_aclk,
m_axi_s2mm_aclk => m_axi_s2mm_aclk,
axi_resetn => axi_resetn,
s_axi_lite_awvalid => s_axi_lite_awvalid,
s_axi_lite_awready => s_axi_lite_awready,
s_axi_lite_awaddr => s_axi_lite_awaddr,
s_axi_lite_wvalid => s_axi_lite_wvalid,
s_axi_lite_wready => s_axi_lite_wready,
s_axi_lite_wdata => s_axi_lite_wdata,
s_axi_lite_bresp => s_axi_lite_bresp,
s_axi_lite_bvalid => s_axi_lite_bvalid,
s_axi_lite_bready => s_axi_lite_bready,
s_axi_lite_arvalid => s_axi_lite_arvalid,
s_axi_lite_arready => s_axi_lite_arready,
s_axi_lite_araddr => s_axi_lite_araddr,
s_axi_lite_rvalid => s_axi_lite_rvalid,
s_axi_lite_rready => s_axi_lite_rready,
s_axi_lite_rdata => s_axi_lite_rdata,
s_axi_lite_rresp => s_axi_lite_rresp,
m_axi_sg_awaddr => m_axi_sg_awaddr,
m_axi_sg_awlen => m_axi_sg_awlen,
m_axi_sg_awsize => m_axi_sg_awsize,
m_axi_sg_awburst => m_axi_sg_awburst,
m_axi_sg_awprot => m_axi_sg_awprot,
m_axi_sg_awcache => m_axi_sg_awcache,
m_axi_sg_awvalid => m_axi_sg_awvalid,
m_axi_sg_awready => m_axi_sg_awready,
m_axi_sg_wdata => m_axi_sg_wdata,
m_axi_sg_wstrb => m_axi_sg_wstrb,
m_axi_sg_wlast => m_axi_sg_wlast,
m_axi_sg_wvalid => m_axi_sg_wvalid,
m_axi_sg_wready => m_axi_sg_wready,
m_axi_sg_bresp => m_axi_sg_bresp,
m_axi_sg_bvalid => m_axi_sg_bvalid,
m_axi_sg_bready => m_axi_sg_bready,
m_axi_sg_araddr => m_axi_sg_araddr,
m_axi_sg_arlen => m_axi_sg_arlen,
m_axi_sg_arsize => m_axi_sg_arsize,
m_axi_sg_arburst => m_axi_sg_arburst,
m_axi_sg_arprot => m_axi_sg_arprot,
m_axi_sg_arcache => m_axi_sg_arcache,
m_axi_sg_arvalid => m_axi_sg_arvalid,
m_axi_sg_arready => m_axi_sg_arready,
m_axi_sg_rdata => m_axi_sg_rdata,
m_axi_sg_rresp => m_axi_sg_rresp,
m_axi_sg_rlast => m_axi_sg_rlast,
m_axi_sg_rvalid => m_axi_sg_rvalid,
m_axi_sg_rready => m_axi_sg_rready,
m_axi_mm2s_araddr => m_axi_mm2s_araddr,
m_axi_mm2s_arlen => m_axi_mm2s_arlen,
m_axi_mm2s_arsize => m_axi_mm2s_arsize,
m_axi_mm2s_arburst => m_axi_mm2s_arburst,
m_axi_mm2s_arprot => m_axi_mm2s_arprot,
m_axi_mm2s_arcache => m_axi_mm2s_arcache,
m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
m_axi_mm2s_arready => m_axi_mm2s_arready,
m_axi_mm2s_rdata => m_axi_mm2s_rdata,
m_axi_mm2s_rresp => m_axi_mm2s_rresp,
m_axi_mm2s_rlast => m_axi_mm2s_rlast,
m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
m_axi_mm2s_rready => m_axi_mm2s_rready,
mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
m_axis_mm2s_tdata => m_axis_mm2s_tdata,
m_axis_mm2s_tkeep => m_axis_mm2s_tkeep,
m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
m_axis_mm2s_tready => m_axis_mm2s_tready,
m_axis_mm2s_tlast => m_axis_mm2s_tlast,
m_axis_mm2s_cntrl_tready => '0',
m_axi_s2mm_awaddr => m_axi_s2mm_awaddr,
m_axi_s2mm_awlen => m_axi_s2mm_awlen,
m_axi_s2mm_awsize => m_axi_s2mm_awsize,
m_axi_s2mm_awburst => m_axi_s2mm_awburst,
m_axi_s2mm_awprot => m_axi_s2mm_awprot,
m_axi_s2mm_awcache => m_axi_s2mm_awcache,
m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
m_axi_s2mm_awready => m_axi_s2mm_awready,
m_axi_s2mm_wdata => m_axi_s2mm_wdata,
m_axi_s2mm_wstrb => m_axi_s2mm_wstrb,
m_axi_s2mm_wlast => m_axi_s2mm_wlast,
m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
m_axi_s2mm_wready => m_axi_s2mm_wready,
m_axi_s2mm_bresp => m_axi_s2mm_bresp,
m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
m_axi_s2mm_bready => m_axi_s2mm_bready,
s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
s_axis_s2mm_tdata => s_axis_s2mm_tdata,
s_axis_s2mm_tkeep => s_axis_s2mm_tkeep,
s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
s_axis_s2mm_tready => s_axis_s2mm_tready,
s_axis_s2mm_tlast => s_axis_s2mm_tlast,
s_axis_s2mm_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
s_axis_s2mm_tid => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 5)),
s_axis_s2mm_tdest => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 5)),
s_axis_s2mm_sts_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_s2mm_sts_tkeep => X"F",
s_axis_s2mm_sts_tvalid => '0',
s_axis_s2mm_sts_tlast => '0',
mm2s_introut => mm2s_introut,
s2mm_introut => s2mm_introut,
axi_dma_tstvec => axi_dma_tstvec
);
END system_axi_dma_0_0_arch;
|
entity bounds5 is
end entity;
architecture test of bounds5 is
type int_vec is array (natural range <>) of integer;
signal s : int_vec(8 downto 0);
begin
process is
variable k : integer;
begin
k := 9;
wait for 1 ns;
s(k downto 1) <= (others => 1);
wait;
end process;
end architecture;
|
entity bounds5 is
end entity;
architecture test of bounds5 is
type int_vec is array (natural range <>) of integer;
signal s : int_vec(8 downto 0);
begin
process is
variable k : integer;
begin
k := 9;
wait for 1 ns;
s(k downto 1) <= (others => 1);
wait;
end process;
end architecture;
|
entity bounds5 is
end entity;
architecture test of bounds5 is
type int_vec is array (natural range <>) of integer;
signal s : int_vec(8 downto 0);
begin
process is
variable k : integer;
begin
k := 9;
wait for 1 ns;
s(k downto 1) <= (others => 1);
wait;
end process;
end architecture;
|
entity bounds5 is
end entity;
architecture test of bounds5 is
type int_vec is array (natural range <>) of integer;
signal s : int_vec(8 downto 0);
begin
process is
variable k : integer;
begin
k := 9;
wait for 1 ns;
s(k downto 1) <= (others => 1);
wait;
end process;
end architecture;
|
entity bounds5 is
end entity;
architecture test of bounds5 is
type int_vec is array (natural range <>) of integer;
signal s : int_vec(8 downto 0);
begin
process is
variable k : integer;
begin
k := 9;
wait for 1 ns;
s(k downto 1) <= (others => 1);
wait;
end process;
end architecture;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
j7dS2ETtclhL0v224jhGXtou7dYfQOwgt8p50fTN9CuQazFhJ57pTev/wX2fjWm0LjDRRh3kEKsS
gQCko4+/og==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
U962Ai5c2Bqg+yl73Oes2/W3uFCyY9RyxKFxiz+7spwy9JqASIV3C2jw3QKTXdxgoONQEFWsGMyl
Gv032jeC4pEtEgXD9NEh4p4onNcAfkOEecJVbl6QiarRoSASuVks2c8TwzHP9LkOZXtUoadEeclz
qxpTDuqgse2xps1NhUs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
ibTfHIc7j7Xysz4NKLbRGgoYr1efnuJxAPnLXcw3UFPgVFtpPgmVv4ZawpfPOcvQOjPrwHq2Cadq
yesMv0S23GdM6uY8e43/D6rM2a8mykk4pvluZ3KkPu0dYEArZ9Q6lUlo4zBowj/UR0hA0oLjjEuX
VkzomeygVazJZbEYILIthm6BAqAj5IvFZJQQHV0CHOibkNKWZkxZzgNQZEd23vmEppPrp1m5+QTV
GgxLp0sBnToQ74X+dTWRBCY9CO3mSjAU4+8zu35Zqg/aV4vU5xT0HCY7V/Bpx+cJaMuReaN/Sw3b
6aD62m5Svi7nTEWt/Y2eo5Lpjavk8b9aZifqmg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
YAuZN8lJ82ulijZSxzD8mU3nUWa7uacHX7G8H1BjhhMHEf3PO9qz1VGMNiYK+VjWQPNUuF4bowr+
Fevd++9RK6xookIk+hXJPHnBC+ym75/o8+w8CtX2Ui8t1d8wYOFaKXXuracae2KNPIBR0tupzxPy
Qx4RZgm71P6bFEyrfOs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
k8R/qKjPYmbFJIhCZ5z6RMxtMnkEjfJKcEvTbUcUnx52pDy7kK78ukTL+0EVwa0GOuoVnEItiimE
0/zLTpLcJeCprEk9OLRVNzCRWD3J6a6WkoMMgs+TLQzxc/Yc0xoOydRIC2yiRmuUvBR23cvst45B
ihAvupZSyPFe9UeVN1r9p+EVd8irb9tKY9QEpyYY45fgCWPBFaR4AAaHtK/5/0oMszCg9YB6jv6L
HdOZaixKSvXbXNwhtJxLL2V1w/VU6/OinHys8gn0j2vSKCmsdhP8CdL2QXg1FESF6VugXRFP72qq
fdYT0Lpi3GhyB5C/tckWTuWoW1PkVznB/GsgMg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26640)
`protect data_block
3/cbF5Zr/LYq5Wrm6QOmMrahq1PqY7f7Tl+FZwFUbU5CWzs3sSttS23pOHVtFoXrHMnJTq5XPLsD
EfPbELMWx3UMNRPot+g7WRF09h+6JmghovhxcKlgd8BNlvsBa6OVqGPCyC48Oo/i2YWm5IYHxGVZ
QBmCZgj1Zs0TxqbJXwGnjGR+ddvBaBruVzbms2Yochaxmjx/ef1ET++UZ9u/umWoUQtUyIlA51Hj
GDmAsSv2X+Klu/yUtOuH0Y4DkLsWDC/TBCtodDoyotScY1kHkkZ6hL8h9BCVLxUMGFQfVmEzB27Y
BmeW1fv7eK/KsiKILD6UM45B7uXX5LboFmQvqOCjX7XxnEP6QXyj/CJG+KxQrogvvzwngVNSxd7z
GboS9FrQrTEQ7XyajBqsA00+UUsn5M+Jvkjw9FfyiqCr/L0MBrWzSIjaKHeNTS8ZOHzWl0zs2Vbj
bsuclsq4KR0NGZsAD65F+GHFzpnAoXruGnZcbErBt7GFDKB0qi8WsX1LjrSg7PycBhx9HdeOE2LC
8jHuwhrcOc5+hVHzkMB9W13xAc8ktRbHyqsbLJ+FHNdk9b2k/6kDj92bz/tTUhDT5/XjPODJ/uX2
TXoHGNLiRs18LUGDr/O+8si8+7KyJyaXBW8YaYYBEZnZd99w0wfk0EEWj3R0gdKCOh9nQ8gwUpTA
yxn7/Nd7BKAjcdkbLq3C+sgR62uf8NfKkgo0w3Wxziy79gwEra+/SHRX/eM05f2biUUXl4vMNfiw
ElnEx7bY1J+dKjK2GmleQWrIfr2LQO4I+GbpF2vlIw76wsNvhgcTxGwAsy32A975LAb23AYBDP1q
l5AN6bb9sECBMOvbsub+XXQ3/Ra/1UejfaGZE9TpWUv1P2yZgyH3dNAYipjR0+LAAwNBDmIZOEE7
wKb1AXPlXlB9xMH9Y+U/oB0448/lxVk36wKIDIeXBGCwGgTablhxuMhs9ytzXazQ7FNnNnaoDgnK
9dEUOPX2eXbGERQZKrX5rKYoRrXBRXXys7jypxEu7P9i3N0pokHwBDOob1X6qvp7lNMT2sJEzVgW
2MWhS/kYUTm5OlEAA3vxLzO9h4y3mhDj5+Cao5W9kO8H3cqFVLQE/uc1YdjBjKOT9dbmG0BsUuqr
yuB5ehWUighh3rCIwTr8LNf4aDRaMGpcBXYS7I3W5fLhrA3KHUGKZp29SQGOifVgqdba/ca4rdQk
6N99t36hbrrJn5U1FnjCVvq3jeUojLZ+wm/9Q2eKSIbzEud3bvKMGM73TFJR0LT6z6uCpIdFogZk
jd0GQ4fCa/ZFaFiFDCsy6cCjxv6M9ztx4HCZenOzbbYVMNw3d2btcC0HlP383Kz1pLZ1vkAz9vvs
OTskVwTkoO3aey4CU8t+G7t3GuczzzgJ0xR66VRHLDL18dErU1eg9Z+yXOmv2LSa8Au60MfMGAkl
9SKhb/GLcLWPtX6MEvmIaGOfD5ckkatJcN5gbxhvq+7rLD/beUtBHI1zgqSiN+punFm/eIn526AR
QMBtaY1fUsx/ywRACmLy8BT8XGKUUvoQ+4LV477RSg4YovxNnOFjMZrmTjy8TwJY1V0Q95IFJLFO
xsW1zGeobq10DPOL/8YEixWMvFYEArBqBktiqV+IjJh0afsHxLXfm5liN08mhOt4hMPRLwm+GeWv
2HW3pZnUnx5fQvp/3/BQPKQeuvpRVQjkvFwm7GnoUbyPfQNccxunEzjCpAW3eLXAvbXyRRhd+mts
1jA8v1x1pu1lFKpLcoypNkG4Bqed0jZsZ3GmcNXr+pM72c2YX49HSp1cbfzkzCC73Upmt65ukYdm
bP9WAmTtVQ51OjeH1M88ai6zklmQI/TKfs1raZhT2ptbxyXmBYlh/Z8pYXiD0KL6xTiZrkNbyCVk
ZmbjaOJfACBEPWvKYcg79LqOUfIO5xOeKBWUt8O3pztBndUToa6iEEg94GWfzn1OWRC/80DHp6xy
Gd4aUQylSMBCF4tVCh0qA9/ITAUnjFZiPSxqkZV3Kb7eLW6oaVXJchMbXYhqeY5QRCbAu2PP9x9n
QtDVLO0XXbo9gzNCerV0uWD9bpzXoPtf0TQ2YbT22B3luYML/mSBJp3tzN4VHINq5l6fsegx4S5H
FMTF/kLW/+ivzFFn1Et0YO/Xm8hyIp+TM48IsyH1BOO/THOT0S8KVZ/azpoh8rRgW7S17ssCwa6P
XpXYKWiLQNliT89UYGV4wzzJUzIGFTnD05gKRSTFkvnCJYtyW4Yc2rLkE3EY4bDdVnyT8SvfOH7T
hy2KzGvPoJbz8XhC2bmV4YfBUf9SJ4xKVwZRIglRC7/oDmjRHFXkz3qFxrdN9JLFiT3TG5B+U56p
iBEX5+LxO97/zhBzy2c+HtybO3cOG95YgOjNekbQKvXVtMCTSG9/kCPo22Bk5acKw8L/6MUS24Es
hA/g0QwjkGoYeRvjyWMgw0K7BOzFb/KAdu40QRaMJGI4bCe49q7p89Q7sVr+3CEhrhhsYU8IyDcS
cq5AFVEYi9aODlYCkSD0t2fxl68QYnDlU6cFt9/e/NjxMb5t/H03mM6CcJ5/RCxtGF+kWdYpDlii
zeqqksgtc6Vg5/V/w5MWrFNZutZ1tmhJbd4DDeOzayvn0mN750EMMQFfb+aQihcET8lev2T+xkKO
Bb/ugST2uaoKgmeuAfPaxUrVnACOLMNI6Pesqkjaja5wG77zEAPXXO+nZ4ecWdOSFJttSqFcXM3L
3x46HJzzBJLhJ135bPVE6MwUbuF1f9vIsWRriYiTfQF3IyCGTFEyRF7YUEpITBjb/XLSp6OOl3IU
7CwMacII4DgpMWRofCru0sJPDvpmIh77phgDaSlN/76pmsYRtnvvUEDTaicfSroBTWJeUrpISJCV
HPQK8nrNWxrFvXyrbzZ09eTX/zqTno1Vf6hLVo1fdtdB5WiGuXUByYuvLn6OQHZ19pmtSYt2gFHs
JNrWVvenLpP0D3r3KapMh3/udZJ/zB/uRsHpsLGoyB3WIWdmVGJcHWdkmB5zh39yTbAQqaIQI0f9
rvt7g0xnonEfFFwAuOP4oNlUUWfo8lzUB2XcS7q/jErgRIoxLJHT0+gQRKZUDb0vKcauhWBmoK88
z9JVXF+J0LnIYucj+P+PO4fGwn1p6IIjiYgqtTLC0ZIDlTQstm5WREH/7vS7vcUQjKMXr7fgn6MB
n+yMnDiudAxQoSAwr5fFV3HijI3QW/r3SUi158uPFHvyotbYXDgAuvbM0Y6FpUlKt3sv/okOEnf8
cQijse3cReKnKAc1nOu95cfCieEkxD1/IWtfZ3iEJwX+Zjo/i8y+hxLn72N+Qf8SbdUds+svFlXc
ij4cgONxL10Mw87gQ2Jr3lmedtWSq1UR22TkF4XxObh8KSyNXvAE8tPKq+YEfEQXqNAjrcYtFEli
027+20ltNuColwY11ZzFpQ9bUJUtzFEF0i8WKmPoPRKkNcuIxQv6Zg7+7P+0c23UmCOSPID4WlA2
p3MuBXrd0Hcnt6DbRdMIIZS5MTr26hBX0Xay9/rbqlJl2UHTbIB+1GmEr9XDVV6ywuE2QARbSkGh
cbGkXziRgrWb3V1dmSj6e/s6SdJz+aJJEKZE0TljDrKiKzqYR4yp0tGK2/MSUSciKAigupu2M67q
OmlMm5Aqpb0d/HmL5xKQIcbTjfWYDx4K5+iVLyTBmAe4I3BPcXfOZ7E+IEC80ejAVbP9qJ22VTbu
5Yt42QH6g504cSNe6StSNavCn+ajUW8LpBDSI3iGGtT4Kxfbu17Gw7VUDBykki6qnqA90uN8OzAp
QU625KbYKcjbsPHbDdMyfkgIitFpyWKjLw4mVDO5kwM0C0NV2QCGmh+YZ6NbHzV1UKEBHvSVxQ17
iFdQEx40CP55ZFJDGuCiiw16yX4Gp6JCL0PEvP4ZKae9RxLB0MfmTAL16zx2vbo4CyWTiVXPSf8M
wq6SWp1UfHx9vB+ghPY1eH2+/kFtl+3B4mFP+SpcbcHNx66c+AV4E0AQVtpuMWrRBRZQLoIG/US4
zN4TlAfZQcBuiWxxLZUA1MmkvU6IdE5SEE5XG5/VKgDFpb43iJ1YJB6uAyeEE4EXERwASGNchUml
1R2oYDTIG9DdcO6BK28RB7jfvSwmu06xMtXtiPe3Km4YGo7eQ3dM+5QVMWXJJVoRxmoLkkFEi+9i
nR5eKGM4INnWuybdrf8yxTLu7Iadnws64evcvzFMssbs0JQKzPYC+V/eDyGQtL5i3vXeQRNDsYnn
Z4EuTWm19ESaW8Dj7/RBIddVw/U/wp+nTfZH/DPjAZCttgEzU+tI43H0Kw9fACdbv8GqnfGyMWcY
wWsn543+HDL/wpM9e065FMMOKXYrvy7cM0hL+h/q48g5kkKiqxJ4c/VOin8107e0tqn06WSjbk3P
v8B7OO/IiX5K/XO/1/FbXPD7AIA8SDT2ijSllFwmeWVsWAlXrhxh8w4sNJD4Pz5KyqF0ZwEM/BoI
nkxnDT3tOLL12VHfaMdE6jQwKug15iHeeHc0hmsqaMXtqvYmIQLwP9llFkMCok4WsmBL5tBiefSw
ubFtEahk5i5g0MMayxgneNW6KDMPe17460dsZmXKG3EtFB1w5uiSaHNVd8cDs2XoQc7srsTsTxOi
l1iXKEzSblYQ1612PnTi3xTJutKlZY/M1zVTzfUs5pA/DHUF0OCngH13H8PPl6z+yB6af3E/1N9e
bJQRt9Yh/h/AQ4YCmbzBwh6M0zpSYStk6JSgbPQ0ko7JN2WymG8TVcPgfAW/rp2v/78VZsZun9LP
rgVBXeC3BsAQI5C46jz3rVuRHgPOT1OojaFVibYhlPYWGj5Y1IUjbVppu3D43sSl1GVmW1UERXqf
R66E9RWgc6qzovnJFTSUnunp7nsu12+ZOUvS/Dx50cad2ivmFnnqRv6Xn/L2ZvT21oDv+0feFpuh
ytoRGX5Fy+yxQNQKKr+jBFPO5j/L2x6+oCmaIu200RrOfgOLEZGc5aQBKGNv3sGLkBQMouI7u8Zs
KRObjXB9dmrTSJRXF5GB8BjYyu4r1lN6sh2CC6s2YK3QHmDU9iLwI4JdpX5chbyqYRp7ODKYzO/n
6rjRTHLDm7MuNEnljUA++r0X/u4MqBYA2k0FiqS0cwd6A/8pjKEoRrRh2ctQ/u8fYKgvYhGulvEx
LNX4leeiXKjf++uTOfZZfHtkpndTJxLQgdGF2JfaPT1T6Q8VlwD70yF2x3WU4L/EEWPpdZEAg8Jx
urKxwgF+fI0Ic9nKeGGef7WgVJM/3b5X2KPHSiOT+KAG66LV1H1QkE76Pl2sNXAIWZQvyH8342fb
jSL4xcK7C0UEsxTYJdyyLPUpWVTMrHH00jZMDfXNCXOSjCbv4Hs3+f0LrgJYwn61cMa4O+BP+4CE
7Dj3ch2Z36r0McbhNj0/96r7Uyxbqp4B4nSaVbWLoK0pKj3aK8kr5YPTTdOwMZGYuUEvUt2HT47T
y2JIGVWLNMvbDVn5I+KNBMGaYqOahxN1em0nyqJc1VqD6BbIulNQigBP4nnQUNSiu0plJovwGA8o
KrB7VVMAbsUUTrD8H1YVhNfyp/nClnXV2xasivEto7TJC0cwMXHQgfxdUl3nX8Z0C7xVL4wNm4Bc
krnNCkzNyq75Lsyohmnhf8wmZAeAWQpCGjqQT71OXRAL6OEyX9YU+FErr+CJLNCaezNSu5BkaO25
Ye9z5EISLzz6pMK7B2gJ2Facn5vq+XcD0FOJEQDqTXGjAG43E8/zs66CJwc2Jku87ViMnUyoDMc0
YlC6uzdtx1aboGkUwkmj1Sv3/dZbr0XqstHTqlGbfUoSFsHDG5xApSFZUKsx8kONuEMritRhz8Jz
jbjcmpC697SD5C7/rc/FTBjNCdE6wKS6wzC+ba0PiNkjwK+BtvpaRxj5djo0ZQ8rRJEewHxIfNrH
+WYBn445nb8XiqAeA7TfKvgS23uFhcWHKbjkpfdXITDHE4j/Ge1BKymOqpS8PUMpDhwlDAlIeUAz
s+s6R0VWWGWsbgkJHafF2djX7qcWF7ldIcbJh2XnDqjbRPtsTu9IrEsMUtz+BwHhJnabns/N35AT
8mxM0uL1HFHb0LjEKhrKwGp7jjdgJi24QN7Rr/xI/ROKatxPBTYdzKT/FVLKai9NDS+d3/FKwe5F
KEB2xPXRUGNG+nnbRNOYPmJE+XYBT4oEPHSHKCBwSpGPGJ5g63sm+VyUIBCTxMWsmPSS7yLWI8UE
U5BaRF+9ilbHrTo3W+sVAduU6PsoPBHQW5w+SCqT7QFSxFHpGf45dH4IH+AgyT4vEBlF1w9kX4BR
Hr9yD1UoCr4xYaUf7mhdoVc5sSR8hDomVxMLxm364soXDzcex0oY2Q/MGts/6w7q+u4zs1sFM6Et
gbVYjAOVQrMyKigKIbkCYkxBK16oFugFGF7ObltOfvgGOb4dVoAH9GUC4IE6laZF+EQTF1nr2RhE
tGtNbXkgX3N2oxWb1JjCGXchfwmF8wMpzk/dKSkJg8F6zb87qCuWmavuaKY2WUM5xr+Wyf9JnqGC
kPUWs0U8triTP50Wgbkq2gYfvRNLuD8lFLC3bU8s25Y5UPfhBHiZ4IxnCIKqU8ehgrpwI0NeQeU2
ELoLZHitGXkbjaV0U22xz5C3BZFEcSJV6idzIHqpuS1jWZ4p3JLWPqgfMEi0zUOF1x+aIzndZWQC
plKBcjUoZBPp6gEj/P0t7TH4WqST4PmnVCV+1prkOO6cDDWZfAq+19be69o4LzEMSzzjaY8CVVNQ
AvET/Db5jU8EnEuciBqQboSu8ipxqhUg7ksBSrVOwB5uupImCD6KDCDji/wVgfWBllBK89UI+AwC
qRc3GpxH5/WM63ZtxUhyV4Q+Dk14atapwJPKHQH0VMTTI81s4CCPhVPYZi7wKryLRPDHBgq4w+EE
NaZOIEByyn/zqIiz6bIiPdrRW2jMVc9tgmI7q907DkouHfCqt6DRf0voc1riDYyWy/axYI3KtHLa
0rqSE0t6ks3o5XKa1dpa0e7/DpzIpWxbMZlr5HSt/XFPfekPyR6kSaf8oMrn1Cfnf2kXF+2rjj/C
5csv4cndNZtlbkL58axOgEvuEqWk9psv9Yrx+BPJQ3Ya4mH3uC2sntTJdgOFFZo7PgWBhWqkXtcS
9cIKhWISqdEgh0gBWbO0ZwkHIA0epNXJmuRp2SpvcFcFuRzhLQ24SjHhHX+sybLJBN7LgokXlrRt
KUelvILz7humQSxn0XVS5o9YaA7nd7FEM34bwn2d0qOkjJN2tRTgLj/+2QfpZb9m8RlrDA004ywC
fK1ZYsapCeW1+TGH9Q99rSWwyWmogQIAuxN/bIuOpNH0H8Sczi+eDNFdaQtJ2psBJpsIx62tK8tj
Zrqjav92iMlX1kg1uqtz64n96s13596qIl4xes8bPyJBzkJQU4e3oX4n351bQN+XLfkqFxwwvl/Z
RfUcjac5RjJimqsg38BR39fJNoMuF0/VsUKYdJhTw2igZ107/e4ntNhQD/idxzOt2ohsOwBN1POd
+2DZXPhnsdpcO3HtXykt0ykaDHeEb/wUMnIrKt6/1gUreU6/B3U5DqNVjwrVoY5AUtmOiL0ntxsh
Pp9I7z6UqS9IZoVY5zPV+89ibkWTxfTkAZ6/0afYNWVnb5wEveOU+BvIHZcWienUTevZ/E8TEYoo
L9GTrefMQgXxkLbRVtmoPp9Ab0QNY4d+UL5nWU/ChMqnTPSzEaIDAsJPAZCV1Q5+JXp2a37BzVDH
NdqLnx1TLcNACOiSpbOW7xDyhMcP6MGXXa8Qm57sJzXAj2IYfJoZy/2aUzjbq2JBzgaQr2XvI4xs
+MWLYFPOOGZxkGW0TeDM/oAZwnerm6gPlOOcjE1wtzzgLV7+ThZrAq8L9J6baDeh9Z+f7LZOTiiG
vCEzZjYXG4B+iNM4avtLfRvJDsI31aENyr7d/QqVmcwyf+9K188xHe1pm72u+ukMGd8NyaHCSXXm
3dUEublGVClKZFm3+pYdRzWuro86xtgTbz9hiAwzA9jPZq49wiPE5bCH9OwjH8xBS9W6reIROcuv
35IXux7Y/UWC5BGjYWbOs44pXPF8I6i0KBtv7h6C4c+jcuRNsebKss3lRyOhct9MSEg2JPWaVz1o
9qZ77M7d1mUSnlSW0ZlcvxuTxOqzQRpgncmmvIyht7n+7j+xJHrFDkYYrxSckTHJ/GE1p5SkrR1D
C4clNSisTBqkdY99oCa7m2NDcBD9kDcD8eggs1hIVe7ClE9j7H3CaUeKUzdKYTBMeKgkGFpkQ6De
MjcLZWgsldzQPy/d8ANGg/Dld827DnaUTQyoJy/fZ8bYqPRH59pnwA2g+gFx6aSOn8qWHEUt95gi
GnqYfoCesF2zmTyU7NMv1rUsRscJZk6HSeZckaPN+ew0EWpHzAv242VXwdH5CluO3ofQbOmcFNVO
CwMgIQL+h6SF9H74Ib9evcVT07vTnEGEWKEwOVsRn54HnTf+Sd2S5a1HEEmoBASCTxqNUvPKk787
nUNWoLvdV0Zy3Ht59zy4gh7vKvjEb4ef6+PPR43837XsGdb/SiZ0zrMM5x00XTQTfvsmI/LljRvT
U9v/Bf84fYYpMS3Q1KD8P0dbubmi60p7k7yqAJ2Cg6F7blzjDji7e27AojpoiEoztmgYAvsCoj4x
3xj61vClimhyXoBW2GbqlSRCZwe9+JWbYyTRW4vYO0tbs0D8LN+RODrRod9zizLBpFTAm85deUGN
8VJKnBMHF3BFZB0AOB1PvAtzzRwJUFqT8sPZSk7hgjGQWJdUQEjFZxFOzf8o5LyuwBz+bmm3lLl+
I27/Zb9ef7bTN01H2qm+jlNZKQvyMXF959Glz+beZ+QVkXYSZQEdztFJpzjAUmG5Wcr203D/awUz
gBFgo9ZDnCQA6kzyPE0mgPkH5k2hQwcchs4TUlvb+4Gy8Mj5iHkLvQeZVh7Mxra1Q7AQr4Mr/KR6
JMfxJdrJqAdBoZmtOAi31OIgYxWDgugv50u7e/SXZcQ4IXoWtyvM/Kh50FuCFBBL+LXJEnDp9l0L
IfdlnYq1T27YHH/VJLRF2JBs7RZ2Li9kfBtgLQiYAzD9tkfZ+sE/wysWG4oAVtJNyVcw1oXcCmKf
SEV+U4Ci80AUpWBy+/AeLcE0p7ToH6A4qO32wJproPlzB01/KLtoQPGN6JDXKKlKlmFYizWxBNhR
8p/bri3NTqvavhQ6cY0ALFPTEkPRmu3DfOdsBUQdqayArAHERWOq+Bj5y0fgWYFDqCkVy6RXyLbo
SDwDD6y2TMPMMQ7Iu5mIpo6w/KmLyr3s83MJlJMhSVVu0yi6M37gwh7VcS2yriR+MUNWAP0e/J1F
gv4g8bx7Ex43615pwmTMFiF5bV+6WilS70BsoJ85AVvLT5Ph2SOvqrvlSGNmbwdMF0d/QQV7yWqO
mDPP9LT3NnLN6j43Zxm2n4iDJitVsYdKZ9GDhmlqxI5dFKIVBOu4BV+MAvLaA/pFfzWE7oZ87oVA
SIVW7ZJsyKV2Ypp0INL26LBMMnmlykG6/yM72IVsydWPtsGh0VSmjBMWcUAkiTyzFjqRoO6qiSs6
al49EFsbYVtdgMmu8TxMhvPJEGSwfI7r3SYuCLN4A3L0QBX/TWt5J7GHZObDzw327rWsIeaebqSs
YgvKe9mZfsj5syVAXs802US1qeDPNXkztNX4LFfXoO96tFBPc53VtYQZoNLJ8MfFf1i7MApAHGfT
XeyxMQQnJSqPO7vuWXAHvAThGP3KnV4n8sF/OgyVBVrBOf5Uzm83nldnj1ZUFc4WBX1/3RLgBGQZ
nITpTS2+S70nHFTEXeBUkUDRl1OAbRzsWUr4+hnnEEAgSjNBrQELGu/l/bxqkv3pDlEckWd/EWVj
6FZLvzrxcExUANdiJlwlTRRCsKFx8bgDYL12qlq3Z//Jl5vYY7/vJgFCGE2n3hceuPmOk32+aA91
xQ+EgRMh/L47jTBXZENhPJC/AZM2qaGIQ/nbtVRKGf2JiggoZFLNxEJD1XVFVwmmLftEir0DjAjH
8nDuYGMBIDmJNNf5M9oVg4BKiHnd7ET3cVyaVvXostfT+aJLs3Mi9fF1xV5VsnAsa3w9kAeSst+P
rhFRqvALoWFdlVJv7M++e4bL8yWSFFAxvoXrlIx45leLZ7Oyy66Am65uuiIMENqxRh0unxXa1bhv
kJrgf1swfS1Acx8j7dKho2jFpqGG2M4Z9FbdG3cVu8d3hxBDbzfDvuABoLBz3MuLgSJWjk/YwGK8
H/55g6L9zzfO7hY8DyrBS1V1QJ7FoB9jnC3bxceWUN/xspYJ+3mmhsgH/r8CHudu4Al5B3NnYJku
Sy9c8iIBzNh4LldWfl/JQ5/+HZIHO3F6BDMCF1LyvJci7vG+AGZ8LPOEgh/tgBNNBjQTqa8Kr51d
sBO+2Srfht3bbSWBmKP7ovi2/N7G426zq/qLIGCcu4J0DfK96sZNCUgQlb7j/qIFcyU6yAD/m3ke
A7wxYHjxJ8GVrWLmjsX7x6DtE8vkELbw83RTq3I8iz8pXF0oSb0QdNNFgj3fQJZxxyj12IRF8yqW
WMTbwhJv745o+mKM3SrPeITlHYa3BD8IHGS+4s+FCp0Qhd85dXRoSG6BpamVr68ZJURnnNKIzLHf
ylxI7hyKg4qLEvp3IEFAw34363q83i8lxG8uYK1pQk5GEJcGJXSv3poTWlJXV1/RCvFu+4fYpNsH
xb0vVPUsS5hFWiyiwGyMxWjaDUu0eC4ZObUaLBnc0mozocK9kiHUlcn6Rpi7ccr6HlHYBW0aZKWW
4WRXd8xFggSk67pztJgwQeg63BYIZ1xJ7l4vV0YSE6Ceeke2Rlb2Cmf21Cj2YAa+HdG7lowVf7V/
YHx2yJvxEhrNXrrAZWBBjv68/rqUz6EkcQZGZtJQYRmXahz9+hUV1TXDoPTE4/P/0kgzJVjtyZSI
9CdsJjxKwMPIf9uCVPD6OlNQo0uaWQ+wT+/EC8bskW0l8k3dimRiQxSF9rh0qU8L6B4PokVinjp3
tTKkSabrpm1qn6mRJ+/QXwS4D83lgwVHZhAmoRHC8WfRqZV8hAfCW1/IEncmuMzllp+n46En33k3
cJ2lZ12vR64Nagewf1MVAMOotfNYIaVPUpsrkcm/gPX6p6QoZ8+Z6GV/skFdiafuFPPExa9gnyoW
5QvtvA9oXeipW0l7gdEiXCXnGU7+yPEzWSHqezaKBmCeD5eCXgjy3rPajf9kPNGw6+wbOMyZ2wIc
3W+ZgiPo26A+/oeiHE6IfB1/h+8CAkZHPpFrGFByesg7wpWNm+nARSxPItg7tdl8sJpy1nedCwdH
J083f+O0RSnb7UnMwF8u2sOsndTB9ah+iXDCI65ajr7BcwVO4K721U6D0w2TXmmeYaBQ+s2WMaMy
N6fumFZc+HFZwffCjmq+nzeuJ7tyQsNhhS7jrB7xh0eKa1H2SRMq06AQ5f6P+rOr8fD37RSrsXd/
FebaL1n3A0DjYYJsRms5EPTau57nqd5WOSMJ/f3rz1G6QdIpNxP5HT+6jZHlL99SM0uckqNZdCjH
SS2g2wExLU/YCZBFrtvZe2vD04P8lNGtjlnh84ghta+mXfpH4mZBwceg6L8HEjLNf+MfxDNDssxB
oGGkq3o0UnEkA5VMjuV6EqJxkwg6qrd02KDt31TrIbpyya/SyabEKaR3zYOwAU5ilX9eZSI4D9J0
GQ/biYJa0OErezSK6HqCG94ACMyIWV50L57GfOU5YIT8Cx+IYo9OE4x7vpCvvWaapzM6Lfn1aJs4
Zwn6wiG1VBPPAyLd8L8s6iOFeoPEIA6HtM/dl2S/y9vNzezDAfmCB1KihL3kSDj/Yt+0L/bFd2Hv
DI5wbMnV2wd0cTGfqkP/3f6EI4+XFmXoaos1usT/4NpfeL/xNru1bIBkIJwOhRVxURbV/dQQatij
qurm5tlavbvpA3mNxQqD/v4YsGVVqj+zb7R4WEi5mHKU3MqwTX9h2lesaQv4Uh9ld2aC+QlHCtja
9MyC8o6+hDrSmGW6Ul5I4mbZBZIpEAFMXFm8LYusFy1lWTpya7itdCqZlutR2VnvtF1B05rRgCm2
XK2rlHqbj5Ry0kxO41JQ2Iayll1GOsWcVsd/uEe5Gs1Sxoc1vmRoaOKfl8RB2KuFjp6/YNIHR+Fz
sSqCB+3Q5yrENL+CLf6wHXWUpQP4xAyShumESM3J3t6RfDr5ZiOYEgk/T6XBExkKgVtsN+3W7wYL
lSQVqqFoqHq8ZXtEGV5aTISZpwb1nJ4YRF3Kbe11T6EX3zBKRnExIrrxGyse4Z73p8rAcNFjT42J
XliQWuoxUWwvUYtr4fc/BywA/9gzUU1WTl519udcpM8D7bsXD9Fa5Zf5O+zeV+KJxVU+HjK0GBtj
vG2JrWa1SpIC8BnYJ/PqRAkq9twdVssoG9ladUV/beOvNsM6BfZX9QHKnbXkbfl6hjgsxZB+bKq1
hOk12jJ6htCWRPrZq0x7/MNdZKmR1K5gQZt8v6zmgm/21sLU/pV3MlWViFJerhxpsINS6t66QHMM
LJrugXFSod7+jEXWW7OGWLScafSsmKgIkZYP0hzUFqM3S69EQC2wVBNZ2XSwbJdnO2XUwYkXDHR2
dqedGIsbTaEjPVEBIHLsx+6YAT43UIh+6tCYFFXAwOvIfdHV5qr6sfiI8Lg/AqBQ7jq1TKaZGRbw
PbxKeEI2PXkQka0FmOUaVSArFr2QoBPy4PqC5oz1EGCzzu0RjXXj16/HqevOcl1yjOEb/soBRZi0
E+SVvHgoWY1pvJPgMjMQPL0tOk5NJxz9INt0Eh7kERYenzZq0Nw/4GhqtphERZGmODBXxaVrE/Cn
GlqgwMdFrFo9COf71Mm5YRwPRCshp7wni3E6lHTcwmgZ056FJBO1JwIdK3vflg9EiGFO2/kO72Z5
yUjaksVvSLdxhuaGdh91BZcqlbxyyy57r72sYuwgKQXlIoARV2KGDjano8wQssWZM8P26Kyy8MWY
1iT9DFD/9CKRIro77RAxjvhSF9CYokxO9UqM/i5YF9W5hexM52tIWG/EmAZhJmFwKAnmIhBbSXqb
WBgBPcBXftB9F9n9JpZ9HvATCs1rPTihzJy5Wl80sgucCXk8yrwSE21b3U3K6HG4T93tNI0fGV7L
KMxOo8xpd2lgCdra3gRinz9P2BvMpZg49h2Vf8Yp8frDQi7MMN6dC5V3mjVg+hB4pGACJQ5EmCvN
wZhHedLBv6QsukSedmuyETi6IidJ5SVVTtGqKXlD+OdHspNo6hqoLf6BJ99f0Bbdi6oZtuzmwYXT
6f63AaLL2jqK2qg7BegY788V62p4ORjEHBnF66hERqsv0z0MBhZGMMRGJIxhXB55ld90bst6sLf9
tomNNMrwIxIXGV02iTfzZD9XIxJZYsisSQIyLCoQYkm+sKF21acju2MDKPX7ooSLVHDYbKf3XiTo
AZpJpqOIv4s3fHWk40Cmf3UspZSSahL76otKRrqYMAAOmlCEzflimIYG9lPSCp/fal9q1OWHNzpG
upG9rhSqnaZP+XtMjXMW6RwN4eQaAqYqHLmvnSCj1SjvHDALCySl1CpBAFSgrbCqgD+3yT/mVweH
9XMOx7Itv9uAOW7lMb9LOZGLEnS2olv/Fl8+Se1xch2tGsZ6wDTpmcPFb2eON8+W8Tg2j+hSCTvs
5jQRSCFBqXpwZPqpsuBm6o4S7G5+DZoq4H69TR+Yr3OaH+H9XsngGopINKYy7sJMpMmcmN/X/BdZ
SEp7SQT8wHI+fMKLoQd9p0w4vnmJWCecGHJtDHujFhotQaKa7/Fzrtmhq6PnwyWp/zwhFKCPZIUX
8DVQ0st/9V+7/wEBFn8VMZG9lLWus/dcS4xgdXdLq+5Q09xw2IP97ajBrmeXj36C16FlXzav0Mv6
/HKkY6S+aJWdwUxLNzwpM4X4WoCfeIk5IMSIBy8ZrjDiSU8zoh9TuEI7VQTtkgmxaiOBYNi0QDP8
Ah6U8ZV9GkNvq5KjO8QA7zMZQEaQx/7Hf+J8EsCTW90v+neLSJ7oFayTLhuxKcQMnJ9EEiDRAJQT
xpuNjh/T1elgGfQKfoy0WmjuQanyDPIwpNbT0zlThm4/i5E6+SSd2x0YN7o8Mwcc4RQ5djAR4GzA
6NbVpLbfjQVUV1CK1WwNISl9rXvMs/T/FIEdoVlZRLOwrnQ0TygSrSOdA1dIVYKQSX1zVRMFAX2Z
9s2a7R9wviqhM853v4Xjl0TOOP2eA77zObdTjUP1AkjjoM6XYQGVws8IwDUt6MjpjvDzJaxrP6QV
kXghVBzi12eMcFj7f8gWQZPweSk9I8QRas3DxTQr2gquO2JZSz+nQ6rRTbPNQN4u9MEiElAIf0Zy
Zhw7nhWlwQbJDjW1MR5ybdE3B+/VAxUVf1824JaC6eAe6rSy4YU2V+iEBmHmet3BI9wCyg+NLSFO
kkXmnkRaiIH9cEy89qSZ1e21RH+6wZO+FDzPBLAWglJv6xyMLEolg/rjVDBNkogSofnjwCwxERNy
o5ui21O2woR8jF9+lkpD1n4WnhoDGpx/6GQ2b60injKHDVDLVZ8vb0cza4cBPBVwcfa/Eqz0Kvns
w0cQum9bEQzsMDSyD5UASfCaE7jAIGLaepBXJiEPQKDk2ZyxLyhb9yJSE5Y7bDFpqVR/bErod4FU
wGKRbeqJujb9qoDqHVg1am90w+BDDppcRCTb6jO4OGQ1vk/cOyNL/zgjx2hAS6qlxoXsYOXWdfRx
QheeG9MIuYVPtv9+sP5pXI8G88xUYxffy3AQ8iGmea/wXq5FVo7NuuJo4zRNLUlhyjmuG5sJr0dc
Xc1DPXjj2Um5Mym8yF9Ncyf6U63ewGdfHYIqWzZCsP6VBth/3xt3WEzRMwm0ecTmZwp9rs5g9BTP
/QZM0o6+jUBqtTw2KzXIjC0tbf1tnS8xGbkoMco+5IICZNrWqF+qShQbVFpaA4HB5MEYUcgQneT2
JgVmztAnqctKMOoQkbRgM1Lo6lRFDR1c59zkA0FkwHkwZhJgiL5JJQTlFIH3hlfydOTy4Ckx7sls
94Z+oONU/0zGqOYC2bsbuCBbVNb9rbQidRtPgI4SKvC/pLfeT8cjZOMEKjPfjtWZIH8dgd/FFz8Y
oZN7g2U3f/b7fiYtVESv8oGOuRdewW8mZ71lF3wXcPBVLkKBtJN123IDfIxtJK8roD4v0yS1YG3+
tOYLrXldVyFi3yzjo7mDV6HI8k6+wyn3ktltTOLXL9+1SGYiW5b4IA8PShG1UJlpy/5jLLQ8hyQK
2aeuUhRVi/+1uv5sHkPlxnqhf8Z1EyX2QpRy8F9HdA5ZKZG9R7eW7Q2ktALl1qQDC2cqoaJE9Yw9
5ds7lRDEl48KBkuFImkR0H0pevx/CNvgr9FSZParommvrhS7x6C4H4yZCGYdHK+ABRWCGZGVtmHl
+KC7ZDN0oD+jBGjV7SMHBRb1Zgw3/G9Udj5oWWC3Oh2gQBDjX7d6xT3toVD69VUOi0QBQTYKGvpQ
KQmcWD8YaESzJEJoMGQYeXpGdJSgqYJHY9h+DvrlWoOAispxRngndj+K5XHwlxJF/HnsSV3BRg1Y
iqE4sDKOMWeBKFRq6Scgh4fYPyjpO2dUlvCchpZv+w+y97qQx81T+jDCORE7dnoTq0YrKYCSsC7z
DrxYnsJEXEHryPO3qfXqwYPGG07mGN+FGHK4Irfs3m9NMWRf3eI5Nvvem/xMGvApCtTkpFqHkukq
kGamTBLGtzqEeY1VfQg32T/UsL42dBQWUhh8ns98Jgp6JuWUNRmWflw7ZpwbzQEl4DcX3TzglgTn
SyAUT1FE5lng81onW+pNbOwaIzuxu9s1zXoAicqzzxEjoSWUej7aMJWLPKa0dpRTZm37R8/87/UZ
ZFRZMV41GENWBLpcUHr1/fhYem0s6lH1zTa17GHl/yOoD3YdWeONct7RxkkA3odBmsjXz+TPi/JJ
gYNendR57+q96id70oCAXvNQPA25hq/eUAbE24N3Y68qpABDF5ov+A8BQdMtMgFgiKW6FGtG+DSI
E34akZA+4ggdc6Rsskv/8+00iifZlpYNelw8Pc1mC0mBAiUbaNvMTcwSqfhRKX2aKGSkQI08+dsF
JRWYX2g0IZPZdWOl7gb6au5DBFv19K5clx7EV4iQdNwECV+zlk5S3LcOCLAu9fdvqcwjS63n+C9O
2/3YluukL+DzXF4p+xu1N3VXbjn9ghCAbpndSqi0bRjnkl1ZnwqaML71FCwnFsTUdPLuMfbbDm/V
qQzdWy3Mqvo0aUnY+rRfFHyZGV6LGUtqMdXyn0bRcg+I4D/vn1GE9PWJ2/TWhF3xiRoWJwao1XwO
mGJD8hWJIkbGs3IOsADSZqq6fF/vi3oHoZkF1bZtC9la3i1F9xmpWBhcvVomda7YDoGhjGo1FBDe
smgw7fbBvodz3tlhAD/WfSI8VrbluJsj/BdNJG0GeYzcl+EHp+cVVEsnotpCBc5gofar918kxNOn
faG1Ak/KR3lwQT1yROgCEdyjBWfp6dXrzLMlI/rNvUoZCeDrQn6z4QJx7eaIwoZt7cQQ0yhFEi9K
PjuFEWYkB2No6FZLUG1IOccS/Y2U8yWp+fTuCkLKTDuuRp6+B0/9EOCW3fe66n00nkJfQl8jmqjZ
mGcoFKoNn6qVnpmz8aqtw3YSDdhcibmd7Io2405IvubiTG10aJvBeVVTC2jrTopk9MdSEH2Ou32+
pmirohBbW9tXz+O0A4br8UmopRLxKD6V8PW0oQZKU73aQmWsZjWEx7FCfnbtaTzomRFHgSHypKWj
l6r+vDjz8GX4kXMD3CyoiZUqE/CBbaBF9WDT4bmMAA9WsGEBiKpVXowP94s3SQdIvRvwWGsG/O1q
Uc6KsE0C0cQ/2YZbvtnZuxIMcXrQNugYwQzWOaqrB9rTcneJDATODDWmp5mP6yC4fwSbxVhZD1x0
NAOEewlSW1PA30W1kTpSDlX2bNCnBpbDxZrbZfMIRFW7J1pgwiCEOekgagxCb0b+t8x55tucT5lg
IXvROG0Jp0Pf+P4ooWyutDKYxOyd3CqOjqfViR9NdDmjGLhn0JjPC3veyn8kmwC5Ht8EsHEQ/Fss
xnq53+uwqqctKcmPluQcOq1ryEWvT1jo7KHxzVGQYJfzCDFFgRGltnyFH7WhV7PxoWy7Y5yECQ0H
Hg2TnZXV9p0j6dl1Px8f2F2YfjPLt2+aKa7wA2YF8g1J3qlbsFCDlZAlyrIo3iBp45LBzG9gBZ35
CxumgksXqijhSAOxB7ZKJLFmb2KyhliGAbgQ5VPxwtGw5O2EHdYhYmBhNNEvZRhe8NS7ZG00H669
2M2sfAX3D2ctY4QgkHP/+KeEXFM28PLNWy/NRq5nYQ7f4A+fi3OfjKutPCsAf0ZoMMlGNhYXkzWJ
z0StVESW0P8KTXV0lzC06ZdcrPMufXsNksfYoddi/ufrokoKP0FJMUQt7eLmN0FmSz7WdjlsGYBG
aS8XvTiWn/0iabgNiMX5npovPIfU/xEtEtTYoVKDzmVV7rcBvktR1C/ffnatcCzgm7qofeF8363H
mXv3RfPytl094RBvm5/G4qbtP38iz1Z6JhzIo4p3NFrnNQnl9ea+Gtm+faASzXGM61kW8o6ebApY
q3tpfdyUss/C3dxNMaP+zdCvurVIY2Ky4eRfQivS0VzzouhYybm+otZRQI/Jb89JFCyYnKx5DhBf
IruZfhkOoiosLmeGcgdzOi1O61nEppm0cqufebJUoBBzVClzqSmxz56gvAnmD8U8oQotUVuKBSYC
iDiWSYUGAD2zkA1hsrU2Fevgi85Zz0ZAio2AhMRsdaRF1i7qFIdwtR7092OVuSB2BtbL4qvDbFPD
m+4e22Z6s2qCEeYvdhsfuFT6r+wrHyRskRWWR1IkaCy3eZMjWeVmq+x9MEtYgE1QwvwAuWwb2iQu
//k1CnyC9pUFfL2hyrM9QETUTq9ZPb1Hcba9m2enzWvFJDpli4Dss7ODCmiBwv3cADd4mcQmCuuu
FVrmesWN0xTz1ZvsaXsn/oRPZopNhODuIUOZP2zN+NxKXaYeLwNTd/XxFoySI/DHl4PLEaKPhqhF
VNjaW2TwRy9hdqOY6nU5cUUop3EzkKyDYbZfMKmmL1DLeJzhs4vBgiBnm14FwWm8jjN50UjD2a6h
BZHdDmnlE5tzTW3SNZJ06whe2gh5CNyIPqEM2PbGmKzzHwwnb34ZWLMIxrARRPA8G4q+WCem+My8
z6Q3kdLPJlNNNXtCCOfOgGABaPiGhRp+G+hDNJBnWnxBs7NcV4j6VNLaqEcP5o+ReBwDk7ajEgz7
PEHidSXbKrdvfOgtxTlF6AQLuW97hA7LPzfIio+sMEoEylCzBrY7oNY4J95lOprGgAzJ3OhZco4O
/YQLxG0VUFeYiTihlRfjcUtTMJ2Og02pjh6VOnKvRbX3ZbJa1ZOgwG1dp9JSi+0FAd4TrAynsLJu
XQfQzaZd4pHUSYVbP1KMtxC6LhQBU7d4L40JG695aB0NTqz+UgRTQkYzP8NUYY0P2jPEkCSxp6EO
JDENRvDnKqRd9VTMtktCE654/Zae0PlU3QQ0DZnwSUnMTQNKih7MKqUu27uzJjAy63Lm0yFsyqpz
jEofuOuPEjCXoRXKfj+dWrIwIKcz1GccCYQ/MDMtgcXxWErPjGD7+TouqQivi0i3O9ny2FIlsqEj
qqmfQIw1Jj+yTF8yQmOStlrNX8P8ktD4ROioXVP40To8yagLF3AyGvajYLw9d4x6/hMNthWgt1ye
fDwUYoRx4SL4AP2JxFSxap67jYBXAD+3HMQb0TJSgtFH22y/GrJ8uymqLuPS90x5nK+nP2fpOWeD
kQ55FZwBL3MkqKRWydJBFDlPftQpyD3yOzyvBhrA4kxHaRcLnfoByB4EGVgw+N6CB9LPap8C/xyj
pj4zKlJCaSsY+RDVmDmg8h6W0V6Sio52idk9pjnL1E1KCs0W2cLyjUqk2kWIk8MI/KIFsIB6XYVR
mR59HnefOaLSg52oCHIb9rPXTyYcyegCqKphFoBw1d5ff68eUDMofw2tM+ItrHtSSqZA3fRaoMVA
/Ng6xcZXS60PPBd/dQ7ESoHai4V/4RGog2Qnk+VbUVh6iAKnkBRq9P6z/epmADJFODEcQR2P+zK4
KABKD7LEKaDsG2FfsB3WBrVVwTNyfhMl8/XidRj3Wv1De7WGXB0HsADY8E0UAvcVeJKECCJ2XVCX
T9oyL8Dklsc64+pWvXW8ctha/Le62pYR/QHYwNiogjOKdQD3Hb2nVPOt2Cg69gfEAcRS+5nIc03O
/F8nngPJBXzU8u2NSfiXhIsl+QSBpweVk7xg6a6tRosHhsWIodo1juyRAehy8maZJf3ofC2mNY6h
yK4BEl3pSvBY1Ja2UieWaupJ7bc9mJSXLURfKuIKepyRIiUbhp3M6Fm8txKXSdx5gpN4KnL+0uI7
QY18n+Ih1U0QkztPeDmaDg5GMoH1KQobMevYbraWKzkaO1lomVTXd5Jr+RGF2MrzI7TkZWgZTRsG
mrTtDFWSXmHlssJm2yZ15iesyC8aVqrGJNNVvR5i3PGCLpw3+RVbgO4i3dt6c7LTw/lrioWp5RQ5
sq6ttAY2lU6Hg9VxG+jegrFGgz8XSMSjhe+Pcp8s8FbJxk74eH3WKO9Kz3M2M+1SaE9d7vrd+R0U
AqzmZ7XSfGKx+o8p9giOYO/wlMFxe8sUfCRUKwLXx0j0ee+8HkY2gBF/pt8UPD/XciEeU606GXb8
28QoKJr49yO/UUV/BJeyLvHjSojtKG5EAjeuznFZ+d3BJkquZWHWY5VMekOksQFXDT9gKQr9UzpM
Of5QbxQPIm+DAJ94Ve9HwAEyjNpxuwijbgY3KYEszpAIsBI9NtYIwWAziVlcyccdN0ZGVCYWK5SB
eyF5AyixDARmBzT9Dvas+5co1j9LL0wvFvASpd0XtMlUxa6l06cGbrAuKcoXYpYNGLU1iPD2PRc/
8lPlHQd3RtZO6ajRXg2YEoq9dEqzZNjNuxgb6aX5yEFgvxdrhvDJqWEY93EDAa/tBqHiApziWe3C
8xfU7NWlURSE9BuZ5voX8OfDFy7iMctcfqW/g6qodjiSKJ//rR9cM1zriTuRiPkHiJ953Oprdd+F
R4xcw4bo+12zCZFqJ5tHBVSGEwQtCj8V5ScgrXFi+dRSO44k7mPU3E6U/MuE46hU0fNhmZmJa9Xi
TmZpnuyA7FNFIsmQ+hrQiWIBlQYj1KbbfvIFaQV4W/TURf3lf2hMUn20MmoAI5jrCNLEWo11e9uO
PPt//v6BCx+7llRkS4mBeiNRLtNYKI6pSjYJGg2/Hotg9zwt64BSM7CHV/nSSIn0gE5G3NBdcykU
fPVk2cY5QPKb1IQMhZ7GX8ZhlfONtNnsaMuRQ8I6bz2YcUjyuLHJgDro7B0knhMmqvpNW5wx5XHf
BklXE+vtlfc7ZPF5lSyGjHYwI2eDNE0JMt24qzjBgtEubuLQbL3atl/ElGXh416iwuL3UwUHyTcr
nNdov5eIbbeM5HPUXyS0D/WMmm4A6NWHvbiwMsSIHa8XdCho4mKqb0FSl60xEsuye7jXUDQp6E7l
9kRrtPXorP9IPngGvIwbkXYGM4JPGjO4lkJ6vF7zw/5VHmFVUw6XmNSK0zRu4WIM/4w04q09ySdX
h6tyw+g0JeQI5ZpCWEL1oKxG5C3cDw/J/aaa0nxKxnHgZuHeGnf752n7d0zXBjrDPZ4pgUpZHt9f
B0yvJJMNBwta/P2VPS9+rmhF+aiqJKl8NQpr74XKaA/TwNuz4ASwzUGoDcD/fqNWYaiA/SoNCuit
vylvorQgihrEziYPMZN1MXSaBpHMSo+99DnJzSCVS5WZ2ogLPENebQXsonyTLlrpkrynZLfwFNYS
ZIvHpo5c+G/xpPkVZvWLAHySttb/5MGHsevajCP8USNXcAFzyhjLMwQMhVnKJ1k8/8hh1TafLqah
/BNC6CqFS5ZvF+ckTd7J46h7KwfeDjdmhTn3y5tvsmpt4h5HPZuP8qj7UVWI6QX4WTJOLeHaJdBW
e6h6mqgegLKGwbFyt5X8BdSoWDjgtYx2p2U4unKf9MxUaok/xncqw+Jh/+c5Pr8v9hN4pjXoeehu
OYZJGzbHxghEKRw5mik1BXbfVk2LLXXwHKO2m93R9FBDVSmMUHeJ+tUAjNd9Ewp2E7gJgEaz1g0m
pa+/U4Oqpue0po/rLDhyeOEmasD3bk0av7VKoAMouCdmAZrbkoHEopjtOArGzEbhqedC6w7ACbmL
sC06acCfBiHmpEI57C/lA+8Zhvjia9Zck5qtcSGq/k9T9noIMNY+xNokDPJ9yPDQCqAmh7bZ7+lX
KswahF+pVgBo5ZNAOd+R8pTb8SRLGNVUjwjcFxgvLBYQ0R9TO+DHt1Q78dDd6jKsHM8RiAYfcf7X
3rP5eIhROWvGU+0qCyi5mYYo/GKWDdLOPFZ6U5ZMuqQ3T1DuyorrfI1vhLrnLmg0e3/0TONpdvNI
FWle8ROE8lOmiNjwe4wU8FG7XUuEqsOXE7X5OdmH37dYMByZoBl6NI63rQalEyJBVlpYTF2Vs2vX
vmLlGcnoZtCvmA3d8yyUtS/s7cfe2SnKfCOjCKpBFxdbUVe1C2/oPbyJgStIkII0homxbc3bk4m7
dDNHNR8SCDTyfxcXNB8pHQFC0ewBqCv1WNl8TcQ89Gm2P+i0IjMBPXvbUuiMQ0SctJ8ejC214UI/
TN9biH0eIluL1XRtP3cKHnIxEULTB/U84//nnrB/OU84pGEdkpMDqrA8taMUjyZpfKiSDaVmmFSk
xCVh7fxGzRY+pBc+ZpcLf27wOMK+9mffLJMDDXDwPnsT5U1VeNCveReuFjKEBAN0rFQAR4Da/NPR
kDdfwNtXSOBHynHvR3zjAdQLgX3FDHRQWW6vPa2WHdX30hpCtbRimW6F8pImeq4KrYBT7xCsdhmM
KGCp31SmynHRKmmRco7KMRItO9sMFq6Pm8UGQ5UFRWUqe1HPFYlJF9oBK82JFbZJM9JoElajrTs1
aRy+mRRiluvihSV6rcctO5pl3XQVpLg8uQ9el8NkI+PbsjIxLs4e0IcWy+fIyhaEXJ2Kq+u1mlrD
l7zueyj7wfyo0H2OoBIH7cvFQy6P9M1uFV8t8DSdG4bSNtMWffHb7q6hqeW4TMofC2t+9HtQzC2z
lJ7eMSW8obR0sqWn/qWlo3iOAfyidrlQoRI9TFbK65lNxnew9+1OR5QMsNe2qHeojFwsOvCx14JY
34ynFij6IFjSmsf4YDmwQDFeC8MLoWNmqfL3yQIf4yw61ultEbQuMk7KpxJ8yCKnpKEy3jCq1PNt
/8yfLFIpKaMt8XHyESdItfabgzq6BRMJvS/zQWkHLg0xSkD1ZNqS+v6SVKJXur5h+s7nQ2XswDtA
JbG/At0WZhwEDWqGTueMleLinKeOmmps/apRDYwwbiGKRE+TnWqcLb5KWqwu4PVckJA75tKKhOaz
8Ah2iC+vo82D4VwL8qE7H6EQInHKz4zeipRqZH/BNKyqK96rsejD6LYQQJhhxfNUhd5aKqZuW4xV
0g7C+iBZIE7e7ERBbxESfM7rFWTDRlKVunVm+3wOm13GVVobOCyxfYSLy+2MEEsupR4plWCWLaOs
QqjCjgQoFksLZoc1bzA3WgFHvrky4iDqD3H0+28xYHE4W0O7w1vmZT2hM4fBHGVuS61QvlzLsCR/
LqlVr1q0/SlqUVzyxmGhum7yUL7u4IsU6v8v8wABONshe2ds+ssvoBlpP59gbuS/BG3VRs6DCcHh
sPfNCHQ0i/94apyKNR9a7gedxLGVI9iQgtoQ43lusiqf+BharzWswALb3qwzoojQhAYM9f5Q/7RQ
ua3aE3XAWPgYM+dEQygp2PkyxJ5IVeFNBXxDmcI9vAtt0m63b7sH+p0nN4rxTcMNmZT4KlL9Ey31
mcRQLsV1jNmmFsH+s4YiUTqWxFYZCFJXK787iJAnISCVciSumysIN/x17ny+C00AGQQ+WU7YQw+z
N4CP6/Nuz7GaWDua1hRSOcgAvechExxbvZx3gk7lrYAljexnWh8/F5ajOgQLGQX2SK4Gc5byBPVe
VWk8NxqUwjrhpVO6oB2pgZGXdULo2I88Wt4ONWNeYqA/33vl5nAcXrPpcjyIBqbVQLFl07OCRusU
bId8vwnscIgOqHsDnMzBG4MiXe00SObCa9yQL+uHL1ikPeUsqT5gq5bwtRGn5/y+VJ8M1Osvc0bd
/XH/fgOkhT2XMLxr+LRpzRA/5aCsTypXqO0dAUevjZ6+EVkMpCDZV8s0o+Ei51AgIS/qVfhOB/RY
m8TdCScnILo/8R5jXzQps9bDa4YsOHsCTo3DEVgCp7f/g5xsKrmLofInKwOCrjbtwZ5KALxtbHMO
HaLmPMne1z97C684bG4jF/2PJfGCP1R97kJ6aRBuKJuhsouh7o0CeHU5rqAGJiJ2wXrZ6nHFhMqf
f7lhpy16ecpYhGmAI/LpwSvKD5ojTC3H4/Za7e477PAD0t7v8nXIeBz5ei6ZkjkpeWteZF/drnY9
DNxRHQIgqeC3Sf+KamnN5G3hHDXrG3gj8etC+tNaK193KdNw06UgvBA2k+MWGbZ82Sx93NRInlsZ
b7/X/A588ukXywK9ltvx7CzkFZOgFeHmmLzHEdM5VGs7H19HMYklxcs0Hg8jNNXqUUTTbIZr2+5b
UDMTND3qOlrSRXqkiutWRv4SLAbKRLXKREyF5FjwOaIPLW3I2VkzUrsPkeB1Z1YfXahS/T7NZDqd
8UULhitQhsplepThfucrjyOP2ZQEcOGl0Imv3LP+czOPfj3O55oueon0BKdQCWhJC9QJTfLgNKP5
/nxu8nYrqs0I4u+7T2Bz4+u8ZDznWGF8TaqYgvAzOa/Jt2i5uuKoDHCqmYe/SLqk5uxJopbQIt2e
m/5gZMPRgMSERT5N7OVeDrUSCVcSHP/l6fV5fFK2wVILgbV06Sf3IjHlj5VJ7HCv3/vxJI/cinbk
i7iu5yJGYHM5trhZPTpR++OPm+3FOzg2OyDdexkjbkPQ9jKHXOM6Rb9OjqOXE7XNQZu5gqjnHryC
AsPswO/XSP+KPXOqpN0sDv6QRQIAZzCR/vQ49IQOqhbpQegzmiUFtrGjdUfNN9yO8uwA4gqqNMtA
e/sYB+yZQzxqqmJNArjyS4SU7gRs399Ik1Xch2gC/cvl0poz4XU/iW7WT6ApFSrVCaC73tCf4aNl
bBD3OukiRhrzmmpkKeMwZlWNYRRXAKSHGlvpY3a+yIcl+3bB2WiRf7V01lvTpYPxFkokBrH3aQ6P
J6ByGG1ZkJF1nC8FmHiKqbBuKn5mULKPafKrYDA6IvOvmb/vXCWnOAEHhIeCUuFtb2BJu8/BSDMk
0BXjioThzFYVMa4Oe3j13KfqrLVaMhHHqGRYlYET7yozYy1XTtnBsLTv5qPwQbviLoqpsEu1Q6M8
VsBNCs5u5eKepWDRlZSEsX5cF20+sSXKqmUFwmUqNZqLL7Wa/p8LNNEWJVSXU/EweknNmx00TINi
N/fPmitzoQB0iEUOGfszGLA9CDIWctJ5ZkL0eW5qGxX6qaCp4/+v3BYtWhxz/DvEKpzfJI4MpbdA
tpi+S5lj2pRw4ijnCRYR+kGqw9lk29dd1yXB4CiHQKkmrf/UOengPHI0k2L/U8rp+9/HIrgzAOl1
D/eipM6strY27Y/31V3cMLUSu2IkExnDlZV2rRSkwf4fkZlmjEjWofZyAVAsWmkKc+oFKBmrrsxK
d/1jObP2g1rqXis0WL2U4hOGWdzTYy7/2L+KU+tsrJ7JRk0GT+g7BJ8R+FYF5KdbdPBmBjsR9hpf
XyLUq1jFNqROj1xVUZAFilYRhP95GEKsg5yiPfsrW+2+rsuUcvMQFFNUrn4HRDYG4Dw55ljvQau0
RivfUD8cQRC6tNb7LIAWnymO+lH6jMVdsO/JqYi8c5sdIYaiFcJBJJjuZ4Zs7IkFpz9poewrZ7Xh
d9Nc6dEF+4qcSn+L28NYRqUom+Osxp4luwBFhM+oWsORL1Bu/9VYH6gKkYPNvPKGoZ6DR7c38USh
gOjYqUAiBdhO7T9ZXJb0C/Wr02xPD7m3mjILOt5OE+AP/Rgod05oei5N38lmbPestRp1LkU7Cv3K
ZjtnCtwyDDWBwlY8vg0kGrsQAmE+vB+E4GzGIl3UeySaftutjC3H6eDO4DvyASi6HwWPMzodPcZz
SBYYi9LwyBDgMdrppq08tdC6Usl8zc9sLkcYqWIzxBTYWeisYGYMSsVUI58IIPIFuNCQOBeKwG+k
XdkLQpOJeZ/9Gfe8yPLOF0ol/XaDgMbCprRmHOuKym1N6oiTrBQbcSbkoDYhvUlv7G7Z6AP361x8
0SFj5sKxhvF7CiDMlVCbMDsI8JbXrmiqf2w+xWT9wVzx4Rr3CWBuRirwGsO+BNOGGeBicpcxmATm
b3sKiB5fjX2Pa15mYi6MaRmZ5jnLCy6y4B1jeyL54/g0rf2oYQ6JGdFOLXG9/tAT7Y+aRCWCwBqg
bBJLPHqbSh10FNoFFG9N0Q0lI7Qh60Psco6fD7AesfHc2ki4COl0eKc8drz/6ucNZxingP4bciQD
HfX8uw5YlCXgk825t+mrQnSRVsLr6OCNdngJrkFGEVAIKz++T+RaJB0xpsIm+1rX9NyrXVG41xCI
Jv2qwty6RJJyo1t8BzcQI8w5QibQ3hC3G6aoYtGnT8Z6Wn8GP1Vsp35d7+6qR4Ju6YrPSN4Qx1r0
G5S8+S4aCanx+LPIz5rp3yVhIA4F2CBNl2mHi3rEVbhsnXhzdTBFj/PqCLo3ONZxYuaacW8WbEF0
J4UaYacOY+Q2MgynATJlIOgBVceAb9V21IPqkhVh+7TkGvFTtDtqS6cVWypev02kVbv3cxP77tKh
uRtv8Adu6lLFaUrXsJJjBB1plC0DEtaFvLMQG2pzW0vdbMbIPMGWHdoqwxcOMeKdshUCB14yEBv5
KLzUhy2oUXLVXHwK/4OxVYoN7bMz0QBmAnA8Xf1ZJuWI2TC8aoi+UOvVd8/BXP+u0yXg2iRdMqTR
OaoK6RQYv3Vje/j58faGgy9OKMMJYS/Y/0VjlDLD6jnOWcXA/zaXxNVVhqAECYpMLxRgeOe+dhH5
omTG9J4nxDE+Kq0RzrMvGnLv14gG1fU2HkTOAyCZnYqO6v+4hUCsJLfTwNAF3ijR1/8QJ7G8B/Se
qRo6a94WePUAj7n7stUK6EYh1QNOEuvThrxaT9RVDruKLxCDtueGy69vxbPBURN9zJgLdJA0zUIE
TO8FllkfVsTXx3a8IIC5ZrqP6EB3w5K5W09D5rVDn/XVLL1SpUBUWD1BHFsnsnCdPXytPiZJd/Ro
uRJX8s3Ujos0hC/9uX51fC1BNJyt1dHYOzMIb3qqPhv1DVN0S0WcmwYDsAREJZPxS+ex+C9cCrf/
ncLr2SylAiBUjuNKUAyOiOHQdyQmrlitMgvog6DHFOYMtsq8rr8bF1z7hVx7ztXxXZBEa1iSpQZR
wUG+Ra6UINfM867cm6rEUjGyiWnjbV1ScsXNbjYSaOuqoqMwij/dIiaF+hgHPVfMS0oqL6ZdZLno
T6SLCkD/7VdQlnv9XgMpKrbY3R91SyZ2AXGStaCY09wXFYv3yU5IB3+LC9ViWVJ+mVVdbz6z9EPg
P2vehj73QdV1p7VBoSPu2aBEyARZXRBIIwk5omQMim2N6a5T8ZtddwzJfoNqFewDYa458VVxbWH3
57+EKOYYJa2ESjzdQhzQytU0X7tOCj+fdQqoBMKbiL0i4U5g3QIaZ+48Wavgt0TCnVNMiPZYLWan
dcaIZVdt96QNiKqX45ktsheEWj5barV6W64l98AY2w+OEQgzzhuL/Rw+JyjvXaTAkn5WRL1kUi+3
baM9r8jmZaesxzkjbUE0s/ruul7zJ9GySey98G93Fz+zvjnTAY6HmnPJgDDb9qG2DoPZSXysQ9VH
zuakwIjzU5Q1jJpc6Si0FBrr7gjVQNWh/5O20HRNxBIdv9hcgH6TljyCJaXS1CL1djN/slQ3d0sn
wG1CWE0LqSzH3/swBk2J9olLxpuShc6HtoruAtgrjocgAOLYcP4LcDWWpZgjf94AB0UjHOLAlSFm
IvPKcT0WMUCo/au9Fh7k7U8y1kBfzYh9+wAoUOgvvyL7GHQcPOhc0rSEpaA8BYZZyWWxGShtirXj
8nGvIAX846O/EGEc6PWxDpYwtJ1rurSN8lipl70mdTloBfBTdVRKGIU5nWhwvi71ieP5Al8lbaps
UMx2ifxpKiUSSZ+91miebVMwDmJr0IHqX0iytDrpBcxUB0YRWSmFpzvG6Ct9DU5SlaxEZ7y9geC8
isCwifrsFkYWZ3c6zVi6oAr2yPpLeU0S0diRNqdXet8udtog48EbNgU2unsUVuGe1yKv3q8APPZF
HxA9irxII1GAKLNvXRPry7aLuNXhcHINNyjX62BXpWmbqG8vpyFsS3G5xyOHr6G7sJiA4vwNbOvB
lvkvMbfvIFu3jqN17FvBLJkTrUd3srnXjMBmWMEMazMLlw9Ey9QRC+dQ71ppxt81DOeU1wKYWFsE
hRXhMgLJByInfLWo401NqmSaMWEkQ3mlLROGk7iM0AmDJBTeD5pZyjpM+m0vLkpaRYsyGOtSRTRA
1+Dx+r0WB6QurOdNSSOMVsVOZ+K5pr30kaFg/7P09VIkuDFdtxz9o1R26gS5+lb8xUy1u10BLSqI
F/OwrMuybl8aLN837+5nS82dKMxtQQKjhOaPV6yZW/hH0nSk9CA3lY7Z/XScaczIj2mDnoJyUsTB
NMgBqlppTMiGq6Phu5c2+m3Ws1fB+/pStNZsV2slTkLL7bToo3kS0ym5/c+ccRT8ltf+1rpwyNKb
BmO2HYaEvbWBviMtUNxTIQiJWMJ2TSu6AKvzBusMkAQh56nzXCr+GHLFxeUhldMhqjoS7+b9/o+M
VrcpM3yjaeHqEsCYDTpDLmhX2BhC/5o6R6IwJFU5xOl2gU97HAMmioW0Yg8t7zWIq2D9qMEGzvT7
VZWXzFw+JlCZDV+rI8x52a+lharmjpGrhkGZ/vEVq/7ICDEHVEAYtosI1Ym9/yVme3VdPOW1CrDh
WwVQs0o5gTzTexlEejWbbmvlqCfwV+z3G2jPHgFmrdbO/ve/hggIoplqvzsWGZbqPJu6FFTQWDjM
WfQCpnvPvCyJdKxkJ5yyc8a5qTck8xh8T6ajgVuI9tG+ey4/A6u+pyOfc2CKP3XqQrKrufzEvQjb
Txvspx61uqAK+Au0w5zOTepRT0SXh/c86vb8HGvC+IXNu/Ce9UCSUpNjI0kxGKXTQiUnAeuHhaXc
gYgodcYXDUfK8rCCh7c20NtOVeeSaXf9HGEEDD7Xqr2CEW5pQJ1AWXt3G2Y9389ovrS6KlmxpDYF
qjRyx0a947EeHiAc/hrpiblP2eF4A+RpsxSHZgO7vGYJvQAUiwYA+QgkH095HLmdyp/BeydLQ/LG
dnlMKuXuncOuhYFVU1tcy5ZGOeqsHwubb3SBeEGT14OeN+gC/c9KcCO9XdMGpA1KfA9JfwN7Jlwi
pPXV4slLIvkp2xNQAsUjB0zp7qSHiE0Pi0LgbDtHvAqq5QE3ha4T+oqLdLhG/Rn0MUf9ZZL7EYQg
WTSK8YFyFSdaCYwzYgj/aF2CbHSy27mEN548lxnNniypqZsJjt1YcMN2sHk3u641YJe06ylm+rQI
t0Sj/P6CyMHoEUjtH0HXhq+RaKYJjpwYWK0Z2JKlqKAt5Zfh/mG5BhMX3ZNzWiRgEq/zayjcGKpf
2Lt8Eqse1Q/yEppKndTiWJy05rsTcGG1f++/1xOB00zJHGMZZjLw+wSy1gIRhhNQMSyNGJBywtAp
zcGqaSf2nZBwIkfUm3uDyQDwF3uzWAaq5WetofXLtVTBzwfZEdhIiSEsv3PSpjz1W8hoE1ZnpVFx
Hji45mkMNCcRFVwjCjvXedmI1y9Ert79dJ2naK/ERE/vBzah7TNOu4l2TbXOx4PWntBv09ZrmmEL
rNGQPON5410JtnCMNEMm6s6XPvVAH+t+FBvvV4rhBQ49dx9gEyaCFftmm/EW14JjC2c8fqFcojBe
1LyeDt+CsS1lh0ph76vDgGciGwHUx3H9y7sbbp6vI1gr3FweanCYfrRgo2M5GjNXcGgTtstxqWjt
2w+dQu8HlBXXwwXWX0Ha4796pvIrL6LYoUwdfuC9dGNvtnnp7VZGzugucF89YIs8LgCo0sM9rpIe
AZidZPrU2hWCoJR1A/eAS9QB2BwPRcbRkFza6XYF7ka9QnsierpRs1RHUolRB/bOJKIqXstyIZB4
PUGRdWYlCHSHfDP6Yq4qY/pGlumQuJJ3A2ToB1K9Lx3AW38Ze7aCSiJjVOAiOOOCjikYooDOqocB
GcVMGeAWyxniEIQ7zttowZhsJBmXlMS8bPlmZqzkxErpIpI4koP2XIuA4wZveuTYuB2nTyoDVswW
5jvYHSs7IvGiYy89DugR+PmDyzXS+4kA95S6v2TRw1bIV2KHrMqRdXtkhhYTkgXUYTlDqkdDU9iA
ZFYMxe8OXfV9cjt4rprXweuer4wRm20Qt10pCXPo/Amm1eoE+Zrl3j364LE9OWj2TxwdZr2nJ8Xu
miNRkvUpDOIQDiP+kQB5t8mCr2AfK1OI/qgzPMF8i2GF7i1kEfZDAPRqal1kQCZh1GTE4ZIwhmJt
MH9NhWFA1PXtTOnzc97mhKR+7gYmM3RqXlk19qD4f6E+8QaUVzENYOoL254AMcLle0iIP+6f4/3W
AZwwQtbbQfAEhhETZggGm7Oj59xmDltzqRYALCE+lzImxZ8+da0H1sLjt4qc8CpTtNJzpKn3Vubx
NrGE0Hgbi79e3Uw/SA8JBaEF/aQOT0tNEOHKXqdNKenI0RhwdAglq0SiIVvCAufso6G3RQ/80xrh
OpdXYF+3LPUdKebe6tAX8Vj2KPAlKUmL2SBQeZr+ntaLNGAnGoFMk+Q1gAlzEhH4w1XeH2lNNi1V
eknUp8pXpPhjzoH16XPqOejjsyadx1lWqrNeba5gwi2LzNW2vaoZbLDHGqLxGZdFhH0edy9SgL0H
ozo5dgtzT7l44jEciyNSfFQ+GekCTjJ7lY1X8EZuXPYGRElfPMO6/hEtcw2R6zR2Kh2x58eML5s2
XChrzjU4yZzJbeZ5zAsufFvw/MuysPUVffI1SG+qsF9sGaavm42prF6uZNMvG69Q/1KsonBdi6yx
YPzpdZLF1mf7eYDiz869ei7G7h65SQ2a8oQ+jMA1mlslF4zy1AH1+9OAZch3bG6eROIWSS6+tI2t
+ySPUeu+9W6AN/1Or5hmCIzWFBdTe5lOpbfBEb7PBXyFq6+MIskrB2B5LjDRdWuPLjZ/SOsVt6Ml
WK+F150lJRIhUEogBmxkjDN+ooIZ+gPaVc8624pfr9zwDT+V4eC2vgrif+BbIfd8XaUbM9TzwTGm
KhBLNRw8qBleoGGTkkJGesG4YE3UAxNlRU2Tak0dla6sIXK1FQZnV8s4Rbx8AnvwFxbuFsA+FcHG
fCKtXP6L1TDMeKqouWu3u+eTPGhSjnAzGXSyGGP/rulr8E7T8jI/fJEFLctgvfd/kV6D8Nkguwzw
saT1c11gcgp7dF/uKrsL+chT76GWbGC6jjgjRR3ycgcbx0f+4Sh0LzoHND+b4WPGF35F33rb0xb7
hn6wLRRQltXWvWy1Rmz627ZWFdK7IdcaXIeDebovhzIAfTnesqKEJuvdwAGJQZXQRZkB6TpGZROZ
4te9vCpnFU9k90fvm9wx9pb6Xq42zxTvn4iil3LxV3KdQmToIM4vQdiHRqfk4t5YlD31k6BN3G8Y
+JCrTz3t0YWv9yZ5rFRRye8g5EKegoSXbA7jJQDc8PPx3tECQOaZoa7CVQy2idV9oy5B/TDJ5iV8
0fifRDPZELUsI5SRSRuNWetYR5+9I9JsL+FLQSaxVgoCA3baloOKQMEkBMIMN6H0DuyQw3SBFUSN
ZOhN7pP2T7gMlRsTnxsKzToKbilAqnrD/lCkP/F7YaBjfJGpphJQ8/gN8lt+NKNmQBDd17r6Ea+C
mtte4MH763bTZLE88dTeQpVBNajvqr0ztU0gR/ACdc4OoJzrjqwDNBENLJQraEvO+xR9SFId0xBW
WJhidReEfWsFdZoEc52P2LsAjCKycDvSd3Re4nKQ5IKre/hAxqa+Ryj7iVJM3zxetGUDXLZdHSoM
Qs3uXU5+vaVwlZ7sGKPJE0/XNMv21SaISp5FJ9hb0pfOfXR5oguBM+WD4X6vuNzPnTkTph2tcGbl
1qAsgb0aYQvE3z0hxWwH192xys4a9c+PefbQwRLInN50AQg2zNeJsv9y9nt860PhXkWHTUZ83OnB
i+G0waqefeN0l2EYv6VlY83blpjBoIaw5QvrpIidaC2pJN/Wf7g6D11BJU5yhxzw2MCWjQaYPWoX
YZrw3TNq3NE74k6Ntlz8LYlpMdITJrrRX/Q9sspAIDvaNoOLfpYdbmUAzUpIv+286u4nBmiR+sNH
Yqg3JZNmKCJbS+QUttKPQd/IK5kFPNViNXKpDNQNMzJbho8wzki7Wnpu3zfYK+ubjnLZdfWV2JS8
hWA8LVt92MLmtSvDksJqpb855jxK90steKw7tCQt/4J14/1R8UMYSTgM7KyBlSvQ4qvDJ9ztJ+Cc
1uubwT2tOOAJnEc+0Q+u/UQiC1Cr99lCNLoXhDvPLRG56bqq/iMuONZ3X6Nc/2UEbKm2Tr+M520g
3w27x8pfFZLHk4Ioykc88uc0g1YEg+m7dpj8OXGhf3lYO5o0qc5g8LOh1yxOi5GUZjBk0yyeIZ6J
Ad8yhJqNbE71K80I0vLLTP77hQHVa1+5aoh5SNVrnwAPhKRjFmNFth9UdsQkhaAXWPOZsUBj942v
s1EBKfm15FBLye4pHtYeWlfItLOa6WMsq/mRwhPsQFYvHE0MclLDKY8GvFihQunQ+sbdCSkcIAU3
CL5P+8UhAy5ngUFTCnzaabRgjT5KbGuO8z5M2oq+r3i+1kOXeYOhemH811bdJFEOCZ9/Pv45veIS
LS5eCFjVMlpN4G8RWnAT7n5M4wdW5UIAbHRBFVtGVrUnRtfP7m2QkgjhMfEwsGFqDOVML85j12Tg
oVIDFkUjSkYFMEJjBIr6gM1X7NLVzTHZ9gCxkCy0YKMYl4J26HCatnlp1/EODZ1udzaJM+iXt+xL
VPmWlSuS7iTj/F49iCJLZrbclmwGTY875Q/Z4qrZqkTyht9XFn6A7b4zPJJ4xd1INmcmJP1DhzPk
kEa1rJQAQYTMd+T7lkJsDLQ7Mg+PLXgnFZP/SiqloglDlTfqk7zpa+KiqUOLhCBIbK4bcT4nRH/p
qjAANqvdqMuqq1AKp9kc/eo+97ZJTYD5NHbfKb3qWXIv2OsCfAOvKQEZ9LKE8z2fHqmm0UPZr/kM
YTQfu/ficdb2/QrFAEmLfMTMhad99jgR+IyAkxEfwhGPVZfFdOG6NKsW2X95ourZP0bqcaiYwmvm
58qHXchv+ZRph9B2sR5vpaxDaECFqMSn6R+1mPbS9AxdldLlNFq/L40W48tCe5VTESm6R7WMWcSW
wgXU+gqsUvw+Q21/yRKXrAKp/QuTphivWje9yDKSA10jH0H3Fpd+39sO0wKZtML9mXgsYNAijGM0
xXc+Z4taQ8qyvxvwWXrpd1g9fRD/gfg8sfSnddIwg0OvLs0KVdlowNhESQhMWyLIxF/M/PpkMGfv
DZ9O1w7UN6pu9is5ehShnRkr4dxCDEqyOvmtm1YSOk5sQpDL/QjfNabfnmZ2MJsD93BpjkiL8C20
kQMtK+vzu1pwYJZGRZ7zP51q6V4a9iwHBaxordRCj0VIxxaLg+lZQkxoIZqDF5TnvjiTx87E9FQe
7/SXOyf6MyOjTXiE/7Smt+k2OjEw+82Y0gPtQkevEwEVN1JnzlomtyJ94gfPURPCgJxhg0qjuqO2
RtKt6uEjE7sn9JzzJMXdr2kpMHSuuTEVADVerV4p1uXNGvh1iVEcO3YU7gM4ujfIHtAvcqI+ZTbP
heTiTLwD5xtmsUDYxFcgSzUXg7JoFhxfhKwld18+tSGEDZCDpGKxYvklyL5JYGkb6vGyi06raTk9
Rnxmm+hmyDdAkmtunxzDdYsTJvhM2DSCXANabJjybxpPBGQDHOehGNCs+g9Eratt5OzmKtCf7CHL
vwVFRLSqhUO36315wKfT+xi8kBYiL1bTrmAuzbmG2A74muEpBek2+9HE59HGehMuDvLLtvTL1ab0
1I/GQdle+vF00mKUZuE5DH8q5aVLm5nv/WrRmhqoZfw4pcbsM4TX+WFqhG5Zwtuu0PxaimPHBGgW
etu3bdw5bqTIQ2QNItjeO4A79O19XS4Nt+FUiqToQ7Zdpsvy56afaPKqmbPMli4if0cCWbR8rCVd
CMEoJ+UJV0CnYeyHKA3WKlMF/Eyf2jhxRQKW5bhjS6sekHTj2qNiAJAxY/vzUC9e+aMSzmy18B33
oh0+ED6fOmWd/HK+yk7UDXRJz3hULKhcusMrlFD034BFPFVflw8TgCOCos5Lp3WBuPTtkqMwfB4u
PNssBmiNUEYEOr7DJeT0osxR6AkcbZu/g6rZpv2L0it3YG7ZEjCEMMRmGyxq4S6r06jw5Xnm2I4r
x2BSwjMC9TV2uabey7WeXiZhk7Va5CrMop05/p+VCyw9yYopCSOsdjyQ9dg2iOZaMjTUbNhlVwTy
4wxh9VCWbQB/4PQSUbfVk1/dQhceSwy/wu9vrcs02xGEaW4r0GAptHajQ4Szn04ldcybrJ4u7p/E
37llPT/8qXHR6WLfQuQL0Utd5tsBi4XVoeFrFp3XPDLXeGdlaRAna2AXe8zyxMXj6ocaRnYM2pgu
LInYAcAvFYFvW514nqNKhfGN6wv+JFnq9EcM8arFQgNWn7zMkGw+kYcbcE20H83Vpex0tx6Jy2OA
VELej4lLn5u2CDIr2QhqYBaFnbcPNVKKhJDxob0sfDGxErHLxkN1oNdqS0uA15pIwQuWClW77JAZ
JDaqZyO+/KkwmpBcrbyw4mt7UzQWjVGVRgjyB5zC0LAyZFFtnhCyzWBJPUW/K1puas48HqBxVgd9
F/6eQQyvk+EBITj4tGIcaNQwMNCkKUrzSTsF6AsBxf6GAf87O2IlT9A4NQvcXnLSnNk4gauTMLoT
jt5tccCpqZV5UEMn9YuFsQ6SuD24KzvFZIKQYZ4WxXGUDwscSSmrrrc2fn+SL5T/FZhBqoU8wfE4
28oG3Cedhoc9xraHzuLEFNPDxlIDSxOP8P6BV4CW9XVpXWEAWhUdqb9Gl00DlubvYsAybMKW3opJ
TZ2qI1D3ZBzYK74kNeckUILc6vZMzb3FlPRDtrIi+VRzkXbDDCmKTRDP70gCBhbSYu+8z9ix09mC
ybD1hokpgnHPUC/MQ8FXw98LnM9mzgVhiic7VCdI+s3KJm41wPaaIOjUptHSSLF0dlV+HzzOjGvx
M5F6dY/OqnxBq36G6YRfrXO/C6w5wCZIp20NBf9e5TvksyI1L9lmGFqU7m2S4eA5Wqcm8Im7aGPo
1QSTMoT711nLAltIWI7SRvyIW/pEripWOmKyN0sCgsJd/s1HwdAI/P1NYzxrY1PUYiP3FOTgAy15
x/7mt8OyPQCqorCJYxP1kPA46vx1fPOkPZw0PvGSBwJrJxUY7cHDhIgfYkHRl3xlj0YCVO6sHFEo
mv7VY9PuYycAKRDXcZgAGklTofOzZxl6GMuUHdtRY+5oTjHWZ45Cj2Gjuw453fhXZRLF6AQlBCLo
nY3En113DDnz03KG6Bzo1v9mC1pQ2JOM4QUkAIYNe+8UdaEj5q3rJTLFsjIOcC3B5l3cEdiqimtb
jPGu0vwn4digbD0xtRjmY801JSw/jRPE4ElV9S6qbiP4f2qfsyr63RfjLZhVs7gCeU7Ren/joRk/
ikAHmVZ5SqGdQJfomnpGkoToVSQRVI8LCu2P1v7hlItjYkTN99D7/YU6wfMhCN0/HWZGAEiarRHD
yEXpqnr+ZcOz30L+OJjwAEAKobMJ7OsaawsrpQdxhL/XLshYl7ciWNcyGbvrktqbR4HyIA+71IAm
gyToagr7wPDh/e0e4wiI848HR14K2N9Jp1sMqcAipzk8zCX9BuZKPuS1W4/k1fUQK1xglVD1uCM2
JuTspjJvOS4nRNLlGYHGRcN+02IbsvkUGSdHuu/Rc4/0gX06xZXusjYWTVh31EqjizBRjut/hfGU
fWKAduxxvzcxsegwiaqXdzDVNuCWB8ZOaWdjJhWawqIy7dImMh6Z8kWBNv7nXvRmX6iWUMOzfWAh
DcZfWJDK85j4ez4Of8HHntrJjxPamrg6zpy6SMSopXETlofea4V2sUaUyI8UA8xk2XnZIhCxnz/E
mXkD65xeDfggx82tKEumcpmy3TNyvYUUxuau3zdsZRrvEIfmQJSBPeMPlb9FYOdoViN7JhJOTYFf
0JlcoRK1oyD6vwPTWP5GeP69GOEw
`protect end_protected
|
----------------------------------------------------------------------------------
-- Module Name: tb_training_and_channel_delay - Behavioral
--
-- Description: A testbench for training_and_channel_delay
--
----------------------------------------------------------------------------------
-- FPGA_DisplayPort from https://github.com/hamsternz/FPGA_DisplayPort
------------------------------------------------------------------------------------
-- The MIT License (MIT)
--
-- Copyright (c) 2015 Michael Alan Field <hamster@snap.net.nz>
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this software and associated documentation files (the "Software"), to deal
-- in the Software without restriction, including without limitation the rights
-- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
-- copies of the Software, and to permit persons to whom the Software is
-- furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
-- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
-- THE SOFTWARE.
------------------------------------------------------------------------------------
----- Want to say thanks? ----------------------------------------------------------
------------------------------------------------------------------------------------
--
-- This design has taken many hours - 3 months of work. I'm more than happy
-- to share it if you can make use of it. It is released under the MIT license,
-- so you are not under any onus to say thanks, but....
--
-- If you what to say thanks for this design either drop me an email, or how about
-- trying PayPal to my email (hamster@snap.net.nz)?
--
-- Educational use - Enough for a beer
-- Hobbyist use - Enough for a pizza
-- Research use - Enough to take the family out to dinner
-- Commercial use - A weeks pay for an engineer (I wish!)
--------------------------------------------------------------------------------------
-- Ver | Date | Change
--------+------------+---------------------------------------------------------------
-- 0.1 | 2015-09-17 | Initial Version
------------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity tb_training_and_channel_delay is
end entity;
architecture tb of tb_training_and_channel_delay is
component training_and_channel_delay is
port (
clk : in std_logic;
channel_delay : in std_logic_vector(1 downto 0);
send_pattern_1 : in std_logic;
send_pattern_2 : in std_logic;
data_in : in std_logic_vector(19 downto 0);
data_out : out std_logic_vector(19 downto 0)
);
end component;
signal clk : std_logic := '0';
signal channel_delay : std_logic_vector(1 downto 0) := (others => '0');
signal send_pattern_1 : std_logic := '0';
signal send_pattern_2 : std_logic := '1';
signal data_in : std_logic_vector(19 downto 0) := (others => '0');
signal data_out_0 : std_logic_vector(19 downto 0) := (others => '0');
signal data_out_1 : std_logic_vector(19 downto 0) := (others => '0');
begin
clk_proc: process
begin
clk <= '0';
wait for 5 ns;
clk <= '1';
wait for 5 ns;
end process;
stim_proc: process
begin
for i in 1 to 100 loop
wait until rising_edge(clk);
end loop;
send_pattern_2 <= '0';
data_in <= x"CCCCC";
wait until rising_edge(clk);
data_in <= x"33333";
end process;
uut0: training_and_channel_delay port map (
clk => clk,
channel_delay => "00",
send_pattern_1 => send_pattern_1,
send_pattern_2 => send_pattern_2,
data_in => data_in,
data_out => data_out_0
);
uut1: training_and_channel_delay port map (
clk => clk,
channel_delay => "01",
send_pattern_1 => send_pattern_1,
send_pattern_2 => send_pattern_2,
data_in => data_in,
data_out => data_out_1
);
end architecture; |
-------------------------------------------------------------------------------
-- Title : Testbench for design "SimpleSPI"
-- Project :
-------------------------------------------------------------------------------
-- File : simplespi_tb.vhd
-- Author : Johann Glaser
-- Company :
-- Created : 2014-08-25
-- Last update: 2014-08-25
-- Platform :
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2014
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 2014-08-25 1.0 hansi Created
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-------------------------------------------------------------------------------
entity SimpleSPI_tb is
end SimpleSPI_tb;
-------------------------------------------------------------------------------
architecture behavior of SimpleSPI_tb is
component SimpleSPI
generic (
BaseAddr : integer
);
port (
Reset_n_i : in std_logic;
Clk_i : in std_logic;
PerAddr_i : in std_logic_vector(13 downto 0);
PerDIn_i : in std_logic_vector(15 downto 0);
PerDOut_o : out std_logic_vector(15 downto 0);
PerWr_i : in std_logic_vector(1 downto 0);
PerEn_i : in std_logic;
Intr_o : out std_logic;
SCK_o : out std_logic;
MOSI_o : out std_logic;
MISO_i : in std_logic
);
end component;
-- component generics
constant BaseAddr : integer := 16#0188#;
-- component ports
signal Reset_n_i : std_logic := '0';
signal Clk_i : std_logic := '1';
signal PerAddr_i : std_logic_vector(13 downto 0);
signal PerDIn_i : std_logic_vector(15 downto 0);
signal PerDOut_o : std_logic_vector(15 downto 0);
signal PerWr_i : std_logic_vector(1 downto 0);
signal PerEn_i : std_logic;
signal Intr_o : std_logic;
signal SCK_o : std_logic;
signal MOSI_o : std_logic;
signal MISO_i : std_logic := '0';
-- clock
constant ClkPeriode : time := 100 ns;
begin -- behavior
-- component instantiation
DUT: SimpleSPI
generic map (
BaseAddr => BaseAddr
)
port map (
Reset_n_i => Reset_n_i,
Clk_i => Clk_i,
PerAddr_i => PerAddr_i,
PerDIn_i => PerDIn_i,
PerDOut_o => PerDOut_o,
PerWr_i => PerWr_i,
PerEn_i => PerEn_i,
Intr_o => Intr_o,
SCK_o => SCK_o,
MOSI_o => MOSI_o,
MISO_i => MISO_i
);
-- clock generation
Clk_i <= not Clk_i after ClkPeriode/2.0;
-- waveform generation
WaveGen_Proc: process
variable Result : std_logic_vector(15 downto 0);
procedure ClkCycle (
constant Count : in integer) is
begin -- ClkCycle
for i in 0 to Count-1 loop
wait until rising_edge(Clk_i);
wait for 0.2*ClkPeriode;
end loop; -- i
end ClkCycle;
procedure WriteWord (
constant Addr : in integer;
constant Value : in std_logic_vector) is
begin -- WriteWord
assert Addr mod 2 = 0 report "Only word-aligned access possible" severity failure;
PerAddr_i <= std_logic_vector(to_unsigned(Addr, 15)(14 downto 1));
PerDIn_i <= Value;
PerWr_i <= "11";
PerEn_i <= '1';
ClkCycle(1);
PerWr_i <= "00";
PerEn_i <= '0';
end WriteWord;
procedure WriteWord (
constant Addr : in integer;
constant Value : in integer) is
begin -- WriteWord
WriteWord(Addr,std_logic_vector(to_unsigned(Value,16)));
end WriteWord;
procedure ReadWord (
constant Addr : integer) is
begin -- ReadWord
assert Addr mod 2 = 0 report "Only word-aligned access possible" severity failure;
PerAddr_i <= std_logic_vector(to_unsigned(Addr, 15)(14 downto 1));
PerEn_i <= '1';
wait for 0.1*ClkPeriode; -- give simulator time to update signals
Result := PerDOut_o;
ClkCycle(1);
PerEn_i <= '0';
end ReadWord;
procedure CheckWord (
constant Addr : in integer;
constant Value : in std_logic_vector) is
begin -- CheckWord
assert Addr mod 2 = 0 report "Only word-aligned access possible" severity failure;
PerAddr_i <= std_logic_vector(to_unsigned(Addr, 15)(14 downto 1));
PerEn_i <= '1';
wait for 0.1*ClkPeriode; -- give simulator time to update signals
assert PerDOut_o = Value
report "Read resulted in wrong value" severity error;
Result := PerDOut_o;
ClkCycle(1);
PerEn_i <= '0';
end CheckWord;
procedure CheckWord (
constant Addr : in integer;
constant Value : in integer) is
begin -- CheckWord
CheckWord(Addr,std_logic_vector(to_unsigned(Value,16)));
end CheckWord;
procedure CheckTransfer (
constant IntEn : in std_logic;
constant BRDE : in std_logic_vector(3 downto 0);
constant BRDM : in std_logic_vector(3 downto 0);
constant CPHA : in std_logic;
constant CPOL : in std_logic;
constant MOSI_Byte : in std_logic_vector(7 downto 0);
constant MISO_Byte : in std_logic_vector(7 downto 0)
) is
variable NumCycles : integer; -- number of cycles per half-periode
begin
NumCycles := (to_integer(unsigned(BRDM))+1)*2**(to_integer(unsigned(BRDE)));
-- Busy res.
WriteWord(BaseAddr+0,"0" & "0000" & IntEn & BRDE & BRDM & CPHA & CPOL);
ClkCycle(1);
WriteWord(BaseAddr+2,"00000000" & MOSI_Byte);
-- 1st cycle after write: Busy, Xfer and XferPhase were set at
-- rising_edge(Clk_i), PrescaleSet = '1' because PrescalePrev was held to
-- all '1', but nothing to see at the outputs
assert MOSI_o = '0' report "MOSI_o should still be '0'" severity error;
assert SCK_o = CPOL report "SCK_o should still be '" & std_logic'image(CPOL) & "'" severity error;
CheckWord(BaseAddr+0,"1" & "0000" & IntEn & BRDE & BRDM & CPHA & CPOL); -- Busy bit is set
-- now the real transfer starts
for BitIdx in 7 downto 0 loop
-- first half-periode
MISO_i <= MISO_Byte(BitIdx);
for i in 1 to NumCycles loop
assert MOSI_o = MOSI_Byte(BitIdx) report "MOSI_o should be bit " & integer'image(BitIdx) & " = '" & std_logic'image(MOSI_Byte(BitIdx)) & "'" severity error;
assert SCK_o = (CPHA xor CPOL) report "SCK_o should be '" & std_logic'image(CPHA xor CPOL) & "' in first half" severity error;
CheckWord(BaseAddr+0,"1" & "0000" & IntEn & BRDE & BRDM & CPHA & CPOL); -- Busy bit is set
end loop;
for i in 1 to NumCycles loop
assert MOSI_o = MOSI_Byte(BitIdx) report "MOSI_o should be bit " & integer'image(BitIdx) & " = '" & std_logic'image(MOSI_Byte(BitIdx)) & "'" severity error;
assert SCK_o = not (CPHA xor CPOL) report "SCK_o should be '" & std_logic'image(not (CPHA xor CPOL)) & "' in second half" severity error;
CheckWord(BaseAddr+0,"1" & "0000" & IntEn & BRDE & BRDM & CPHA & CPOL); -- Busy bit is set
end loop;
end loop;
-- first cycle after last bit
assert MOSI_o = '0' report "MOSI_o should agaion be '0'" severity error;
assert SCK_o = CPOL report "SCK_o should still be '" & std_logic'image(CPOL) & "'" severity error;
assert Intr_o = IntEn report "Intr_o should be '" & std_logic'image(IntEn) & "'" severity error;
CheckWord(BaseAddr+0,"0" & "0000" & IntEn & BRDE & BRDM & CPHA & CPOL); -- Busy bit is set
-- check received value
CheckWord(BaseAddr+2,"00000000" & MISO_Byte);
ClkCycle(4);
end CheckTransfer;
begin
Reset_n_i <= '0';
wait for 5.2*ClkPeriode;
Reset_n_i <= '1';
---------------------------------------------------------------------------
-- silly write cycles to CSR
WriteWord(BaseAddr+0,16#5555#);
ClkCycle(3);
CheckWord(BaseAddr+0,16#0555#);
ClkCycle(3);
WriteWord(BaseAddr+0,16#AAAA#);
ClkCycle(3);
CheckWord(BaseAddr+0,16#02AA#);
ClkCycle(3);
---------------------------------------------------------------------------
-- Transfer bytes
CheckTransfer('0', "0000", "0001", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- CPHA=0, CPOL=0
CheckTransfer('1', "0000", "0001", '1', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- CPHA=1, CPOL=0
CheckTransfer('1', "0000", "0001", '0', '1', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- CPHA=0, CPOL=1
CheckTransfer('1', "0000", "0001", '1', '1', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- CPHA=1, CPOL=1
CheckTransfer('1', "0000", "0000", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 0, BRDM = 0 --> ClkPeriod/2
CheckTransfer('1', "0000", "0001", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 0, BRDM = 1 --> ClkPeriod/4
CheckTransfer('1', "0000", "0010", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 0, BRDM = 2 --> ClkPeriod/6
CheckTransfer('1', "0000", "0011", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 0, BRDM = 3 --> ClkPeriod/8
CheckTransfer('1', "0001", "0000", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 1, BRDM = 0 --> ClkPeriod/4
CheckTransfer('1', "0001", "0001", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 1, BRDM = 1 --> ClkPeriod/8
CheckTransfer('1', "0001", "0010", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 1, BRDM = 2 --> ClkPeriod/12
CheckTransfer('1', "0001", "0011", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 1, BRDM = 3 --> ClkPeriod/16
CheckTransfer('1', "0101", "0000", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 5, BRDM = 0 --> ClkPeriod/64
CheckTransfer('1', "0101", "0001", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 5, BRDM = 1 --> ClkPeriod/128
CheckTransfer('1', "0101", "0010", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 5, BRDM = 2 --> ClkPeriod/192
CheckTransfer('1', "0101", "0011", '0', '0', std_logic_vector(to_unsigned(16#00C9#,8)), "10100110"); -- BRDE = 5, BRDM = 3 --> ClkPeriod/256
---------------------------------------------------------------------------
ClkCycle(3);
report "### Simulation Finished ###" severity failure;
wait;
end process WaveGen_Proc;
end behavior;
|
architecture rtl of fifo is
type t_record is record
end record;
type t_record is
record end record;
begin
end architecture rtl;
|
--------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 11:24:13 10/17/2014
-- Design Name:
-- Module Name: /home/m1/dubiez/Documents/AEO_TP/roulette_vhdl/roulette_tb.vhd
-- Project Name: roulette_vhdl
-- Target Device:
-- Tool versions:
-- Description:
--
-- VHDL Test Bench Created by ISE for module: roulette
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test. Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY roulette_tb IS
END roulette_tb;
ARCHITECTURE behavior OF roulette_tb IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT roulette
PORT(
switches : IN std_logic_vector(7 downto 0);
btn : IN std_logic_vector(2 downto 0);
led : OUT std_logic_vector(7 downto 0);
sevenseg : OUT std_logic_vector(6 downto 0);
anodes : OUT std_logic_vector(3 downto 0);
clk : IN std_logic
);
END COMPONENT;
--Inputs
signal switches : std_logic_vector(7 downto 0) := x"02";
signal btn : std_logic_vector(2 downto 0) := (others => '0');
signal clk : std_logic := '0';
--Outputs
signal led : std_logic_vector(7 downto 0);
signal sevenseg : std_logic_vector(6 downto 0);
signal anodes : std_logic_vector(3 downto 0);
-- Clock period definitions
constant clk_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: roulette PORT MAP (
switches => switches,
btn => btn,
led => led,
sevenseg => sevenseg,
anodes => anodes,
clk => clk
);
-- Clock process definitions
clk_process :process
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
btn(0)<= not btn(0);
wait for 18 ms;
-- hold reset state for 100 ns.
end process;
END;
|
-- Adaptation for SDL
-- (C) Copyright 2017 Christopher D. Kilgour
--
-- This program is free software; you can redistribute it and/or
-- modify it under the terms of the GNU General Public License
-- as published by the Free Software Foundation; either version 2
-- of the License, or (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
--
package sdl_ghdl is
function init_sdl(dummy: integer) return integer;
attribute foreign of init_sdl : function is "VHPIDIRECT init_sdl";
function put_pixel(x: integer; y: integer;
r: integer; g: integer; b: integer) return integer;
attribute foreign of put_pixel : function is "VHPIDIRECT put_pixel";
end sdl_ghdl;
package body sdl_ghdl is
-- dummy implementations to satisfy build, actual invocations will go to the
-- C implementation
function init_sdl(dummy : integer) return integer is
begin
assert false report "VHPI" severity failure;
end init_sdl;
function put_pixel(x: integer; y: integer;
r: integer; g: integer; b: integer) return integer is
begin
assert false report "VHPI" severity failure;
end put_pixel;
end sdl_ghdl;
|
----------------------------------------------------------------------------------
-- Company:
-- Engineer: Rob Mushrall
-- Timothy Doucette Jr
-- Christopher Parks
--
-- Create Date: 15:43:26 03/25/2016
-- Design Name:
-- Module Name: ProjLab01 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
entity ProjLab01 is
Port ( CLK : in STD_LOGIC;
RST : in STD_LOGIC;
--instruction : in STD_LOGIC_VECTOR (15 downto 0);
ALU_OUT : out STD_LOGIC_VECTOR (15 downto 0);
DST_ADR : out STD_LOGIC_VECTOR (15 downto 0);
STORE_DATA : out STD_LOGIC_VECTOR (15 downto 0);
CCR : out STD_LOGIC_VECTOR (3 downto 0));
end ProjLab01;
architecture Structural of ProjLab01 is
signal OP1, OP2, OP3, OP4 : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal RA1, RA2, RA3 : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal RA4 : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '1');
signal RB1, RB2, RB3, RB4 : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal PC0, PC1, PC2, PC3, PC4 : STD_LOGIC_VECTOR (4 downto 0) := (OTHERS => '0');
signal IMM1, IMM2, IMM3 : STD_LOGIC_VECTOR (7 downto 0) := (OTHERS => '0');
signal GLOBAL_EN : STD_LOGIC := '1'; -- Determines whether things are enabled (allowed to operate)
signal IMM_SEL : STD_LOGIC := '0'; -- Determines selection between immediate data and RB
signal PC_EN, PC_INC : STD_LOGIC := '1'; -- Program counter enable
signal PC_RST : STD_LOGIC := '0';
signal INST_EN : STD_LOGIC := '1'; -- Enables instruction memory
signal RD_EN, WR_EN : STD_LOGIC := '0'; -- Enables the register bank to read, write
signal OPR1, OPR2, OPRB :STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- From reg bank to RA and RB data registers
signal OPIN : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal RAIN : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal RBIN : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0');
signal IMMIN : STD_LOGIC_VECTOR (7 downto 0) := (OTHERS => '0');
signal IMSEL : STD_LOGIC := '0';
signal OP1_SEL, OP2_SEL : STD_LOGIC_VECTOR (1 downto 0):= (OTHERS => '0'); -- Selector for data contention
signal ALU_RESULT : STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- Latched Result of ALU
signal ALU_VAL : STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- Result direct from ALU
signal ALU_OUT_FLAGS : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0'); -- flags output from ALU
signal ALU_FLAGS : STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '0'); -- latched flags from ALU
signal RA_IN, RB_IN : STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- Values to go to DC Muxes
signal RA_OUT, RB_OUT : STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- Values from DC muxes to ALU
signal ALU_DC1, ALU_DC2: STD_LOGIC_VECTOR (15 downto 0) := (OTHERS => '0'); -- Data contention ALU values
signal RA_DC1, RA_DC2: STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '1'); -- Data contention RA values
signal RB_DC1, RB_DC2: STD_LOGIC_VECTOR (3 downto 0) := (OTHERS => '1'); -- Data contention RB values
signal DATARD_EN, DATAWR_EN: STD_LOGIC := '0'; -- Enable reading or writing to/from Data Memory
begin
ALU_OUT <= ALU_RESULT;
-------- Debugging I/O --------
---------------------------------
--ALU_OUT <= "000" & RA4 & RB4 & PC4; --ALU_RESULT;
--STORE_DATA <= "000" & IMSEL & OP4 & IMM3;
--OPIN <= instruction(15 downto 12);
--RAIN <= instruction(11 downto 8);
--RBIN <= instruction(7 downto 4);
--IMMIN <= instruction (7 downto 0);
-------- ALU --------
-----------------------
ALU_UNIT : entity work.ALU_Toplevel
port map(RA => RA_OUT,
RB => RB_OUT,
OP => OP3,
CLK => CLK,
ALU_OUT => ALU_VAL,
SREG => ALU_OUT_FLAGS,
LDST_DAT => STORE_DATA,
LDST_ADR => DST_ADR);
-------- Fetch --------
-------------------------
Fetch_UNIT : entity work.Instruction_Memory_TL
port map( CLK => CLK,
RST => RST,
RA => RAIN,
RB => RBIN,
OP => OPIN,
IMM => IMMIN);
-------- Control Units --------
---------------------------------
-- DISPTCH : entity work.Dispatch port map(CLK => CLK, -- (in)
-- OPC => OP2, -- (in)
-- RA => RA2, -- (in)
-- RB => RB2, -- (in)
-- RA4 => RA4, -- (in)
-- IMM_SEL => IMM_SEL, -- (out)
-- DC1 => DC2_1, -- (out)
-- DC2 => DC2_2); -- Dispatch control unit (out)
-- FETCH : entity work.Fetch_CTL port map(CLK => CLK, -- (in)
-- EN => GLOBAL_EN, -- (in)
-- RST => PC_RST, -- (out)
-- INC => PC_INC, -- (out)
-- PC_EN => PC_EN, -- (out)
-- INST_EN => INST_EN); -- Fetch control unit (out)
REGCTL : entity work.REG_CTL port map(CLK => CLK, -- (in)
OPC => OP1, -- (in)
OPC4 => OP4, -- (in)
RD_EN => RD_EN, -- (out)
WR_EN => WR_EN); -- Register control unit (out)
DCCTL : entity work.DC_CTL port map(CLK => CLK, -- (in)
RA => RA3, -- (in)
RB => RB3,
RA0 => RA4,
-- RB0 => RB4,
RA1 => RA_DC1,
RA2 => RA_DC2,
-- RB1 => RB_DC1,
-- RB2 => RB_DC2,
OPC => OP3, -- (in)
OP1_SEL => OP1_SEL, -- (out)
OP2_SEL => OP2_SEL); -- Data contention (out)
DATA_CTL : entity work.DATA_CTL
port map(CLK => CLK,
EN => GLOBAL_EN,
OP => OP3,
RD_EN => DATARD_EN,
WR_EN => DATAWR_EN);
IMSELECT : entity work.IMSEL
port map(OP => OP2,
SEL_IM => IMSEL);
-------- Pipeline Registers --------
--------------------------------------
----> Stage One <----
OP1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OPIN,
Dout => OP1);
RA1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RAIN,
Dout => RA1);
RB1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RBIN,
Dout => RB1);
IMM1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 8)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => IMMIN,
Dout => IMM1);
PC1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 5)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => PC0,
Dout => PC1);
----> Stage Two <----
OP2_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OP1,
Dout => OP2);
RA2ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RA1,
Dout => RA2);
RB2ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RB1,
Dout => RB2);
OPR0_Reg: entity work.PipelineRegisters
generic map( dataWidth => 8)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => IMM1,
Dout => IMM2);
-- OPR1_Reg: entity work.PipelineRegisters
-- generic map( dataWidth => 16)
-- port map( Clk => CLK,
-- Ena => GLOBAL_EN,
-- Rst => RST,
-- Din => F2OPR1,
-- Dout => S3OPR1);
-- OPR2_Reg: entity work.PipelineRegisters
-- generic map( dataWidth => 16)
-- port map( Clk => CLK,
-- Ena => GLOBAL_EN,
-- Rst => RST,
-- Din => F2OPR2,
-- Dout => S3OPR2);
PC2_Reg: entity work.PipelineRegisters
generic map( dataWidth => 5)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => PC1,
Dout => PC2);
----> Stage Three <----
RA3ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RA2,
Dout => RA3);
RB3ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RB2,
Dout => RB3);
PC3_Reg: entity work.PipelineRegisters
generic map( dataWidth => 5)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => PC2,
Dout => PC3);
OP3_Reg: entity work.PipelineRegisters
generic map( datawidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OP2,
Dout => OP3);
RA_DATA: entity work.PipelineRegisters
generic map( datawidth => 16)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OPR1,
Dout => RA_IN);
RB_DATA: entity work.PipelineRegisters
generic map( datawidth => 16)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OPRB,
Dout => RB_IN);
----> Stage Four <----
RA4ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RA3,
Dout => RA4);
RB4ADR_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RB3,
Dout => RB4);
PC4_Reg: entity work.PipelineRegisters
generic map( dataWidth => 5)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => PC3,
Dout => PC4);
ALU_OUT_Reg: entity work.PipelineRegisters
generic map( dataWidth => 16)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => ALU_VAL,
Dout => ALU_RESULT);
ALU_FLAGS_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => ALU_OUT_FLAGS,
Dout => ALU_FLAGS);
OP4_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => OP3,
Dout => OP4);
----> DC Stage 1 <----
ALU_OUT1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 16)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => ALU_RESULT,
Dout => ALU_DC1);
RA_DC1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RA4,
Dout => RA_DC1);
RB_DC1_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RB4,
Dout => RB_DC1);
----> DC Stage 2 <----
ALU_OUT2_Reg: entity work.PipelineRegisters
generic map( dataWidth => 16)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => ALU_DC1,
Dout => ALU_DC2);
RA_DC2_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RA_DC1,
Dout => RA_DC2);
RB_DC2_Reg: entity work.PipelineRegisters
generic map( dataWidth => 4)
port map( Clk => CLK,
Ena => GLOBAL_EN,
Rst => RST,
Din => RB_DC1,
Dout => RB_DC2);
-------- Immediate Select Mux --------
----------------------------------------
with IMSEL select OPRB <=
x"00" & IMM2 when '1',
OPR2 when OTHERS;
-------- Memory Entities --------
-----------------------------------
ProgCounter: entity work.programCounter
generic map(PCWIDTH => 5)
port map( CLK => CLK,
EN => PC_EN,
RST => RST,
INSADR => PC0);
RegisterBank_Unit: entity work.RegisterBank
port map( RAddr => RA1,
RBddr => RB1,
RWddr => RA4,
DATAIN => ALU_RESULT,
clk => CLK,
R => RD_EN,
W => WR_EN,
RAout => OPR1,
RBout => OPR2);
-------- Data Contention Handler --------
-------------------------------------------
with OP1_SEL select RA_OUT <=
ALU_RESULT when "01",
ALU_DC1 when "10",
ALU_DC2 when "11",
RA_IN when OTHERS;
with OP2_SEL select RB_OUT <=
ALU_RESUlt when "01",
ALU_DC1 when "10",
ALU_DC2 when "11",
RB_IN when OTHERS;
end Structural;
|
entity tb_dff11 is
end tb_dff11;
library ieee;
use ieee.std_logic_1164.all;
architecture behav of tb_dff11 is
signal clk : std_logic;
signal din : std_logic_vector (7 downto 0);
signal dout : std_logic_vector (7 downto 0);
begin
dut: entity work.dff11
port map (
q => dout,
d => din,
clk => clk);
process
procedure pulse is
begin
clk <= '0';
wait for 1 ns;
clk <= '1';
wait for 1 ns;
end pulse;
begin
din <= x"00";
pulse;
assert dout = x"00" severity failure;
din <= x"ab";
pulse;
assert dout = x"ab" severity failure;
pulse;
assert dout = x"ab" severity failure;
din <= x"12";
pulse;
assert dout = x"12" severity failure;
wait;
end process;
end behav;
|
library verilog;
use verilog.vl_types.all;
entity View_input_vlg_vec_tst is
end View_input_vlg_vec_tst;
|
LIBRARY IEEE;
USE STD.standard.all;
USE STD.textio.all;
USE IEEE.std_logic_1164.all;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
entity PDUDGZ is
port(
PAD : in std_logic;
Y : out std_logic);
end PDUDGZ;
architecture inpad_arc of PDUDGZ is
begin
process(PAD)
begin
Y <= PAD;
end process;
end inpad_arc;
|
entity incorrect_choice_length is
end entity;
architecture arch of incorrect_choice_length is
type some_datastructure_t is record
name : string;
value : natural range 0 to 3;
end record;
type some_datastructure_array is array (natural range <>) of some_datastructure_t;
constant some_datastructure : some_datastructure_array(0 to 3) := (
0 => (name => "zarro", value => 0),
1 => (name => "one", value => 1),
2 => (name => "two", value => 2),
3 => (name => "three", value => 3)
);
begin
process is
variable int : integer;
procedure printValue(constant x: some_datastructure_t) is
begin
case x.name is
when "zarro" =>
report "We got value : " & natural'image(x.value);
when "one" =>
report "We got value : " & natural'image(x.value);
when "two" =>
report "We got value : " & natural'image(x.value);
when "three" =>
report "We got value : " & natural'image(x.value);
end case;
end procedure;
begin
printValue(some_datastructure(0));
printValue(some_datastructure(1));
printValue(some_datastructure(2));
printValue(some_datastructure(3));
end process;
end architecture;
|
--------------------------------------------------------------------------------
--
-- FIFO Generator Core Demo Testbench
--
--------------------------------------------------------------------------------
--
-- (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--------------------------------------------------------------------------------
--
-- Filename: fifo_generator_v9_3_tb.vhd
--
-- Description:
-- This is the demo testbench top file for fifo_generator core.
--
--------------------------------------------------------------------------------
-- Library Declarations
--------------------------------------------------------------------------------
LIBRARY ieee;
LIBRARY std;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE IEEE.std_logic_arith.ALL;
USE IEEE.std_logic_misc.ALL;
USE ieee.numeric_std.ALL;
USE ieee.std_logic_textio.ALL;
USE std.textio.ALL;
LIBRARY work;
USE work.fifo_generator_v9_3_pkg.ALL;
ENTITY fifo_generator_v9_3_tb IS
END ENTITY;
ARCHITECTURE fifo_generator_v9_3_arch OF fifo_generator_v9_3_tb IS
SIGNAL status : STD_LOGIC_VECTOR(7 DOWNTO 0) := "00000000";
SIGNAL wr_clk : STD_LOGIC;
SIGNAL rd_clk : STD_LOGIC;
SIGNAL reset : STD_LOGIC;
SIGNAL sim_done : STD_LOGIC := '0';
SIGNAL end_of_sim : STD_LOGIC_VECTOR(4 DOWNTO 0) := (OTHERS => '0');
-- Write and Read clock periods
CONSTANT wr_clk_period_by_2 : TIME := 100 ns;
CONSTANT rd_clk_period_by_2 : TIME := 200 ns;
-- Procedures to display strings
PROCEDURE disp_str(CONSTANT str:IN STRING) IS
variable dp_l : line := null;
BEGIN
write(dp_l,str);
writeline(output,dp_l);
END PROCEDURE;
PROCEDURE disp_hex(signal hex:IN STD_LOGIC_VECTOR(7 DOWNTO 0)) IS
variable dp_lx : line := null;
BEGIN
hwrite(dp_lx,hex);
writeline(output,dp_lx);
END PROCEDURE;
BEGIN
-- Generation of clock
PROCESS BEGIN
WAIT FOR 200 ns; -- Wait for global reset
WHILE 1 = 1 LOOP
wr_clk <= '0';
WAIT FOR wr_clk_period_by_2;
wr_clk <= '1';
WAIT FOR wr_clk_period_by_2;
END LOOP;
END PROCESS;
PROCESS BEGIN
WAIT FOR 400 ns;-- Wait for global reset
WHILE 1 = 1 LOOP
rd_clk <= '0';
WAIT FOR rd_clk_period_by_2;
rd_clk <= '1';
WAIT FOR rd_clk_period_by_2;
END LOOP;
END PROCESS;
-- Generation of Reset
PROCESS BEGIN
reset <= '1';
WAIT FOR 4200 ns;
reset <= '0';
WAIT;
END PROCESS;
-- Error message printing based on STATUS signal from fifo_generator_v9_3_synth
PROCESS(status)
BEGIN
IF(status /= "0" AND status /= "1") THEN
disp_str("STATUS:");
disp_hex(status);
END IF;
IF(status(7) = '1') THEN
assert false
report "Data mismatch found"
severity error;
END IF;
IF(status(1) = '1') THEN
END IF;
IF(status(5) = '1') THEN
assert false
report "Empty flag Mismatch/timeout"
severity error;
END IF;
IF(status(6) = '1') THEN
assert false
report "Full Flag Mismatch/timeout"
severity error;
END IF;
END PROCESS;
PROCESS
BEGIN
wait until sim_done = '1';
IF(status /= "0" AND status /= "1") THEN
assert false
report "Simulation failed"
severity failure;
ELSE
assert false
report "Test Completed Successfully"
severity failure;
END IF;
END PROCESS;
PROCESS
BEGIN
wait for 400 ms;
assert false
report "Test bench timed out"
severity failure;
END PROCESS;
-- Instance of fifo_generator_v9_3_synth
fifo_generator_v9_3_synth_inst:fifo_generator_v9_3_synth
GENERIC MAP(
FREEZEON_ERROR => 0,
TB_STOP_CNT => 2,
TB_SEED => 27
)
PORT MAP(
WR_CLK => wr_clk,
RD_CLK => rd_clk,
RESET => reset,
SIM_DONE => sim_done,
STATUS => status
);
END ARCHITECTURE;
|
-------------------------------------------------------------------------------
-- Copyright (C) 2022 Nick Gasson
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU Lesser General Public License as
-- published by the Free Software Foundation; either version 3 of the
-- License, or (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful, but
-- WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
-- Lesser General Public License for more details.
--
-- You should have received a copy of the GNU Lesser General Public License
-- along with this program; if not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
package body ieee_support is
procedure check_match_expression (val : std_ulogic_vector) is
begin
for i in val'range loop
assert val(i) /= '-' report "value of matching case statement expression """
& to_string(val) & """ contains a '-'";
end loop;
end procedure;
procedure check_match_expression (val : std_ulogic) is
begin
assert val /= '-' report "value of matching case statement expression is '-'";
end procedure;
end package body;
|
----------------------------------------------------------------------------
--
-- Atmel AVR Register Array Test Entity Declaration
--
-- This is the entity declaration which must be used for building the
-- register array portion of the AVR design for testing.
--
-- Revision History:
-- 17 Apr 98 Glen George Initial revision.
-- 20 Apr 98 Glen George Fixed minor syntax bugs.
-- 22 Apr 02 Glen George Updated comments.
-- 18 Apr 04 Glen George Updated comments and formatting.
-- 21 Jan 06 Glen George Updated comments.
--
----------------------------------------------------------------------------
--
-- REG_TEST
--
-- This is the register array testing interface. It just brings all the
-- important register array signals out for testing along with the
-- Instruction Register.
--
-- Inputs:
-- IR - Instruction Register (16 bits)
-- RegIn - input to the register array (8 bits)
-- clock - the system clock
--
-- Outputs:
-- RegAOut - register bus A output (8 bits), eventually will connect to ALU
-- RegBOut - register bus B output (8 bits), eventually will connect to ALU
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
library opcodes;
use opcodes.opcodes.all;
entity REG_TEST is
port(
IR : in opcode_word; -- Instruction Register
RegIn : in std_logic_vector(7 downto 0); -- input register bus
clock : in std_logic; -- system clock
RegAOut : out std_logic_vector(7 downto 0); -- register bus A out
RegBOut : out std_logic_vector(7 downto 0) -- register bus B out
);
end REG_TEST;
architecture Stuctural of REG_TEST is
-- Signals between control unit and registers
signal EnableIn : std_logic;
signal SelIn : std_logic_vector(6 downto 0);
signal SelA : std_logic_vector(6 downto 0);
signal SelB : std_logic_vector(6 downto 0);
signal RegDataInSel : std_logic_vector(1 downto 0); -- select value to update registers
signal SpecAddr : std_logic_vector(1 downto 0); -- selects X, Y, Z, or SP
signal SpecWr : std_logic; -- whether to write to the special addresses
signal AddrOffset : std_logic_vector(15 downto 0); -- offset for address
signal MemRegAddr : std_logic_vector(15 downto 0); -- register-based indirect memory access
signal DataIOSel : std_logic; -- selects whether data is input or output
signal MemRegData : std_logic_vector(7 downto 0);
-- Unused signals from Control Unit (should go to ALU)
signal ALUStatusMask : std_logic_vector(7 downto 0);
signal ALUStatusBitChangeEn : std_logic;
signal ALUBitClrSet : std_logic;
signal ALUBitTOp : std_logic;
signal ALUOp2Sel : std_logic;
signal ImmediateOut : std_logic_vector(7 downto 0);
signal ALUBlockSel : std_logic_vector(1 downto 0);
signal ALUBlockInstructionSel : std_logic_vector(3 downto 0);
begin
Registers : entity work.AVRRegisters
port map (
clock => clock,
EnableIn => EnableIn,
SelIn => SelIn,
SelA => SelA,
SelB => SelB,
ALUIn => RegIn,
RegDataImm => ImmediateOut,
RegDataInSel => RegDataInSel,
RegAOut => RegAOut,
RegBOut => RegBOut,
SpecOut => open,
SpecAddr => SpecAddr,
SpecWr => SpecWr,
MemRegData => MemRegData,
AddrOffset => AddrOffset,
MemRegAddr => MemRegAddr,
DataIOSel => DataIOSel,
DebugReg => open,
Reset => '1' -- no reset
);
ControlUnit : entity work.AVRControl
port map (
clock => clock,
IR => IR,
ProgDB => (others => 'X'),
MemRegAddr => MemRegAddr,
ALUStatusMask => ALUStatusMask,
ALUStatusBitChangeEn => ALUStatusBitChangeEn,
ALUBitClrSet => ALUBitClrSet,
ALUBitTOp => ALUBitTOp,
ALUOp2Sel => ALUOp2Sel,
ImmediateOut => ImmediateOut,
ALUBlockSel => ALUBlockSel,
ALUBlockInstructionSel => ALUBlockInstructionSel,
EnableIn => EnableIn,
SelIn => SelIn,
SelA => SelA,
SelB => SelB,
DataIOSel => DataIOSel,
AddrOffset => AddrOffset,
SpecAddr => SpecAddr,
SpecWr => SpecWr,
RegDataInSel => RegDataInSel,
MemAddr => open
);
end Stuctural;
|
---------------------------------------------------------------------
-- Timer
--
-- Part of the LXP32 test platform
--
-- Copyright (c) 2016 by Alex I. Kuznetsov
--
-- A simple programmable interval timer.
--
-- Note: regardless of whether this description is synthesizable,
-- it was designed exclusively for simulation purposes.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity timer is
port(
clk_i: in std_logic;
rst_i: in std_logic;
wbs_cyc_i: in std_logic;
wbs_stb_i: in std_logic;
wbs_we_i: in std_logic;
wbs_sel_i: in std_logic_vector(3 downto 0);
wbs_ack_o: out std_logic;
wbs_adr_i: in std_logic_vector(27 downto 2);
wbs_dat_i: in std_logic_vector(31 downto 0);
wbs_dat_o: out std_logic_vector(31 downto 0);
elapsed_o: out std_logic
);
end entity;
architecture rtl of timer is
signal pulses: unsigned(31 downto 0):=(others=>'0');
signal interval: unsigned(31 downto 0):=(others=>'0');
signal cnt: unsigned(31 downto 0):=(others=>'0');
signal elapsed: std_logic:='0';
begin
process (clk_i) is
begin
if rising_edge(clk_i) then
if rst_i='1' then
pulses<=(others=>'0');
interval<=(others=>'0');
cnt<=(others=>'0');
elapsed<='0';
else
elapsed<='0';
if pulses/=X"00000000" or cnt/=X"00000000" then
if cnt=X"00000000" then
if pulses/=X"FFFFFFFF" then
pulses<=pulses-1;
end if;
if pulses/=X"00000000" then
cnt<=interval;
end if;
else
cnt<=cnt-1;
end if;
if cnt=X"00000001" then
elapsed<='1';
end if;
end if;
if wbs_cyc_i='1' and wbs_stb_i='1' and wbs_we_i='1' then
for i in wbs_sel_i'range loop
if wbs_sel_i(i)='1' then
if wbs_adr_i="00"&X"000000" then
pulses(i*8+7 downto i*8)<=
unsigned(wbs_dat_i(i*8+7 downto i*8));
cnt<=(others=>'0');
end if;
if wbs_adr_i="00"&X"000001" then
interval(i*8+7 downto i*8)<=
unsigned(wbs_dat_i(i*8+7 downto i*8));
cnt<=(others=>'0');
end if;
end if;
end loop;
end if;
end if;
end if;
end process;
wbs_ack_o<=wbs_cyc_i and wbs_stb_i;
wbs_dat_o<=std_logic_vector(pulses) when wbs_adr_i="00"&X"000000" else
std_logic_vector(interval) when wbs_adr_i="00"&X"000001" else
(others=>'-');
elapsed_o<=elapsed;
end architecture;
|
--================================================================================================================================
-- Copyright 2020 Bitvis
-- Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 and in the provided LICENSE.TXT.
--
-- Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on
-- an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and limitations under the License.
--================================================================================================================================
-- Note : Any functionality not explicitly described in the documentation is subject to change at any time
----------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------
-- Description : See library quick reference (under 'doc') and README-file(s)
------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library uvvm_util;
context uvvm_util.uvvm_util_context;
library uvvm_vvc_framework;
use uvvm_vvc_framework.ti_vvc_framework_support_pkg.all;
use work.transaction_pkg.all;
--=================================================================================================
--=================================================================================================
--=================================================================================================
package vvc_cmd_pkg is
alias t_operation is work.transaction_pkg.t_operation;
--===============================================================================================
-- t_vvc_cmd_record
-- - Record type used for communication with the VVC
--===============================================================================================
type t_vvc_cmd_record is record
-- VVC dedicated fields
data : t_slv_array(C_VVC_CMD_MAX_WORDS-1 downto 0)(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
data_exp : t_slv_array(C_VVC_CMD_MAX_WORDS-1 downto 0)(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
num_words : natural;
word_length : natural;
when_to_start_transfer : t_when_to_start_transfer;
action_when_transfer_is_done : t_action_when_transfer_is_done;
action_between_words : t_action_between_words;
-- Common VVC fields (Used by td_vvc_framework_common_methods_pkg procedures, and thus mandatory)
operation : t_operation;
proc_call : string(1 to C_VVC_CMD_STRING_MAX_LENGTH);
msg : string(1 to C_VVC_CMD_STRING_MAX_LENGTH);
data_routing : t_data_routing;
cmd_idx : natural;
command_type : t_immediate_or_queued; -- QUEUED/IMMEDIATE
msg_id : t_msg_id;
gen_integer_array : t_integer_array(0 to 1); -- Increase array length if needed
gen_boolean : boolean; -- Generic boolean
timeout : time;
alert_level : t_alert_level;
delay : time;
quietness : t_quietness;
parent_msg_id_panel : t_msg_id_panel;
end record;
constant C_VVC_CMD_DEFAULT : t_vvc_cmd_record := (
data => (others => (others => '0')),
data_exp => (others => (others => '0')),
num_words => 0,
word_length => 0,
when_to_start_transfer => START_TRANSFER_IMMEDIATE,
action_when_transfer_is_done => RELEASE_LINE_AFTER_TRANSFER,
action_between_words => HOLD_LINE_BETWEEN_WORDS,
-- Common VVC fields
operation => NO_OPERATION,
proc_call => (others => NUL),
msg => (others => NUL),
data_routing => NA,
cmd_idx => 0,
command_type => NO_COMMAND_TYPE,
msg_id => NO_ID,
gen_integer_array => (others => -1),
gen_boolean => false,
timeout => 0 ns,
alert_level => failure,
delay => 0 ns,
quietness => NON_QUIET,
parent_msg_id_panel => C_UNUSED_MSG_ID_PANEL
);
--===============================================================================================
-- shared_vvc_cmd
-- - Shared variable used for transmitting VVC commands
--===============================================================================================
shared variable shared_vvc_cmd : t_vvc_cmd_record := C_VVC_CMD_DEFAULT;
--===============================================================================================
-- t_vvc_result, t_vvc_result_queue_element, t_vvc_response and shared_vvc_response :
--
-- - Used for storing the result of a BFM procedure called by the VVC,
-- so that the result can be transported from the VVC to for example a sequencer via
-- fetch_result() as described in VVC_Framework_common_methods_QuickRef
--
-- - t_vvc_result includes the return value of the procedure in the BFM.
-- It can also be defined as a record if multiple values shall be transported from the BFM
--===============================================================================================
subtype t_vvc_result is std_logic_vector(C_VVC_CMD_DATA_MAX_LENGTH-1 downto 0);
type t_vvc_result_queue_element is record
cmd_idx : natural; -- from UVVM handshake mechanism
result : t_vvc_result;
end record;
type t_vvc_response is record
fetch_is_accepted : boolean;
transaction_result : t_transaction_result;
result : t_vvc_result;
end record;
shared variable shared_vvc_response : t_vvc_response;
--===============================================================================================
-- t_last_received_cmd_idx :
-- - Used to store the last queued cmd in vvc interpreter.
--===============================================================================================
type t_last_received_cmd_idx is array (t_channel range <>, natural range <>) of integer;
--===============================================================================================
-- shared_vvc_last_received_cmd_idx
-- - Shared variable used to get last queued index from vvc to sequencer
--===============================================================================================
shared variable shared_vvc_last_received_cmd_idx : t_last_received_cmd_idx(t_channel'left to t_channel'right, 0 to C_MAX_VVC_INSTANCE_NUM-1) := (others => (others => -1));
end package vvc_cmd_pkg;
--=================================================================================================
--=================================================================================================
package body vvc_cmd_pkg is
end package body vvc_cmd_pkg;
|
-- ========== Copyright Header Begin =============================================
-- AmgPacman File: debouncer.vhd
-- Copyright (c) 2015 Alberto Miedes Garcés
-- DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
--
-- The above named program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- The above named program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with Foobar. If not, see <http://www.gnu.org/licenses/>.
-- ========== Copyright Header End ===============================================
----------------------------------------------------------------------------------
-- Engineer: Alberto Miedes Garces
-- Correo: albertomg994@gmail.com
-- Create Date: January 2015
-- Target Devices: Spartan3E - XC3S500E - Nexys 2 (Digilent)
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- =================================================================================
-- ENTITY
-- =================================================================================
entity debouncer is
port (
clk : in STD_LOGIC;
rst : in std_logic;
x : in STD_LOGIC;
pulso2Hz: in std_logic;
xDeb : out STD_LOGIC
);
end debouncer;
-- =================================================================================
-- ARCHITECTURE
-- =================================================================================
architecture arq of debouncer is
-----------------------------------------------------------------------------
-- Declaracion de senales
-----------------------------------------------------------------------------
type t_st is (s0, s1, s2, s3);
signal current_state, next_state: t_st;
begin
-----------------------------------------------------------------------------
-- Calculo el estado siguiente
-----------------------------------------------------------------------------
p_next_state: process(current_state, pulso2Hz, x)
begin
case current_state is
when s0 =>
if x = '1' then
next_state <= s1;
else
next_state <= s0;
end if;
when s1 =>
next_state <= s2;
when s2 =>
if pulso2Hz = '1' then
next_state <= s3;
else
next_state <= s2;
end if;
when s3 =>
if pulso2Hz = '1' then
next_state <= s0;
else
next_state <= s3;
end if;
when others =>
next_state <= s0;
end case;
end process p_next_state;
-----------------------------------------------------------------------------
-- Salidas de la FSM (Moore)
-----------------------------------------------------------------------------
p_salidasMoore: process(current_state)
begin
case current_state is
when s1 =>
xDeb <= '1';
when others =>
xDeb <= '0';
end case;
end process p_salidasMoore;
-----------------------------------------------------------------------------
-- Proceso de actualizacion del estado:
-----------------------------------------------------------------------------
p_update_state: process(clk, rst)
begin
if rst = '1' then
current_state <= s0;
elsif rising_edge(clk) then
current_state <= next_state;
end if;
end process p_update_state;
end arq; |
--------------------------------------------------------------------------------
--
-- FIFO Generator Core Demo Testbench
--
--------------------------------------------------------------------------------
--
-- (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--------------------------------------------------------------------------------
--
-- Filename: system_axi_vdma_0_wrapper_fifo_generator_v9_3_tb.vhd
--
-- Description:
-- This is the demo testbench top file for fifo_generator core.
--
--------------------------------------------------------------------------------
-- Library Declarations
--------------------------------------------------------------------------------
LIBRARY ieee;
LIBRARY std;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE IEEE.std_logic_arith.ALL;
USE IEEE.std_logic_misc.ALL;
USE ieee.numeric_std.ALL;
USE ieee.std_logic_textio.ALL;
USE std.textio.ALL;
LIBRARY work;
USE work.system_axi_vdma_0_wrapper_fifo_generator_v9_3_pkg.ALL;
ENTITY system_axi_vdma_0_wrapper_fifo_generator_v9_3_tb IS
END ENTITY;
ARCHITECTURE system_axi_vdma_0_wrapper_fifo_generator_v9_3_arch OF system_axi_vdma_0_wrapper_fifo_generator_v9_3_tb IS
SIGNAL status : STD_LOGIC_VECTOR(7 DOWNTO 0) := "00000000";
SIGNAL wr_clk : STD_LOGIC;
SIGNAL reset : STD_LOGIC;
SIGNAL sim_done : STD_LOGIC := '0';
SIGNAL end_of_sim : STD_LOGIC_VECTOR(4 DOWNTO 0) := (OTHERS => '0');
-- Write and Read clock periods
CONSTANT wr_clk_period_by_2 : TIME := 100 ns;
-- Procedures to display strings
PROCEDURE disp_str(CONSTANT str:IN STRING) IS
variable dp_l : line := null;
BEGIN
write(dp_l,str);
writeline(output,dp_l);
END PROCEDURE;
PROCEDURE disp_hex(signal hex:IN STD_LOGIC_VECTOR(7 DOWNTO 0)) IS
variable dp_lx : line := null;
BEGIN
hwrite(dp_lx,hex);
writeline(output,dp_lx);
END PROCEDURE;
BEGIN
-- Generation of clock
PROCESS BEGIN
WAIT FOR 200 ns; -- Wait for global reset
WHILE 1 = 1 LOOP
wr_clk <= '0';
WAIT FOR wr_clk_period_by_2;
wr_clk <= '1';
WAIT FOR wr_clk_period_by_2;
END LOOP;
END PROCESS;
-- Generation of Reset
PROCESS BEGIN
reset <= '1';
WAIT FOR 2100 ns;
reset <= '0';
WAIT;
END PROCESS;
-- Error message printing based on STATUS signal from system_axi_vdma_0_wrapper_fifo_generator_v9_3_synth
PROCESS(status)
BEGIN
IF(status /= "0" AND status /= "1") THEN
disp_str("STATUS:");
disp_hex(status);
END IF;
IF(status(7) = '1') THEN
assert false
report "Data mismatch found"
severity error;
END IF;
IF(status(1) = '1') THEN
END IF;
IF(status(3) = '1') THEN
assert false
report "Almost Empty flag Mismatch/timeout"
severity error;
END IF;
IF(status(5) = '1') THEN
assert false
report "Empty flag Mismatch/timeout"
severity error;
END IF;
IF(status(6) = '1') THEN
assert false
report "Full Flag Mismatch/timeout"
severity error;
END IF;
END PROCESS;
PROCESS
BEGIN
wait until sim_done = '1';
IF(status /= "0" AND status /= "1") THEN
assert false
report "Simulation failed"
severity failure;
ELSE
assert false
report "Test Completed Successfully"
severity failure;
END IF;
END PROCESS;
PROCESS
BEGIN
wait for 400 ms;
assert false
report "Test bench timed out"
severity failure;
END PROCESS;
-- Instance of system_axi_vdma_0_wrapper_fifo_generator_v9_3_synth
system_axi_vdma_0_wrapper_fifo_generator_v9_3_synth_inst:system_axi_vdma_0_wrapper_fifo_generator_v9_3_synth
GENERIC MAP(
FREEZEON_ERROR => 0,
TB_STOP_CNT => 2,
TB_SEED => 38
)
PORT MAP(
CLK => wr_clk,
RESET => reset,
SIM_DONE => sim_done,
STATUS => status
);
END ARCHITECTURE;
|
----------------------------------------------------------------------------------
-- Company: Drexel University
-- Engineer: Rob Taglang
--
-- Module Name: zed_vga - Structural
-- Description: Output rgb-565 pixel data to zedboard vga
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity zed_vga is
port(
clk: in std_logic;
active: in std_logic;
rgb565: in std_logic_vector(15 downto 0);
vga_r: out std_logic_vector(3 downto 0);
vga_g: out std_logic_vector(3 downto 0);
vga_b: out std_logic_vector(3 downto 0)
);
end zed_vga;
architecture Structural of zed_vga is
signal red: std_logic_vector(4 downto 0);
signal green: std_logic_vector(5 downto 0);
signal blue: std_logic_vector(4 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
if active = '1' then
red <= rgb565(15 downto 11);
green <= rgb565(10 downto 5);
blue <= rgb565(4 downto 0);
else
red <= (others => '0');
green <= (others => '0');
blue <= (others => '0');
end if;
end if;
end process;
vga_r <= red(4 downto 1);
vga_g <= green(5 downto 2);
vga_b <= blue(4 downto 1);
end Structural;
|
----------------------------------------------------------------------------------
-- Company: Drexel University
-- Engineer: Rob Taglang
--
-- Module Name: zed_vga - Structural
-- Description: Output rgb-565 pixel data to zedboard vga
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity zed_vga is
port(
clk: in std_logic;
active: in std_logic;
rgb565: in std_logic_vector(15 downto 0);
vga_r: out std_logic_vector(3 downto 0);
vga_g: out std_logic_vector(3 downto 0);
vga_b: out std_logic_vector(3 downto 0)
);
end zed_vga;
architecture Structural of zed_vga is
signal red: std_logic_vector(4 downto 0);
signal green: std_logic_vector(5 downto 0);
signal blue: std_logic_vector(4 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
if active = '1' then
red <= rgb565(15 downto 11);
green <= rgb565(10 downto 5);
blue <= rgb565(4 downto 0);
else
red <= (others => '0');
green <= (others => '0');
blue <= (others => '0');
end if;
end if;
end process;
vga_r <= red(4 downto 1);
vga_g <= green(5 downto 2);
vga_b <= blue(4 downto 1);
end Structural;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1398.vhd,v 1.2 2001-10-26 16:30:09 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY ch0805_p00601_04_03_ent IS
END ch0805_p00601_04_03_ent;
ARCHITECTURE ch0805_p00601_04_03_arch OF ch0805_p00601_04_03_ent IS
BEGIN
TESTING: PROCESS
subtype a is integer range 1 to 10;
variable k : integer := 5;
BEGIN
a := k;
assert FALSE
report "***FAILED TEST: c08s05b00x00p06n01i01398 - If the target of a variable assignment statement is a name, then the name must denote a variable."
severity ERROR;
wait;
END PROCESS TESTING;
END c08s05b00x00p06n01i01398arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1398.vhd,v 1.2 2001-10-26 16:30:09 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY ch0805_p00601_04_03_ent IS
END ch0805_p00601_04_03_ent;
ARCHITECTURE ch0805_p00601_04_03_arch OF ch0805_p00601_04_03_ent IS
BEGIN
TESTING: PROCESS
subtype a is integer range 1 to 10;
variable k : integer := 5;
BEGIN
a := k;
assert FALSE
report "***FAILED TEST: c08s05b00x00p06n01i01398 - If the target of a variable assignment statement is a name, then the name must denote a variable."
severity ERROR;
wait;
END PROCESS TESTING;
END c08s05b00x00p06n01i01398arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1398.vhd,v 1.2 2001-10-26 16:30:09 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY ch0805_p00601_04_03_ent IS
END ch0805_p00601_04_03_ent;
ARCHITECTURE ch0805_p00601_04_03_arch OF ch0805_p00601_04_03_ent IS
BEGIN
TESTING: PROCESS
subtype a is integer range 1 to 10;
variable k : integer := 5;
BEGIN
a := k;
assert FALSE
report "***FAILED TEST: c08s05b00x00p06n01i01398 - If the target of a variable assignment statement is a name, then the name must denote a variable."
severity ERROR;
wait;
END PROCESS TESTING;
END c08s05b00x00p06n01i01398arch;
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
kbjNQJpSRcHv6PeNmxWxOzXyYYOBz21dn5/uNXJtnNFSSX8GkBuuNa4m/pshdJCnETrmj9GmL8RH
Fmf9vFq6jQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
RS4o/tqMXxGhpON6Y8j6lAO9jHkDRqhso8dW02e//5WKHGse64EfvQ1XuKxQMuJJ6ZWagQtOujud
f34N2M34raJIYoyC+nwkcRa7pFd0aEq1QxLlf7lahV14mkuYLy2FdhYR5HzFWBhLJZk/D9384Q+f
MEY8dcsOo4u/104MKfg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sDDnpOiY8qQFyqt0/Vc0Cy6CVCm59hx0V5a04qI3yLWEaKpVT276WDNy1pMqUv6QI6/Wji8AdCjb
5gFbzaJUfIIa/4rKU7I7W6qqurxxvFrVmAfUnfwRXHmUXLxRUALkoQ6Whv0LXN0U7LUMFdsjORy1
DX9NyIGmsPO58rk4f/ewWi0pvPJfU9jkckY8Kw8lDsvhHVMTup/HBkPfmGz9vUOVz5dh1GDHfnZ8
wUW8le4D+ZNnM2PTJ60J6ysja21/6n11xveqC5GrTaqcBgrsZ+K+UgE58R9Fr7mYN3RWhBJmvEBa
tcxQUSwuHM2/LfLOeT8VrnLldNNtSVRpmQiu7g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
P030LMx1sYOP33sWLvARAYscgy6sBwn6MDTra3kCgC4hLTRwMzLnP8BUtVvgx7m3msi2waH2IZoU
jGnu96op7DguX371eeM92VsbBt6Xks92RQz22ZSv4AVJsOiqJsuniAV6pv9ELZ7DnAyD7l4A2Eqo
ebSQ+37BEXE8tfNaUQs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Yel1Q+ul/F3v+lL8D8EYh1gKXKtLKVKLu+HM3dCSx7PgD4HQj5ygUt53p/REhGkvhSdmYsJxoWPU
Kbnbm+focJf8HRQY1PEFc6/GH2DgF1irR+HVET8rQrby74VTag4KB15jFmFGs/GIBQ5Q0KODIgHE
91TiIpj/XbCZ0Qzc/LSDN1UczXB6X1mvq2H2Y/WBT2apGkcquTur16WlfOuZxqLXO8ujkonQdDrT
l6EaE8xmhfqyj7AtzVlxa+7VMF7BaPui4A3diBsaeYGuB25F3reEXP/yZVHc4DHbvvOg7T8Q9cnm
8ED3ONvRourVpvQPctMyM3m9sc3c8m8xyUDshA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6752)
`protect data_block
jiZpktHhbkK/bW41mPO2zL3fjLyEJLiwoJ/n1oV0fE6JD/KWdKqh1uDQRaEZoVIFKfeZtkEVVVrR
QiTNyLwtNIdF8WgvbUhW7/kzEvqZkEeZZlavMZla3ISLzZ+gKSrFjoB7zDJCyWOB9fbVoh2Dg7dc
/GetPto2AL/IRcN/H4BfqTecmE+9kM07w1jgNG12tQw8BJAKA7BCmgOuO+/2Qkbe/efswvXYMF9u
w1layAdl8zuBA3Ds1TrXuTlOlO4xI1Ev1b5TlwZkbuLRN7aZiIDOM66vNhYCdaJwyppefPvRrgoh
qGLLFbqi9+aT9SeX+gm8wREFiMI3QZKoOmFQbcJp4JY38TX3KBisxhxE7yMfOladCNzKQickfcVT
hPLW0SQFML6P04kGIyUNkMWhVjJYLTkN9+UbVe9MRo9GGksvmQD++f2XwzJBu1UZNWxfsMr+iG07
/OJlaD0itTTnVRHS0Bco5VpmSlJClQBc/ETUy1xnrpqaDuqOgig+/+eLFQ1H14jvm8XSV/xkNZCx
sUJcl0ozWXbNdIlH64EF6uSuYo5xfbbqAXcvUcvGNsIQtQRKzSXsgIwtrPs+qHfzj03qvLeX4iqE
hXGHiVJ9Zv17OAma8p3USl+mqfVAV/5UzaDT1jK9GaZF96hxp4peljpOGmK6Qd77twuDZRFKE2uE
/oJeowLQBG2qZKwZcGG4OPmAJ3IvCklmQro5ouKNIjtwWGQpmiSLqJJAzRMJaBt6hmmDy8Tlpuez
h38JtKnAIlpNfBvCrYm6YX6WKZWa6uzJJ4GE/54RSsLoe1xo6XCRMda7qaU1pqGaClUJa6YC6O9r
m2vj2AEcXgUbfCseppsAgfiMGG6xtGq1P3L3ErgJrKDNNJGXAdEHiI6CdVGzsRI9iy/01g7hBUfz
Pqy1qHZXCYrkLb5XRAwCqUQYN5wzb+I/KV1wf8dY7L4rpPhpSf4eOP4AJwC0NLk/IUOnNotmE2b7
/dS9zHhd7gHLh8oULhnHR1jUFIQ1RRmQl8yka5wluBPfmC3jhgVt74JCl25fQ6Lmr4Gt/h9Ufgw8
plZIyUhNBk0i0deI0sb1baFOWHBZR5dkA8OJgrJRzIZtqR28j6LxyDh7UvP5syspw9ywCQPe9nks
tpUPRfPIj0Z7T7QEXqWGeV8I1J+RKbRxzIFLqt2tqT3nCGsb4n3KPkPmibkAfppwiyPx/RvXMNC+
wWTrVunnOkmutWYLb3PmSrdL/NbE1+iIk/kXzKqzgWog6a95lE1HQv4DZJzoNDWtWkswPeIX7MG8
chHI+lhke7tJeEDPvU5svC85OoMh1YsljGA+2wjCb9IBsbWs0mNKhBDTD6Xy74AHNV+Ih5a45Wa9
ofwI2EUlZ79kDe6paG5uQ4mhnrMy4+Qytqcnn26ZE7fjqMtMy2Lxzggssi//x3LAeb94DApxCmdq
fbu7bGZGY4KcFC+mZU1tobR7d0dFMyK104yzynQx+9jfEAJrlZcz2RsldELO295TCofaqPnjdD/7
QXqz0X4ZnGpdsnlv1G1czABz7XsS5Ed0XdLjdCQgkeRV4Hm3I81IhraJ88MPjTsSJ60TGw2A+L/+
b1XVeOMVqDIeO75gW9z98UgCPMwU+SP8WD/e2kByLfbxR/KDT0nb40fxx2tS/6wgcTP7J/1Jq1ru
6BaLzTyet1J0TvORBr4LosFcVXdidiSwWKhprqCuJLZ/oyZtRtDcNpSv4wRwXWXL4oeRkW8FSCmN
6Nte0jWHGmAs7+7vAz7QENzuoU0oSc5SivA85ESf5SYdQoXYbFbFJWrDdm3sBJncXMvcXFTDAkzA
965DU0+GHRjQTh/nMFcWeRH+xeLUukEoKaCEcgEhZENA2VJgvoNvT8qv7UTIEnVzurBpXlIEboh8
SzImei/NX1bHNsEkTh5ErmsvYhjW+FfGVlTpE/w8GhvQAEQxr14a+ZACwn28Xrn4vRxlrsm/pLt1
9KWWLs8ANsl15DE3BJ/cS+d0w45AYZK81L8d8an3TAyK0IO920Etzpzq9aiZvEuA24gZxp4nBbC4
USspzPD41ng+xEs8NSh9DsAd6sn9zdFn0YpK/Q6+ysJfkEuj0w3Gy8Va/8KGKZTLOq0SGJO+fMbS
hxLiAurs5TnYfHpUIm7UCsvu8hFbsOONcLk9gJTSYzYF69eBsSGYOVw/BClQv5EOLMN0XTs2NZHv
kCm+KSQxHOw5OVtU/AftVetUCnSBh1muyVRKD6mJkpziz/Lqr9L2ysFaOKM1yi/HoaOEZRjXLkEk
sL3QuduokmDztHG8eEnu02yFOEahay1DfNqmaP70jyAlFYTgxucZltOKk0JA7yyK3r6iQ3Oc3ROZ
2yKyVFL+0dBC0wKK5aDS3TkcAokhwpQ33zhqYbopo7j1Goqfb2zMaYNUfnuytayx2orjcQe8FMwz
yZLumWDHmfcpkbfqoF+mPbAofZhoIH5EBPPwu/KdvZob3WRGb+dvP+8tmSn0WLGuj18UBF/dq9Gq
i7ZhEBAsbwBd87fBb8tpx07Dyj77f3j0DIhaQU/Huyx0KIdDlnCvydIM08mMKmBTQCzw2BHfSu1r
NVt03g1kVPbTt5Y4kII1cyU+xWbxMnE/Zsz/DuJ0qkqTNIJ3Cj3ycN4zRI14bq6rz0gCqQBRDdwO
Tp+zxjTsEbkziS3ucpwX7XOuGQldLTv26QDAiPsILcSdwCM/vYz3GkgQ1PG7r6j5f4cB5lIMbSiy
hE7F65dnrv3+HrONmvwgl9L4ASDNo6T8KNtSiu0fs+bhzH5UQe9zmnrzMYGvC7abUjpg3EDNuMib
bupxqQRULM8NGat37UEsz1M9KawkX2Ho43X/925mkDMr+3bJjKkILvxLtLluOUv3W67s6qwue2Rl
OinioGS5fNvgC2n6YEoVysn8dsJ+lrlRvzFtKlE/E8kiV1vhizzcIFB8BiOv2hGHY7GyP8P5wRhS
460/iZTTfNX/R16wy7+TxKAJdpw03jgS7T32qnVZzhxDrEWRAj+1tCcVTl9kQqmb1renHWQOPGA+
/0kjTPrzUPfklit3VpYKoeOlnsut+DL90bYn3Xwm1JC1Ol8/QNKC0/qNR2BaVbJwPy6fyd3PK0Zs
ODQMgzT2tECXuxRKz1F2u8PMXNq9gKYxi7URo/p0n6RH/n2Gk62gKhm/QT73tM8cYXZdGGkaAn75
GIJjvJnZLZNhLTerBNGViaCvZp1QNJBaPBS9Kfk612K9kxJdZAQzFsQFBQtQ9wCGGK5AnEkzhP9i
Kz68c8OUAbb6DUXd28rOTIbOMtjLvpB62DPNi5r9rrOqrg+iuRXWy/HRZS+hG3Jr4/azOEqAThFP
I79beZWtXDA1SUSvfXslVnUySw6Nec8pgBVfd72zuuAlG58/m8YU7aTsEU1VkI/xQEXH5DR5Qatj
q6Ve9M+6xCtNlkpDdqeCtJHR/Mev3iHMsTiQkSMwcc7HPeKjw6RELym4AoOGj6Hlpf/zdg6F1F/3
ZXRAVWk6ZZ1DUFQG1uWBc7HhS/kOvIvADiizujqfP8U/DWgTqjTwRkSpn3mSWaUW8dgfWFl3oq6J
wc2XGwTXTtkGv7TDHStXuBxJBcAeZT4Nv6coczJVnrlon9Qj3g8po3AEiTLaWgkKG6E4lIq4zS5O
ihFuzI2aNWtasdK6oI9Mn6LRREymNmhdGeBGAEwSsV9A0f+f9SEVjek+6rmRtrc0PHroaGneZOHn
ewHdleC92wOfSSif76k5ZWMucfev8ONknJuAeK8m4ihF8kQGUE80SSKz9MDLHUWuD8wtYzVm6vq1
J/GwnqcwYuVbLkPBvMfQTIBYrti29/pHQugvT1K10nXQdn2d9nHX9cpo5dwnkDuhFgIK0ddN8jXU
E/zOS/bw/fxoIZKXhcTAoHpVe2Z5xiwtDSWObZ+2Iw6a2WZlFgmpgPwWtxCfA6r72wJULUBH7yKe
RGuh327izg4PgnY9ZEXsxZlxJufJPFAWPxoWNi6gZ4I1dUPNrr4wOARiAoy7P3R1+h5KXJcuu0l/
8+GfSML+OeLF1sSAB80qVQWQzdkxga3ehzhvNn8zQwIYnohQJxeIJVClv6FkwMdAWRJWSde0W3+l
BOMMWPIJ4oxIrWYADQBihTMd7UkN/+vQMrhfhfhlMtYz3dxngS3JZhaZ6jOqA//2kU0WArH1hfRZ
8FejjsD8qVNUKnfJS6dkZMB1L8g9x2vx2n6UpwJ5WcqhhOB7hZCfiE2sWfK7zPhVHHk6tN/S/8qP
MKfgcTyVmM8gt8VX0//+1GdPGHBkOJqgfJEHC4XEzlU/Rm/JAs5o/6yliO92NXMoCm4+OuUVPmzI
3nT8x1gZ9hEsHttEpVi4KcsYmtWt9Lq8KCflGgxCnk48iLZ0erQzZJY+sd02VGgZ19iPZeGZ2CLK
1QWimx5Orh4ejC/aFt5UoOaJRz+sByo5Fhr216d4wEYnvO+CkQAFr4c+7a1Csy4hWC/yzUfZrgIG
6ZIMk/ctIE1LpPbt35hF/TAk9fAwQ+UpCc2LP/c8sK23edxLl6N5UrLxsyibKFVaPm5RroFH1E0i
DSBhal5hV57SA7ToJrN70ei/GlkDhchsWglD4Mv238Mi5o4+ggtsWk3ns0XUy9+R/cnGDqzM4sVR
sVHjTMIdNjAdAEhAYgelFrMHxhHJLJj21Ik7u2pcajFCZYefZN0eBlVAkfgeiVN08q9hyJjoQ68d
3UAkG1Ekby0/SBQE0YlJuFxKwS5J2TZDFH/m/1nSpwi+m3axHGPSBw6zxkRnutIT4x0YFR7phneK
XBxmdXYxBd+diqO4vNVlqz8XxaYsdEArt0EEOWow5HhhkU6ETyfG8fhQRJ78VOWHaXfR876/a1AK
Hcsuc6NSlEY00GQweYBqtAnqYLuOWPTAft9+yKInklah1m3F5kQ4cyfR6/wg6uA8YleCpEzByxwC
kChJY6W2kg5LO2WuTlp6Az2VWSvz/7QYndhwi+yCbieFNsUdHq8At85pALkk+A/Duhk77FeBgGDY
wjx1RYcq4e6g9njKb4DnGDrEASHs9ioBwcNM+RVKI/mUEUmXvUXwrE03PEKbKkFhMeHT/rrBEvvy
DMkKS4ULhQfLJGfU/EqJtOgB1eYKMePfj8O5S/7bPyANql5six9TazHJYnpvWHqZ6e4WkbchVJyp
waudIESKA2JZnYHaw1vp6hSgoHH7/djJcP5maC+zAnq7pXTRC20WUBBJndCFaaiYMIuyEh3i/sYu
ZkRYaTsmPdVOIIhym8yo9iykBcd+E1oGgMkrGQPH7w8nag0IPyK9qGBgW+UPjPr2YygXlh/3GzvT
mnkdrXaMHc4jRxVuiYRX4MrIpXnGmzPTFtm32chPgrvuK52iBXcLbC1FWMD6fhGcNSitukKK+h+L
gu25lBMltdBNVyvCYsWvY9R4ziq9rVxRqhzCv4gR13z1Z4cNxpcIZBWwgxgJPbf4GSQrOCRSY8dx
brIJqrnC8v6o4VpS26LsYp10MJ7FySD3oZqIAw8HWYdkdaz59L0rWgAchROpWP693lA74sSg15gh
+80Lmn+zzsM4IKOi/WOulJ6ipleOY3GME+W5U5lZ00aN1BtbbZAdKQE0bpjso2F4UQmku9eHrfJX
x6bT0DMC6iOmcU0IMZnjKj4dKIzpE26tj/zCDWzfgI4bQBbKVKb+blWvFNz6v2fAbc99RjN3EfQ+
sDBxBF8mITsenhWHJHNJrjqD0LOAiUrz+1wY4mBwn8Heb/P0nj1ULFXrmADcwnYdUCcHYTrUZETx
2P+ehc9klXKOfqMjvp6NjxTKXSLqx32yMfdQfu5Yq0VLTQSuP9uQS8L8IFagjIwLb7J/bwGqss//
XdnAT7oRb+3axqHvs4X0arvFpztSJkfLDP6U3KyP3qtOVbpU2owl1YYUKR7oEEjigYHFtPHh8Mh7
fM/ALzMkMPAjHJ/5eTwXfJL/ZtdZ2P3dSf721Alt0QiRaju9elribI7NQONJU3Y2N+GK7lN1oevq
xuxKBtbwk8S92IU5h9eZHu6+/uUcmLBiKnk2ueSoHqj8fBMkIPHLpV6CgiP/sKcNauy0WnUj1m61
UAXkOzDE7QMhUj3x49OHvpeNy3KhcJymgsWWp39ZvNefyo2No7NKS3NRvofDn3egyUp1br8NiGDH
IkMBVbDQltYVwmteigwPctVlv9xqttlRw14MP1oKqgEsfGSuIjihu70o2PzP9c/SgzJNQcwX/QAD
3Eq7SkEJpOLa8mzoNDqd8D8BdoPTc9hgn6+vbvFdVsa77VTxE5h9P7fk490dQ9J08DpaJGOeJuAg
LB6cLStzusEOCufRkkOVbBiaCQeGyaDIKhkNkILJCuZQGeHbcLDCUBeZHOtM5Tu0VKVbklTPSciW
xWFPYro9Xo5c8mTh5aNyz34MqvgNAE3RzdxA+qYi2gzkcLe6T4RDQfHu8so+lTCZH1T6MpdFl7m9
Okb1M+9JGDrcT6o80e3FTMa7Kh4XeyKWmvtQugFBFr1RqGXZcUz3c3+pJtd5pwry1MHB0diTeNoF
VkJVpTDaT+HmH6EEAOmv4M/gP52wtixB2uVL5k3eOvb9o0Dl7TdeZ1yyA/SubWDpLleA2kDR68OU
SDowAofclDQElrhpWUJ3ynQVY5aq5E1Y6mmlqD+SaiZ3+y42kPov4ufQcdwugPFX09wBbsfcBf/3
dVTlEXU4RAx2ymo8W9N3cc4b+FTmd214ObzSg2zrbchYBHDKpfnK1DcGnrF3X5L4FXa+rT9PJ8t+
uQZFj8gOWH68I/XpJY/KXHoxjgk+H6+IQviEDhB+InRaPGdOUu6MTbHqyj8F4AabqrY7g7psIXsc
Oq+jL8Saxz5k6DiKzsn2AKHtBqMtImPWx7TgfqgvQtANE9ikYEFkLiANZWCpBan7GBZp9Rl8bMOa
vnviGVqmEEbgbCBB1Luvfldbni4ARv+c0RdrphLSPGqWdDnaSN4909Mv5/xNAYficRmcpF/tqZZ+
m8cQ1GMX8a9McrISou7JhfUDS+O9FG10UIrmN0HLahEbqBIb/TNz+38WfnWqE39d/bSBA3USt6zB
A2zjgul77WLhd+NObMU6pgFr1j5B71p2Zej9iCeah1ymCPybYQSY4IhSZpj7tvCChGgHiSTghX50
WIYczk3nhI9EItB4kb9EWyzE+q716lVqyQCXc+bLoIyP0XZoRzg8A39MsAiKoRZKnE81BZizsqSK
R47GfCIDHzTOCzdBLtd8091810qWiWs6OyzTuGes4lRcdDdoXAFkHYNZb6qNePdcy1swlBD50eIn
RzM5bBvNWKlRnwiB8uJgU555HSTMdL5g58qu9OHcvKn4xKqtr7em/AfFkCPPLCeSxtvvlePl/QB0
JhziUYWVyojhcqSVVG3yWfzt93aE3D7DxgM1JS2EpFOTfH2ljy43zJwx6GRyhiXgaQtMGV98lyR3
d3irA2q61rj2cI7Ge1RQKrMcE3oXHn83eOFkI4E+IX2KH5WecQoh5IxxagOCF5l3Ujy6MpgETWsl
U7eJ1Wy/DQyLFKHGxNOklagmTfuAJFUt/q1+c5AAVBvkexvBY70M9ERbMTmed3Rk0HWXlso8Kac1
tb9UCSpv7WavZpsq4L2NJot0wNieJEYlMtKdJ88Y9VryXeTbet6fTKGoPn/hSoxhatjMsWGpOvZ3
pgttrfynER7TUQ5qzSbg0s5MEXUtMWGfuir4Kv7wG7Mv7K7cgVNi0+8JJR4dZEAz/Wx1ovim0siu
QiH+Ex314uq3cZGt+7H4tGSHINGYVBXO8u4jzU89HBfL55+7In+Kjrazktu/m57dAIkfBA8xCReW
UUF0p+IxrXiuxvFgk0vIDL3koquIn4FRG0OuCWCY4MRmoeJ05F4InDfVnwqfLKrhJoebEN02NPjy
TuK/cQAFNDmrEOibeT4V5Ojn8JUNb5R1fAXpxdlRKHBBSfsoiV4pTnCvz//ug4axRQlbPwtkJsSI
KtUXyW6wphwXQYE79zdaB9o3e8bwpseF9NelOYSjM7KM4FNuj/Rm4BYthg38y1pN6gPhMLX+3u0Z
ZtzOwn9E1knbwH+TTHcwFY2i1+r06GHHM5Eq5Sihqi4zHrgoUrWJ44DLfRWKngBt9e4zuJVLjO9F
DXLSZeCLJa+nNOmi+kCbCyV+xSPG1XQDUnT5was/LtmTciVPBUnin1XQoglZgx5aod5v/BlK6QKG
DyfhClRqBGRdW8U/1niV2K/P71uPG/IZllbkK4XPV66kefeWy4vHujvrq6BNMphnWAL7sqH0HFs2
hJL2Z/QVfLEtvCxkYntqXLqJKJVnwUAj4MOOJYKMhSMhBIeZcpSPvINAVPbh/P1dMBli2jy9h2Qe
m3eRatWIrR0uIAQlrAUP4wMtg6YyrqxS+vynEBzrlMLK2dL0DhKkQqGIDzaXmFMxtKfTIO9s65Gl
u1w1TNQzF/4zL34N5dPgbkOCEx/jVVmim+ka5OJdSi9MkkdrxEpBMfulo1YCnNbU6udWyooxJ2el
ilN7QYBgOLC4/EdUYA4UIvP68e9CUHU8EsstnXsVW56LdPiM+iK6/LrA3K/jXqOz9FBJVABvrYpO
0WtXmKd8U2bOB3voNlygYy8X4sFZOimma5I/LU85KpjUYsfFc1TacW5jWN8n0b4j3GMC9bjtYO7j
jKi6+JyK5ZZfAx99xEy9+0rKEWp1mM0XPZuQf7dOL1Sm036TB2tqO79zK9nbUUSzLuypm/lfH6Zd
dLlXx0aytz3IfSfCvqLWbfmRq8N07+/9jFexSpiS5ntG21hS7CKgeuk3eTdlqurd4MKo/KN3kKGs
BVqlxIpkCZEU44FmmR6+2SBfdPkfAvgX/hQDZ2Z2yrWvBDY1npeeOJwQ2G/xlPEc7WGTpIUB82yy
2vjXxb6yP6vwSHSidb8QFomkRVkir2ATGId0ZeJWKbf9T3LEJpKIRevnAr58LpXUw6ABW9ktGXtD
OP+IE3FKC6M8qA2Rxd/wbzLPTc8rHDZLh64=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
kbjNQJpSRcHv6PeNmxWxOzXyYYOBz21dn5/uNXJtnNFSSX8GkBuuNa4m/pshdJCnETrmj9GmL8RH
Fmf9vFq6jQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
RS4o/tqMXxGhpON6Y8j6lAO9jHkDRqhso8dW02e//5WKHGse64EfvQ1XuKxQMuJJ6ZWagQtOujud
f34N2M34raJIYoyC+nwkcRa7pFd0aEq1QxLlf7lahV14mkuYLy2FdhYR5HzFWBhLJZk/D9384Q+f
MEY8dcsOo4u/104MKfg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sDDnpOiY8qQFyqt0/Vc0Cy6CVCm59hx0V5a04qI3yLWEaKpVT276WDNy1pMqUv6QI6/Wji8AdCjb
5gFbzaJUfIIa/4rKU7I7W6qqurxxvFrVmAfUnfwRXHmUXLxRUALkoQ6Whv0LXN0U7LUMFdsjORy1
DX9NyIGmsPO58rk4f/ewWi0pvPJfU9jkckY8Kw8lDsvhHVMTup/HBkPfmGz9vUOVz5dh1GDHfnZ8
wUW8le4D+ZNnM2PTJ60J6ysja21/6n11xveqC5GrTaqcBgrsZ+K+UgE58R9Fr7mYN3RWhBJmvEBa
tcxQUSwuHM2/LfLOeT8VrnLldNNtSVRpmQiu7g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
P030LMx1sYOP33sWLvARAYscgy6sBwn6MDTra3kCgC4hLTRwMzLnP8BUtVvgx7m3msi2waH2IZoU
jGnu96op7DguX371eeM92VsbBt6Xks92RQz22ZSv4AVJsOiqJsuniAV6pv9ELZ7DnAyD7l4A2Eqo
ebSQ+37BEXE8tfNaUQs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Yel1Q+ul/F3v+lL8D8EYh1gKXKtLKVKLu+HM3dCSx7PgD4HQj5ygUt53p/REhGkvhSdmYsJxoWPU
Kbnbm+focJf8HRQY1PEFc6/GH2DgF1irR+HVET8rQrby74VTag4KB15jFmFGs/GIBQ5Q0KODIgHE
91TiIpj/XbCZ0Qzc/LSDN1UczXB6X1mvq2H2Y/WBT2apGkcquTur16WlfOuZxqLXO8ujkonQdDrT
l6EaE8xmhfqyj7AtzVlxa+7VMF7BaPui4A3diBsaeYGuB25F3reEXP/yZVHc4DHbvvOg7T8Q9cnm
8ED3ONvRourVpvQPctMyM3m9sc3c8m8xyUDshA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6752)
`protect data_block
jiZpktHhbkK/bW41mPO2zL3fjLyEJLiwoJ/n1oV0fE6JD/KWdKqh1uDQRaEZoVIFKfeZtkEVVVrR
QiTNyLwtNIdF8WgvbUhW7/kzEvqZkEeZZlavMZla3ISLzZ+gKSrFjoB7zDJCyWOB9fbVoh2Dg7dc
/GetPto2AL/IRcN/H4BfqTecmE+9kM07w1jgNG12tQw8BJAKA7BCmgOuO+/2Qkbe/efswvXYMF9u
w1layAdl8zuBA3Ds1TrXuTlOlO4xI1Ev1b5TlwZkbuLRN7aZiIDOM66vNhYCdaJwyppefPvRrgoh
qGLLFbqi9+aT9SeX+gm8wREFiMI3QZKoOmFQbcJp4JY38TX3KBisxhxE7yMfOladCNzKQickfcVT
hPLW0SQFML6P04kGIyUNkMWhVjJYLTkN9+UbVe9MRo9GGksvmQD++f2XwzJBu1UZNWxfsMr+iG07
/OJlaD0itTTnVRHS0Bco5VpmSlJClQBc/ETUy1xnrpqaDuqOgig+/+eLFQ1H14jvm8XSV/xkNZCx
sUJcl0ozWXbNdIlH64EF6uSuYo5xfbbqAXcvUcvGNsIQtQRKzSXsgIwtrPs+qHfzj03qvLeX4iqE
hXGHiVJ9Zv17OAma8p3USl+mqfVAV/5UzaDT1jK9GaZF96hxp4peljpOGmK6Qd77twuDZRFKE2uE
/oJeowLQBG2qZKwZcGG4OPmAJ3IvCklmQro5ouKNIjtwWGQpmiSLqJJAzRMJaBt6hmmDy8Tlpuez
h38JtKnAIlpNfBvCrYm6YX6WKZWa6uzJJ4GE/54RSsLoe1xo6XCRMda7qaU1pqGaClUJa6YC6O9r
m2vj2AEcXgUbfCseppsAgfiMGG6xtGq1P3L3ErgJrKDNNJGXAdEHiI6CdVGzsRI9iy/01g7hBUfz
Pqy1qHZXCYrkLb5XRAwCqUQYN5wzb+I/KV1wf8dY7L4rpPhpSf4eOP4AJwC0NLk/IUOnNotmE2b7
/dS9zHhd7gHLh8oULhnHR1jUFIQ1RRmQl8yka5wluBPfmC3jhgVt74JCl25fQ6Lmr4Gt/h9Ufgw8
plZIyUhNBk0i0deI0sb1baFOWHBZR5dkA8OJgrJRzIZtqR28j6LxyDh7UvP5syspw9ywCQPe9nks
tpUPRfPIj0Z7T7QEXqWGeV8I1J+RKbRxzIFLqt2tqT3nCGsb4n3KPkPmibkAfppwiyPx/RvXMNC+
wWTrVunnOkmutWYLb3PmSrdL/NbE1+iIk/kXzKqzgWog6a95lE1HQv4DZJzoNDWtWkswPeIX7MG8
chHI+lhke7tJeEDPvU5svC85OoMh1YsljGA+2wjCb9IBsbWs0mNKhBDTD6Xy74AHNV+Ih5a45Wa9
ofwI2EUlZ79kDe6paG5uQ4mhnrMy4+Qytqcnn26ZE7fjqMtMy2Lxzggssi//x3LAeb94DApxCmdq
fbu7bGZGY4KcFC+mZU1tobR7d0dFMyK104yzynQx+9jfEAJrlZcz2RsldELO295TCofaqPnjdD/7
QXqz0X4ZnGpdsnlv1G1czABz7XsS5Ed0XdLjdCQgkeRV4Hm3I81IhraJ88MPjTsSJ60TGw2A+L/+
b1XVeOMVqDIeO75gW9z98UgCPMwU+SP8WD/e2kByLfbxR/KDT0nb40fxx2tS/6wgcTP7J/1Jq1ru
6BaLzTyet1J0TvORBr4LosFcVXdidiSwWKhprqCuJLZ/oyZtRtDcNpSv4wRwXWXL4oeRkW8FSCmN
6Nte0jWHGmAs7+7vAz7QENzuoU0oSc5SivA85ESf5SYdQoXYbFbFJWrDdm3sBJncXMvcXFTDAkzA
965DU0+GHRjQTh/nMFcWeRH+xeLUukEoKaCEcgEhZENA2VJgvoNvT8qv7UTIEnVzurBpXlIEboh8
SzImei/NX1bHNsEkTh5ErmsvYhjW+FfGVlTpE/w8GhvQAEQxr14a+ZACwn28Xrn4vRxlrsm/pLt1
9KWWLs8ANsl15DE3BJ/cS+d0w45AYZK81L8d8an3TAyK0IO920Etzpzq9aiZvEuA24gZxp4nBbC4
USspzPD41ng+xEs8NSh9DsAd6sn9zdFn0YpK/Q6+ysJfkEuj0w3Gy8Va/8KGKZTLOq0SGJO+fMbS
hxLiAurs5TnYfHpUIm7UCsvu8hFbsOONcLk9gJTSYzYF69eBsSGYOVw/BClQv5EOLMN0XTs2NZHv
kCm+KSQxHOw5OVtU/AftVetUCnSBh1muyVRKD6mJkpziz/Lqr9L2ysFaOKM1yi/HoaOEZRjXLkEk
sL3QuduokmDztHG8eEnu02yFOEahay1DfNqmaP70jyAlFYTgxucZltOKk0JA7yyK3r6iQ3Oc3ROZ
2yKyVFL+0dBC0wKK5aDS3TkcAokhwpQ33zhqYbopo7j1Goqfb2zMaYNUfnuytayx2orjcQe8FMwz
yZLumWDHmfcpkbfqoF+mPbAofZhoIH5EBPPwu/KdvZob3WRGb+dvP+8tmSn0WLGuj18UBF/dq9Gq
i7ZhEBAsbwBd87fBb8tpx07Dyj77f3j0DIhaQU/Huyx0KIdDlnCvydIM08mMKmBTQCzw2BHfSu1r
NVt03g1kVPbTt5Y4kII1cyU+xWbxMnE/Zsz/DuJ0qkqTNIJ3Cj3ycN4zRI14bq6rz0gCqQBRDdwO
Tp+zxjTsEbkziS3ucpwX7XOuGQldLTv26QDAiPsILcSdwCM/vYz3GkgQ1PG7r6j5f4cB5lIMbSiy
hE7F65dnrv3+HrONmvwgl9L4ASDNo6T8KNtSiu0fs+bhzH5UQe9zmnrzMYGvC7abUjpg3EDNuMib
bupxqQRULM8NGat37UEsz1M9KawkX2Ho43X/925mkDMr+3bJjKkILvxLtLluOUv3W67s6qwue2Rl
OinioGS5fNvgC2n6YEoVysn8dsJ+lrlRvzFtKlE/E8kiV1vhizzcIFB8BiOv2hGHY7GyP8P5wRhS
460/iZTTfNX/R16wy7+TxKAJdpw03jgS7T32qnVZzhxDrEWRAj+1tCcVTl9kQqmb1renHWQOPGA+
/0kjTPrzUPfklit3VpYKoeOlnsut+DL90bYn3Xwm1JC1Ol8/QNKC0/qNR2BaVbJwPy6fyd3PK0Zs
ODQMgzT2tECXuxRKz1F2u8PMXNq9gKYxi7URo/p0n6RH/n2Gk62gKhm/QT73tM8cYXZdGGkaAn75
GIJjvJnZLZNhLTerBNGViaCvZp1QNJBaPBS9Kfk612K9kxJdZAQzFsQFBQtQ9wCGGK5AnEkzhP9i
Kz68c8OUAbb6DUXd28rOTIbOMtjLvpB62DPNi5r9rrOqrg+iuRXWy/HRZS+hG3Jr4/azOEqAThFP
I79beZWtXDA1SUSvfXslVnUySw6Nec8pgBVfd72zuuAlG58/m8YU7aTsEU1VkI/xQEXH5DR5Qatj
q6Ve9M+6xCtNlkpDdqeCtJHR/Mev3iHMsTiQkSMwcc7HPeKjw6RELym4AoOGj6Hlpf/zdg6F1F/3
ZXRAVWk6ZZ1DUFQG1uWBc7HhS/kOvIvADiizujqfP8U/DWgTqjTwRkSpn3mSWaUW8dgfWFl3oq6J
wc2XGwTXTtkGv7TDHStXuBxJBcAeZT4Nv6coczJVnrlon9Qj3g8po3AEiTLaWgkKG6E4lIq4zS5O
ihFuzI2aNWtasdK6oI9Mn6LRREymNmhdGeBGAEwSsV9A0f+f9SEVjek+6rmRtrc0PHroaGneZOHn
ewHdleC92wOfSSif76k5ZWMucfev8ONknJuAeK8m4ihF8kQGUE80SSKz9MDLHUWuD8wtYzVm6vq1
J/GwnqcwYuVbLkPBvMfQTIBYrti29/pHQugvT1K10nXQdn2d9nHX9cpo5dwnkDuhFgIK0ddN8jXU
E/zOS/bw/fxoIZKXhcTAoHpVe2Z5xiwtDSWObZ+2Iw6a2WZlFgmpgPwWtxCfA6r72wJULUBH7yKe
RGuh327izg4PgnY9ZEXsxZlxJufJPFAWPxoWNi6gZ4I1dUPNrr4wOARiAoy7P3R1+h5KXJcuu0l/
8+GfSML+OeLF1sSAB80qVQWQzdkxga3ehzhvNn8zQwIYnohQJxeIJVClv6FkwMdAWRJWSde0W3+l
BOMMWPIJ4oxIrWYADQBihTMd7UkN/+vQMrhfhfhlMtYz3dxngS3JZhaZ6jOqA//2kU0WArH1hfRZ
8FejjsD8qVNUKnfJS6dkZMB1L8g9x2vx2n6UpwJ5WcqhhOB7hZCfiE2sWfK7zPhVHHk6tN/S/8qP
MKfgcTyVmM8gt8VX0//+1GdPGHBkOJqgfJEHC4XEzlU/Rm/JAs5o/6yliO92NXMoCm4+OuUVPmzI
3nT8x1gZ9hEsHttEpVi4KcsYmtWt9Lq8KCflGgxCnk48iLZ0erQzZJY+sd02VGgZ19iPZeGZ2CLK
1QWimx5Orh4ejC/aFt5UoOaJRz+sByo5Fhr216d4wEYnvO+CkQAFr4c+7a1Csy4hWC/yzUfZrgIG
6ZIMk/ctIE1LpPbt35hF/TAk9fAwQ+UpCc2LP/c8sK23edxLl6N5UrLxsyibKFVaPm5RroFH1E0i
DSBhal5hV57SA7ToJrN70ei/GlkDhchsWglD4Mv238Mi5o4+ggtsWk3ns0XUy9+R/cnGDqzM4sVR
sVHjTMIdNjAdAEhAYgelFrMHxhHJLJj21Ik7u2pcajFCZYefZN0eBlVAkfgeiVN08q9hyJjoQ68d
3UAkG1Ekby0/SBQE0YlJuFxKwS5J2TZDFH/m/1nSpwi+m3axHGPSBw6zxkRnutIT4x0YFR7phneK
XBxmdXYxBd+diqO4vNVlqz8XxaYsdEArt0EEOWow5HhhkU6ETyfG8fhQRJ78VOWHaXfR876/a1AK
Hcsuc6NSlEY00GQweYBqtAnqYLuOWPTAft9+yKInklah1m3F5kQ4cyfR6/wg6uA8YleCpEzByxwC
kChJY6W2kg5LO2WuTlp6Az2VWSvz/7QYndhwi+yCbieFNsUdHq8At85pALkk+A/Duhk77FeBgGDY
wjx1RYcq4e6g9njKb4DnGDrEASHs9ioBwcNM+RVKI/mUEUmXvUXwrE03PEKbKkFhMeHT/rrBEvvy
DMkKS4ULhQfLJGfU/EqJtOgB1eYKMePfj8O5S/7bPyANql5six9TazHJYnpvWHqZ6e4WkbchVJyp
waudIESKA2JZnYHaw1vp6hSgoHH7/djJcP5maC+zAnq7pXTRC20WUBBJndCFaaiYMIuyEh3i/sYu
ZkRYaTsmPdVOIIhym8yo9iykBcd+E1oGgMkrGQPH7w8nag0IPyK9qGBgW+UPjPr2YygXlh/3GzvT
mnkdrXaMHc4jRxVuiYRX4MrIpXnGmzPTFtm32chPgrvuK52iBXcLbC1FWMD6fhGcNSitukKK+h+L
gu25lBMltdBNVyvCYsWvY9R4ziq9rVxRqhzCv4gR13z1Z4cNxpcIZBWwgxgJPbf4GSQrOCRSY8dx
brIJqrnC8v6o4VpS26LsYp10MJ7FySD3oZqIAw8HWYdkdaz59L0rWgAchROpWP693lA74sSg15gh
+80Lmn+zzsM4IKOi/WOulJ6ipleOY3GME+W5U5lZ00aN1BtbbZAdKQE0bpjso2F4UQmku9eHrfJX
x6bT0DMC6iOmcU0IMZnjKj4dKIzpE26tj/zCDWzfgI4bQBbKVKb+blWvFNz6v2fAbc99RjN3EfQ+
sDBxBF8mITsenhWHJHNJrjqD0LOAiUrz+1wY4mBwn8Heb/P0nj1ULFXrmADcwnYdUCcHYTrUZETx
2P+ehc9klXKOfqMjvp6NjxTKXSLqx32yMfdQfu5Yq0VLTQSuP9uQS8L8IFagjIwLb7J/bwGqss//
XdnAT7oRb+3axqHvs4X0arvFpztSJkfLDP6U3KyP3qtOVbpU2owl1YYUKR7oEEjigYHFtPHh8Mh7
fM/ALzMkMPAjHJ/5eTwXfJL/ZtdZ2P3dSf721Alt0QiRaju9elribI7NQONJU3Y2N+GK7lN1oevq
xuxKBtbwk8S92IU5h9eZHu6+/uUcmLBiKnk2ueSoHqj8fBMkIPHLpV6CgiP/sKcNauy0WnUj1m61
UAXkOzDE7QMhUj3x49OHvpeNy3KhcJymgsWWp39ZvNefyo2No7NKS3NRvofDn3egyUp1br8NiGDH
IkMBVbDQltYVwmteigwPctVlv9xqttlRw14MP1oKqgEsfGSuIjihu70o2PzP9c/SgzJNQcwX/QAD
3Eq7SkEJpOLa8mzoNDqd8D8BdoPTc9hgn6+vbvFdVsa77VTxE5h9P7fk490dQ9J08DpaJGOeJuAg
LB6cLStzusEOCufRkkOVbBiaCQeGyaDIKhkNkILJCuZQGeHbcLDCUBeZHOtM5Tu0VKVbklTPSciW
xWFPYro9Xo5c8mTh5aNyz34MqvgNAE3RzdxA+qYi2gzkcLe6T4RDQfHu8so+lTCZH1T6MpdFl7m9
Okb1M+9JGDrcT6o80e3FTMa7Kh4XeyKWmvtQugFBFr1RqGXZcUz3c3+pJtd5pwry1MHB0diTeNoF
VkJVpTDaT+HmH6EEAOmv4M/gP52wtixB2uVL5k3eOvb9o0Dl7TdeZ1yyA/SubWDpLleA2kDR68OU
SDowAofclDQElrhpWUJ3ynQVY5aq5E1Y6mmlqD+SaiZ3+y42kPov4ufQcdwugPFX09wBbsfcBf/3
dVTlEXU4RAx2ymo8W9N3cc4b+FTmd214ObzSg2zrbchYBHDKpfnK1DcGnrF3X5L4FXa+rT9PJ8t+
uQZFj8gOWH68I/XpJY/KXHoxjgk+H6+IQviEDhB+InRaPGdOUu6MTbHqyj8F4AabqrY7g7psIXsc
Oq+jL8Saxz5k6DiKzsn2AKHtBqMtImPWx7TgfqgvQtANE9ikYEFkLiANZWCpBan7GBZp9Rl8bMOa
vnviGVqmEEbgbCBB1Luvfldbni4ARv+c0RdrphLSPGqWdDnaSN4909Mv5/xNAYficRmcpF/tqZZ+
m8cQ1GMX8a9McrISou7JhfUDS+O9FG10UIrmN0HLahEbqBIb/TNz+38WfnWqE39d/bSBA3USt6zB
A2zjgul77WLhd+NObMU6pgFr1j5B71p2Zej9iCeah1ymCPybYQSY4IhSZpj7tvCChGgHiSTghX50
WIYczk3nhI9EItB4kb9EWyzE+q716lVqyQCXc+bLoIyP0XZoRzg8A39MsAiKoRZKnE81BZizsqSK
R47GfCIDHzTOCzdBLtd8091810qWiWs6OyzTuGes4lRcdDdoXAFkHYNZb6qNePdcy1swlBD50eIn
RzM5bBvNWKlRnwiB8uJgU555HSTMdL5g58qu9OHcvKn4xKqtr7em/AfFkCPPLCeSxtvvlePl/QB0
JhziUYWVyojhcqSVVG3yWfzt93aE3D7DxgM1JS2EpFOTfH2ljy43zJwx6GRyhiXgaQtMGV98lyR3
d3irA2q61rj2cI7Ge1RQKrMcE3oXHn83eOFkI4E+IX2KH5WecQoh5IxxagOCF5l3Ujy6MpgETWsl
U7eJ1Wy/DQyLFKHGxNOklagmTfuAJFUt/q1+c5AAVBvkexvBY70M9ERbMTmed3Rk0HWXlso8Kac1
tb9UCSpv7WavZpsq4L2NJot0wNieJEYlMtKdJ88Y9VryXeTbet6fTKGoPn/hSoxhatjMsWGpOvZ3
pgttrfynER7TUQ5qzSbg0s5MEXUtMWGfuir4Kv7wG7Mv7K7cgVNi0+8JJR4dZEAz/Wx1ovim0siu
QiH+Ex314uq3cZGt+7H4tGSHINGYVBXO8u4jzU89HBfL55+7In+Kjrazktu/m57dAIkfBA8xCReW
UUF0p+IxrXiuxvFgk0vIDL3koquIn4FRG0OuCWCY4MRmoeJ05F4InDfVnwqfLKrhJoebEN02NPjy
TuK/cQAFNDmrEOibeT4V5Ojn8JUNb5R1fAXpxdlRKHBBSfsoiV4pTnCvz//ug4axRQlbPwtkJsSI
KtUXyW6wphwXQYE79zdaB9o3e8bwpseF9NelOYSjM7KM4FNuj/Rm4BYthg38y1pN6gPhMLX+3u0Z
ZtzOwn9E1knbwH+TTHcwFY2i1+r06GHHM5Eq5Sihqi4zHrgoUrWJ44DLfRWKngBt9e4zuJVLjO9F
DXLSZeCLJa+nNOmi+kCbCyV+xSPG1XQDUnT5was/LtmTciVPBUnin1XQoglZgx5aod5v/BlK6QKG
DyfhClRqBGRdW8U/1niV2K/P71uPG/IZllbkK4XPV66kefeWy4vHujvrq6BNMphnWAL7sqH0HFs2
hJL2Z/QVfLEtvCxkYntqXLqJKJVnwUAj4MOOJYKMhSMhBIeZcpSPvINAVPbh/P1dMBli2jy9h2Qe
m3eRatWIrR0uIAQlrAUP4wMtg6YyrqxS+vynEBzrlMLK2dL0DhKkQqGIDzaXmFMxtKfTIO9s65Gl
u1w1TNQzF/4zL34N5dPgbkOCEx/jVVmim+ka5OJdSi9MkkdrxEpBMfulo1YCnNbU6udWyooxJ2el
ilN7QYBgOLC4/EdUYA4UIvP68e9CUHU8EsstnXsVW56LdPiM+iK6/LrA3K/jXqOz9FBJVABvrYpO
0WtXmKd8U2bOB3voNlygYy8X4sFZOimma5I/LU85KpjUYsfFc1TacW5jWN8n0b4j3GMC9bjtYO7j
jKi6+JyK5ZZfAx99xEy9+0rKEWp1mM0XPZuQf7dOL1Sm036TB2tqO79zK9nbUUSzLuypm/lfH6Zd
dLlXx0aytz3IfSfCvqLWbfmRq8N07+/9jFexSpiS5ntG21hS7CKgeuk3eTdlqurd4MKo/KN3kKGs
BVqlxIpkCZEU44FmmR6+2SBfdPkfAvgX/hQDZ2Z2yrWvBDY1npeeOJwQ2G/xlPEc7WGTpIUB82yy
2vjXxb6yP6vwSHSidb8QFomkRVkir2ATGId0ZeJWKbf9T3LEJpKIRevnAr58LpXUw6ABW9ktGXtD
OP+IE3FKC6M8qA2Rxd/wbzLPTc8rHDZLh64=
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
kbjNQJpSRcHv6PeNmxWxOzXyYYOBz21dn5/uNXJtnNFSSX8GkBuuNa4m/pshdJCnETrmj9GmL8RH
Fmf9vFq6jQ==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
RS4o/tqMXxGhpON6Y8j6lAO9jHkDRqhso8dW02e//5WKHGse64EfvQ1XuKxQMuJJ6ZWagQtOujud
f34N2M34raJIYoyC+nwkcRa7pFd0aEq1QxLlf7lahV14mkuYLy2FdhYR5HzFWBhLJZk/D9384Q+f
MEY8dcsOo4u/104MKfg=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
sDDnpOiY8qQFyqt0/Vc0Cy6CVCm59hx0V5a04qI3yLWEaKpVT276WDNy1pMqUv6QI6/Wji8AdCjb
5gFbzaJUfIIa/4rKU7I7W6qqurxxvFrVmAfUnfwRXHmUXLxRUALkoQ6Whv0LXN0U7LUMFdsjORy1
DX9NyIGmsPO58rk4f/ewWi0pvPJfU9jkckY8Kw8lDsvhHVMTup/HBkPfmGz9vUOVz5dh1GDHfnZ8
wUW8le4D+ZNnM2PTJ60J6ysja21/6n11xveqC5GrTaqcBgrsZ+K+UgE58R9Fr7mYN3RWhBJmvEBa
tcxQUSwuHM2/LfLOeT8VrnLldNNtSVRpmQiu7g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
P030LMx1sYOP33sWLvARAYscgy6sBwn6MDTra3kCgC4hLTRwMzLnP8BUtVvgx7m3msi2waH2IZoU
jGnu96op7DguX371eeM92VsbBt6Xks92RQz22ZSv4AVJsOiqJsuniAV6pv9ELZ7DnAyD7l4A2Eqo
ebSQ+37BEXE8tfNaUQs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Yel1Q+ul/F3v+lL8D8EYh1gKXKtLKVKLu+HM3dCSx7PgD4HQj5ygUt53p/REhGkvhSdmYsJxoWPU
Kbnbm+focJf8HRQY1PEFc6/GH2DgF1irR+HVET8rQrby74VTag4KB15jFmFGs/GIBQ5Q0KODIgHE
91TiIpj/XbCZ0Qzc/LSDN1UczXB6X1mvq2H2Y/WBT2apGkcquTur16WlfOuZxqLXO8ujkonQdDrT
l6EaE8xmhfqyj7AtzVlxa+7VMF7BaPui4A3diBsaeYGuB25F3reEXP/yZVHc4DHbvvOg7T8Q9cnm
8ED3ONvRourVpvQPctMyM3m9sc3c8m8xyUDshA==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6752)
`protect data_block
jiZpktHhbkK/bW41mPO2zL3fjLyEJLiwoJ/n1oV0fE6JD/KWdKqh1uDQRaEZoVIFKfeZtkEVVVrR
QiTNyLwtNIdF8WgvbUhW7/kzEvqZkEeZZlavMZla3ISLzZ+gKSrFjoB7zDJCyWOB9fbVoh2Dg7dc
/GetPto2AL/IRcN/H4BfqTecmE+9kM07w1jgNG12tQw8BJAKA7BCmgOuO+/2Qkbe/efswvXYMF9u
w1layAdl8zuBA3Ds1TrXuTlOlO4xI1Ev1b5TlwZkbuLRN7aZiIDOM66vNhYCdaJwyppefPvRrgoh
qGLLFbqi9+aT9SeX+gm8wREFiMI3QZKoOmFQbcJp4JY38TX3KBisxhxE7yMfOladCNzKQickfcVT
hPLW0SQFML6P04kGIyUNkMWhVjJYLTkN9+UbVe9MRo9GGksvmQD++f2XwzJBu1UZNWxfsMr+iG07
/OJlaD0itTTnVRHS0Bco5VpmSlJClQBc/ETUy1xnrpqaDuqOgig+/+eLFQ1H14jvm8XSV/xkNZCx
sUJcl0ozWXbNdIlH64EF6uSuYo5xfbbqAXcvUcvGNsIQtQRKzSXsgIwtrPs+qHfzj03qvLeX4iqE
hXGHiVJ9Zv17OAma8p3USl+mqfVAV/5UzaDT1jK9GaZF96hxp4peljpOGmK6Qd77twuDZRFKE2uE
/oJeowLQBG2qZKwZcGG4OPmAJ3IvCklmQro5ouKNIjtwWGQpmiSLqJJAzRMJaBt6hmmDy8Tlpuez
h38JtKnAIlpNfBvCrYm6YX6WKZWa6uzJJ4GE/54RSsLoe1xo6XCRMda7qaU1pqGaClUJa6YC6O9r
m2vj2AEcXgUbfCseppsAgfiMGG6xtGq1P3L3ErgJrKDNNJGXAdEHiI6CdVGzsRI9iy/01g7hBUfz
Pqy1qHZXCYrkLb5XRAwCqUQYN5wzb+I/KV1wf8dY7L4rpPhpSf4eOP4AJwC0NLk/IUOnNotmE2b7
/dS9zHhd7gHLh8oULhnHR1jUFIQ1RRmQl8yka5wluBPfmC3jhgVt74JCl25fQ6Lmr4Gt/h9Ufgw8
plZIyUhNBk0i0deI0sb1baFOWHBZR5dkA8OJgrJRzIZtqR28j6LxyDh7UvP5syspw9ywCQPe9nks
tpUPRfPIj0Z7T7QEXqWGeV8I1J+RKbRxzIFLqt2tqT3nCGsb4n3KPkPmibkAfppwiyPx/RvXMNC+
wWTrVunnOkmutWYLb3PmSrdL/NbE1+iIk/kXzKqzgWog6a95lE1HQv4DZJzoNDWtWkswPeIX7MG8
chHI+lhke7tJeEDPvU5svC85OoMh1YsljGA+2wjCb9IBsbWs0mNKhBDTD6Xy74AHNV+Ih5a45Wa9
ofwI2EUlZ79kDe6paG5uQ4mhnrMy4+Qytqcnn26ZE7fjqMtMy2Lxzggssi//x3LAeb94DApxCmdq
fbu7bGZGY4KcFC+mZU1tobR7d0dFMyK104yzynQx+9jfEAJrlZcz2RsldELO295TCofaqPnjdD/7
QXqz0X4ZnGpdsnlv1G1czABz7XsS5Ed0XdLjdCQgkeRV4Hm3I81IhraJ88MPjTsSJ60TGw2A+L/+
b1XVeOMVqDIeO75gW9z98UgCPMwU+SP8WD/e2kByLfbxR/KDT0nb40fxx2tS/6wgcTP7J/1Jq1ru
6BaLzTyet1J0TvORBr4LosFcVXdidiSwWKhprqCuJLZ/oyZtRtDcNpSv4wRwXWXL4oeRkW8FSCmN
6Nte0jWHGmAs7+7vAz7QENzuoU0oSc5SivA85ESf5SYdQoXYbFbFJWrDdm3sBJncXMvcXFTDAkzA
965DU0+GHRjQTh/nMFcWeRH+xeLUukEoKaCEcgEhZENA2VJgvoNvT8qv7UTIEnVzurBpXlIEboh8
SzImei/NX1bHNsEkTh5ErmsvYhjW+FfGVlTpE/w8GhvQAEQxr14a+ZACwn28Xrn4vRxlrsm/pLt1
9KWWLs8ANsl15DE3BJ/cS+d0w45AYZK81L8d8an3TAyK0IO920Etzpzq9aiZvEuA24gZxp4nBbC4
USspzPD41ng+xEs8NSh9DsAd6sn9zdFn0YpK/Q6+ysJfkEuj0w3Gy8Va/8KGKZTLOq0SGJO+fMbS
hxLiAurs5TnYfHpUIm7UCsvu8hFbsOONcLk9gJTSYzYF69eBsSGYOVw/BClQv5EOLMN0XTs2NZHv
kCm+KSQxHOw5OVtU/AftVetUCnSBh1muyVRKD6mJkpziz/Lqr9L2ysFaOKM1yi/HoaOEZRjXLkEk
sL3QuduokmDztHG8eEnu02yFOEahay1DfNqmaP70jyAlFYTgxucZltOKk0JA7yyK3r6iQ3Oc3ROZ
2yKyVFL+0dBC0wKK5aDS3TkcAokhwpQ33zhqYbopo7j1Goqfb2zMaYNUfnuytayx2orjcQe8FMwz
yZLumWDHmfcpkbfqoF+mPbAofZhoIH5EBPPwu/KdvZob3WRGb+dvP+8tmSn0WLGuj18UBF/dq9Gq
i7ZhEBAsbwBd87fBb8tpx07Dyj77f3j0DIhaQU/Huyx0KIdDlnCvydIM08mMKmBTQCzw2BHfSu1r
NVt03g1kVPbTt5Y4kII1cyU+xWbxMnE/Zsz/DuJ0qkqTNIJ3Cj3ycN4zRI14bq6rz0gCqQBRDdwO
Tp+zxjTsEbkziS3ucpwX7XOuGQldLTv26QDAiPsILcSdwCM/vYz3GkgQ1PG7r6j5f4cB5lIMbSiy
hE7F65dnrv3+HrONmvwgl9L4ASDNo6T8KNtSiu0fs+bhzH5UQe9zmnrzMYGvC7abUjpg3EDNuMib
bupxqQRULM8NGat37UEsz1M9KawkX2Ho43X/925mkDMr+3bJjKkILvxLtLluOUv3W67s6qwue2Rl
OinioGS5fNvgC2n6YEoVysn8dsJ+lrlRvzFtKlE/E8kiV1vhizzcIFB8BiOv2hGHY7GyP8P5wRhS
460/iZTTfNX/R16wy7+TxKAJdpw03jgS7T32qnVZzhxDrEWRAj+1tCcVTl9kQqmb1renHWQOPGA+
/0kjTPrzUPfklit3VpYKoeOlnsut+DL90bYn3Xwm1JC1Ol8/QNKC0/qNR2BaVbJwPy6fyd3PK0Zs
ODQMgzT2tECXuxRKz1F2u8PMXNq9gKYxi7URo/p0n6RH/n2Gk62gKhm/QT73tM8cYXZdGGkaAn75
GIJjvJnZLZNhLTerBNGViaCvZp1QNJBaPBS9Kfk612K9kxJdZAQzFsQFBQtQ9wCGGK5AnEkzhP9i
Kz68c8OUAbb6DUXd28rOTIbOMtjLvpB62DPNi5r9rrOqrg+iuRXWy/HRZS+hG3Jr4/azOEqAThFP
I79beZWtXDA1SUSvfXslVnUySw6Nec8pgBVfd72zuuAlG58/m8YU7aTsEU1VkI/xQEXH5DR5Qatj
q6Ve9M+6xCtNlkpDdqeCtJHR/Mev3iHMsTiQkSMwcc7HPeKjw6RELym4AoOGj6Hlpf/zdg6F1F/3
ZXRAVWk6ZZ1DUFQG1uWBc7HhS/kOvIvADiizujqfP8U/DWgTqjTwRkSpn3mSWaUW8dgfWFl3oq6J
wc2XGwTXTtkGv7TDHStXuBxJBcAeZT4Nv6coczJVnrlon9Qj3g8po3AEiTLaWgkKG6E4lIq4zS5O
ihFuzI2aNWtasdK6oI9Mn6LRREymNmhdGeBGAEwSsV9A0f+f9SEVjek+6rmRtrc0PHroaGneZOHn
ewHdleC92wOfSSif76k5ZWMucfev8ONknJuAeK8m4ihF8kQGUE80SSKz9MDLHUWuD8wtYzVm6vq1
J/GwnqcwYuVbLkPBvMfQTIBYrti29/pHQugvT1K10nXQdn2d9nHX9cpo5dwnkDuhFgIK0ddN8jXU
E/zOS/bw/fxoIZKXhcTAoHpVe2Z5xiwtDSWObZ+2Iw6a2WZlFgmpgPwWtxCfA6r72wJULUBH7yKe
RGuh327izg4PgnY9ZEXsxZlxJufJPFAWPxoWNi6gZ4I1dUPNrr4wOARiAoy7P3R1+h5KXJcuu0l/
8+GfSML+OeLF1sSAB80qVQWQzdkxga3ehzhvNn8zQwIYnohQJxeIJVClv6FkwMdAWRJWSde0W3+l
BOMMWPIJ4oxIrWYADQBihTMd7UkN/+vQMrhfhfhlMtYz3dxngS3JZhaZ6jOqA//2kU0WArH1hfRZ
8FejjsD8qVNUKnfJS6dkZMB1L8g9x2vx2n6UpwJ5WcqhhOB7hZCfiE2sWfK7zPhVHHk6tN/S/8qP
MKfgcTyVmM8gt8VX0//+1GdPGHBkOJqgfJEHC4XEzlU/Rm/JAs5o/6yliO92NXMoCm4+OuUVPmzI
3nT8x1gZ9hEsHttEpVi4KcsYmtWt9Lq8KCflGgxCnk48iLZ0erQzZJY+sd02VGgZ19iPZeGZ2CLK
1QWimx5Orh4ejC/aFt5UoOaJRz+sByo5Fhr216d4wEYnvO+CkQAFr4c+7a1Csy4hWC/yzUfZrgIG
6ZIMk/ctIE1LpPbt35hF/TAk9fAwQ+UpCc2LP/c8sK23edxLl6N5UrLxsyibKFVaPm5RroFH1E0i
DSBhal5hV57SA7ToJrN70ei/GlkDhchsWglD4Mv238Mi5o4+ggtsWk3ns0XUy9+R/cnGDqzM4sVR
sVHjTMIdNjAdAEhAYgelFrMHxhHJLJj21Ik7u2pcajFCZYefZN0eBlVAkfgeiVN08q9hyJjoQ68d
3UAkG1Ekby0/SBQE0YlJuFxKwS5J2TZDFH/m/1nSpwi+m3axHGPSBw6zxkRnutIT4x0YFR7phneK
XBxmdXYxBd+diqO4vNVlqz8XxaYsdEArt0EEOWow5HhhkU6ETyfG8fhQRJ78VOWHaXfR876/a1AK
Hcsuc6NSlEY00GQweYBqtAnqYLuOWPTAft9+yKInklah1m3F5kQ4cyfR6/wg6uA8YleCpEzByxwC
kChJY6W2kg5LO2WuTlp6Az2VWSvz/7QYndhwi+yCbieFNsUdHq8At85pALkk+A/Duhk77FeBgGDY
wjx1RYcq4e6g9njKb4DnGDrEASHs9ioBwcNM+RVKI/mUEUmXvUXwrE03PEKbKkFhMeHT/rrBEvvy
DMkKS4ULhQfLJGfU/EqJtOgB1eYKMePfj8O5S/7bPyANql5six9TazHJYnpvWHqZ6e4WkbchVJyp
waudIESKA2JZnYHaw1vp6hSgoHH7/djJcP5maC+zAnq7pXTRC20WUBBJndCFaaiYMIuyEh3i/sYu
ZkRYaTsmPdVOIIhym8yo9iykBcd+E1oGgMkrGQPH7w8nag0IPyK9qGBgW+UPjPr2YygXlh/3GzvT
mnkdrXaMHc4jRxVuiYRX4MrIpXnGmzPTFtm32chPgrvuK52iBXcLbC1FWMD6fhGcNSitukKK+h+L
gu25lBMltdBNVyvCYsWvY9R4ziq9rVxRqhzCv4gR13z1Z4cNxpcIZBWwgxgJPbf4GSQrOCRSY8dx
brIJqrnC8v6o4VpS26LsYp10MJ7FySD3oZqIAw8HWYdkdaz59L0rWgAchROpWP693lA74sSg15gh
+80Lmn+zzsM4IKOi/WOulJ6ipleOY3GME+W5U5lZ00aN1BtbbZAdKQE0bpjso2F4UQmku9eHrfJX
x6bT0DMC6iOmcU0IMZnjKj4dKIzpE26tj/zCDWzfgI4bQBbKVKb+blWvFNz6v2fAbc99RjN3EfQ+
sDBxBF8mITsenhWHJHNJrjqD0LOAiUrz+1wY4mBwn8Heb/P0nj1ULFXrmADcwnYdUCcHYTrUZETx
2P+ehc9klXKOfqMjvp6NjxTKXSLqx32yMfdQfu5Yq0VLTQSuP9uQS8L8IFagjIwLb7J/bwGqss//
XdnAT7oRb+3axqHvs4X0arvFpztSJkfLDP6U3KyP3qtOVbpU2owl1YYUKR7oEEjigYHFtPHh8Mh7
fM/ALzMkMPAjHJ/5eTwXfJL/ZtdZ2P3dSf721Alt0QiRaju9elribI7NQONJU3Y2N+GK7lN1oevq
xuxKBtbwk8S92IU5h9eZHu6+/uUcmLBiKnk2ueSoHqj8fBMkIPHLpV6CgiP/sKcNauy0WnUj1m61
UAXkOzDE7QMhUj3x49OHvpeNy3KhcJymgsWWp39ZvNefyo2No7NKS3NRvofDn3egyUp1br8NiGDH
IkMBVbDQltYVwmteigwPctVlv9xqttlRw14MP1oKqgEsfGSuIjihu70o2PzP9c/SgzJNQcwX/QAD
3Eq7SkEJpOLa8mzoNDqd8D8BdoPTc9hgn6+vbvFdVsa77VTxE5h9P7fk490dQ9J08DpaJGOeJuAg
LB6cLStzusEOCufRkkOVbBiaCQeGyaDIKhkNkILJCuZQGeHbcLDCUBeZHOtM5Tu0VKVbklTPSciW
xWFPYro9Xo5c8mTh5aNyz34MqvgNAE3RzdxA+qYi2gzkcLe6T4RDQfHu8so+lTCZH1T6MpdFl7m9
Okb1M+9JGDrcT6o80e3FTMa7Kh4XeyKWmvtQugFBFr1RqGXZcUz3c3+pJtd5pwry1MHB0diTeNoF
VkJVpTDaT+HmH6EEAOmv4M/gP52wtixB2uVL5k3eOvb9o0Dl7TdeZ1yyA/SubWDpLleA2kDR68OU
SDowAofclDQElrhpWUJ3ynQVY5aq5E1Y6mmlqD+SaiZ3+y42kPov4ufQcdwugPFX09wBbsfcBf/3
dVTlEXU4RAx2ymo8W9N3cc4b+FTmd214ObzSg2zrbchYBHDKpfnK1DcGnrF3X5L4FXa+rT9PJ8t+
uQZFj8gOWH68I/XpJY/KXHoxjgk+H6+IQviEDhB+InRaPGdOUu6MTbHqyj8F4AabqrY7g7psIXsc
Oq+jL8Saxz5k6DiKzsn2AKHtBqMtImPWx7TgfqgvQtANE9ikYEFkLiANZWCpBan7GBZp9Rl8bMOa
vnviGVqmEEbgbCBB1Luvfldbni4ARv+c0RdrphLSPGqWdDnaSN4909Mv5/xNAYficRmcpF/tqZZ+
m8cQ1GMX8a9McrISou7JhfUDS+O9FG10UIrmN0HLahEbqBIb/TNz+38WfnWqE39d/bSBA3USt6zB
A2zjgul77WLhd+NObMU6pgFr1j5B71p2Zej9iCeah1ymCPybYQSY4IhSZpj7tvCChGgHiSTghX50
WIYczk3nhI9EItB4kb9EWyzE+q716lVqyQCXc+bLoIyP0XZoRzg8A39MsAiKoRZKnE81BZizsqSK
R47GfCIDHzTOCzdBLtd8091810qWiWs6OyzTuGes4lRcdDdoXAFkHYNZb6qNePdcy1swlBD50eIn
RzM5bBvNWKlRnwiB8uJgU555HSTMdL5g58qu9OHcvKn4xKqtr7em/AfFkCPPLCeSxtvvlePl/QB0
JhziUYWVyojhcqSVVG3yWfzt93aE3D7DxgM1JS2EpFOTfH2ljy43zJwx6GRyhiXgaQtMGV98lyR3
d3irA2q61rj2cI7Ge1RQKrMcE3oXHn83eOFkI4E+IX2KH5WecQoh5IxxagOCF5l3Ujy6MpgETWsl
U7eJ1Wy/DQyLFKHGxNOklagmTfuAJFUt/q1+c5AAVBvkexvBY70M9ERbMTmed3Rk0HWXlso8Kac1
tb9UCSpv7WavZpsq4L2NJot0wNieJEYlMtKdJ88Y9VryXeTbet6fTKGoPn/hSoxhatjMsWGpOvZ3
pgttrfynER7TUQ5qzSbg0s5MEXUtMWGfuir4Kv7wG7Mv7K7cgVNi0+8JJR4dZEAz/Wx1ovim0siu
QiH+Ex314uq3cZGt+7H4tGSHINGYVBXO8u4jzU89HBfL55+7In+Kjrazktu/m57dAIkfBA8xCReW
UUF0p+IxrXiuxvFgk0vIDL3koquIn4FRG0OuCWCY4MRmoeJ05F4InDfVnwqfLKrhJoebEN02NPjy
TuK/cQAFNDmrEOibeT4V5Ojn8JUNb5R1fAXpxdlRKHBBSfsoiV4pTnCvz//ug4axRQlbPwtkJsSI
KtUXyW6wphwXQYE79zdaB9o3e8bwpseF9NelOYSjM7KM4FNuj/Rm4BYthg38y1pN6gPhMLX+3u0Z
ZtzOwn9E1knbwH+TTHcwFY2i1+r06GHHM5Eq5Sihqi4zHrgoUrWJ44DLfRWKngBt9e4zuJVLjO9F
DXLSZeCLJa+nNOmi+kCbCyV+xSPG1XQDUnT5was/LtmTciVPBUnin1XQoglZgx5aod5v/BlK6QKG
DyfhClRqBGRdW8U/1niV2K/P71uPG/IZllbkK4XPV66kefeWy4vHujvrq6BNMphnWAL7sqH0HFs2
hJL2Z/QVfLEtvCxkYntqXLqJKJVnwUAj4MOOJYKMhSMhBIeZcpSPvINAVPbh/P1dMBli2jy9h2Qe
m3eRatWIrR0uIAQlrAUP4wMtg6YyrqxS+vynEBzrlMLK2dL0DhKkQqGIDzaXmFMxtKfTIO9s65Gl
u1w1TNQzF/4zL34N5dPgbkOCEx/jVVmim+ka5OJdSi9MkkdrxEpBMfulo1YCnNbU6udWyooxJ2el
ilN7QYBgOLC4/EdUYA4UIvP68e9CUHU8EsstnXsVW56LdPiM+iK6/LrA3K/jXqOz9FBJVABvrYpO
0WtXmKd8U2bOB3voNlygYy8X4sFZOimma5I/LU85KpjUYsfFc1TacW5jWN8n0b4j3GMC9bjtYO7j
jKi6+JyK5ZZfAx99xEy9+0rKEWp1mM0XPZuQf7dOL1Sm036TB2tqO79zK9nbUUSzLuypm/lfH6Zd
dLlXx0aytz3IfSfCvqLWbfmRq8N07+/9jFexSpiS5ntG21hS7CKgeuk3eTdlqurd4MKo/KN3kKGs
BVqlxIpkCZEU44FmmR6+2SBfdPkfAvgX/hQDZ2Z2yrWvBDY1npeeOJwQ2G/xlPEc7WGTpIUB82yy
2vjXxb6yP6vwSHSidb8QFomkRVkir2ATGId0ZeJWKbf9T3LEJpKIRevnAr58LpXUw6ABW9ktGXtD
OP+IE3FKC6M8qA2Rxd/wbzLPTc8rHDZLh64=
`protect end_protected
|
-- $Id: rlink_core.vhd 1181 2019-07-08 17:00:50Z mueller $
-- SPDX-License-Identifier: GPL-3.0-or-later
-- Copyright 2007-2017 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
------------------------------------------------------------------------------
-- Module Name: rlink_core - syn
-- Description: rlink core with 9bit interface (with rlmon+rbmon)
--
-- Dependencies: memlib/ram_2swsr_rfirst_gen
-- memlib/fifo_1c_dram
-- comlib/crc16
-- rb_sel
-- rb_sres_or_2
-- rlink_mon_sb [sim only]
-- rbus/rb_mon_sb [sim only]
--
-- Test bench: tb/tb_rlink_direct
-- tb/tb_rlink_serport
-- tb/tb_rlink_tba_ttcombo
--
-- Target Devices: generic
-- Tool versions: ise 8.2-14.7; viv 2014.4-2017.1; ghdl 0.18-0.34
--
-- Synthesized (xst):
-- Date Rev ise Target flop lutl lutm slic t peri
-- 2017-05-01 892 14.7 131013 xc6slx16-2 298 709 20 226 s 7.3
-- 2016-08-21 799 14.7 131013 xc6slx16-2 297 717 20 227 s 7.2 ?incr?
-- 2015-12-26 718 14.7 131013 xc6slx16-2 312 460 16 150 s 7.0 ver 4.1
-- 2014-12-20 614 14.7 131013 xc6slx16-2 310 453 16 146 s 6.8 ver 4.0
-- 2014-08-13 581 14.7 131013 xc6slx16-2 160 230 0 73 s 6.0 ver 3.0
-- 2014-08-13 581 14.7 131013 xc3s1000-4 160 358 0 221 s 8.9 ver 3.0
--
-- Revision History:
-- Date Rev Version Comment
-- 2017-05-01 892 4.2 BUGFIX: correct re-transmit after nak aborts
-- 2016-08-18 799 4.1.3 remove 'assert false' from report statements
-- 2016-05-22 767 4.1.2 don't init N_REGS (vivado fix for fsm inference)
-- 2015-12-26 718 4.1.1 add proc_sres: strip 'x' from RB_SRES.dout
-- 2014-12-21 617 4.1 use stat(_rbf_rbtout) to signal rbus timeout
-- 2014-12-20 614 4.0 largely rewritten; 2 FSMs; v3 protocol; 4 bit STAT
-- 2014-08-15 583 3.5 rb_mreq addr now 16 bit; add s_rxaddrl state
-- 2011-11-19 427 3.1.3 now numeric_std clean
-- 2010-12-25 348 3.1.2 drop RL_FLUSH support, add RL_MONI for rlink_core;
-- 2010-12-24 347 3.1.1 rename: CP_*->RL->*
-- 2010-12-22 346 3.1 wblk dcrc error: send nak, transit to s_error now;
-- rename stat flags: [cd]crc->[cd]err, ioto->rbnak,
-- ioerr->rberr; '111' cmd now aborts via s_txnak and
-- sets cerr flag; set [cd]err on eop/nak aborts;
-- 2010-12-04 343 3.0 renamed rri_ -> rlink_; rbus V3 interface: use now
-- aval,re,we; add new states: s_rstart, s_wstart
-- 2010-06-20 308 2.6 use rbinit,rbreq,rbwe state flops to drive rb_mreq;
-- now nak on reserved cmd 111; use do_comma_abort();
-- 2010-06-18 306 2.5.1 rename rbus data fields to _rbf_
-- 2010-06-06 302 2.5 use sop/eop framing instead of soc+chaining
-- 2010-06-03 299 2.1.2 drop unneeded unsigned casts; change init encoding
-- 2010-05-02 287 2.1.1 ren CE_XSEC->CE_INT,RP_STAT->RB_STAT,AP_LAM->RB_LAM
-- drop RP_IINT signal from interfaces
-- 2010-04-03 274 2.1 add CP_FLUSH output
-- 2009-07-12 233 2.0.1 remove snoopers
-- 2008-08-24 162 2.0 with new rb_mreq/rb_sres interface
-- 2008-03-02 121 1.1.1 comment out snoopers
-- 2007-11-24 98 1.1 new internal init handling (addr=11111111)
-- 2007-10-12 88 1.0.1 avoid ieee.std_logic_unsigned, use cast to unsigned
-- 2007-09-15 82 1.0 Initial version, fully functional
-- 2007-06-17 58 0.5 First preliminary version
------------------------------------------------------------------------------
-- 7 supported commands:
-- nak aborts to _txnak are indicated as [nak:<nakcode>]
-- commands to rbus engine are indicated as [bcmd:<bfunc>]
--
-- 000 read reg (rreg):
-- rx: cmd al ah ccrcl ccrch
-- tx: cmd dl dh stat crcl crch
-- seq: _rxcmd _rxaddrl _rxaddrh
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _rstart[bcmd:rblk] {_txdat}*
-- _txstat _txcrcl[nak:rtovfl] -> _txcrch -> _rxcmd
--
-- 001 read blk (rblk):
-- rx: cmd al ah cl ch ccrcl ccrch
-- tx: cmd cnt dl dh ... dcl dch stat crcl crch
-- seq: _rxcmd _rxaddrl _rxaddrh _rxcntl _rxcnth
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _txcntl _txcnth _rstart[bcmd:rblk] {_txdat}* _txdcntl _txdcnth
-- _txstat _txcrcl[nak:rtovfl] -> _txcrch -> _rxcmd
--
-- 010 write reg (wreg):
-- rx: cmd al ah dl dh ccrcl ccrch
-- tx: cmd stat crcl crch
-- seq: _rxcmd _rxaddrl _rxaddrh _rxdatl _rxdath
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _txcmd[bcmd:wblk] _wwait0
-- _txstat _txcrcl[nak:rtovfl] -> _txcrch -> _rxcmd
--
-- 011 write blk (wblk):
-- rx: cmd al ah cnt ccrcl ccrch dl dh ... dcrcl dcrch
-- tx: cmd dcl dch stat crcl crch
-- seq: _rxcmd _rxaddrl _rxaddrh _rxcntl _rxcnth
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _wblk {_rxwblk}* _rxdcrc[nak:dcrc,rtwblk]
-- _wblk0 _wblk1 _wblk2[bcmd:wblk] {_wblkl _wblkh}*
-- _wwait0 _wwait1 _txdcntl _txdcnth
-- _txstat _txcrcl[nak:rtovfl] -> _txcrch -> _rxcmd
--
-- 100 list abort (labo):
-- rx: cmd ccrcl ccrch
-- tx: cmd babo stat crcl crch
-- seq: _rxcmd
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _txlabo
-- _txstat_txcrcl[nak:rtovfl] -> _txcrch -> [_rxcmd|_rxeop]
--
-- 101 read attn (attn):
-- rx: cmd ccrcl ccrch
-- tx: cmd dl dh stat crcl crch
-- seq: _rxcmd
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd
-- _attn _txcntl _txcnth
-- _txstat _txcrcl[nak:rtovfl] -> _txcrch -> _rxcmd
--
-- 110 write init (init):
-- rx: cmd al ah dl dh ccrcl ccrch
-- tx: cmd stat crcl crch
-- seq: _rxcmd _rxaddrl _rxaddrh _rxdatl _rxdath
-- _rxccrcl[nak:ccrc] _rxccrch[nak:ccrc] _txcmd[bcmd:init]
-- _txstat _txcrc[nak:rtovfl] -> _rxcmd
--
-- 111 is currently not a legal command and causes a nak
-- seq: _txnak
--
-- The different rbus cycle types are encoded as:
--
-- init aval re we
-- 0 0 0 0 idle
-- 0 1 1 0 read
-- 0 1 0 1 write
-- 1 0 0 0 init
-- 0 0 1 0 not allowed
-- 0 0 0 1 not allowed
-- 1 0 0 1 not allowed
-- 1 0 1 0 not allowed
-- * * 1 1 not allowed
-- 1 1 * * not allowed
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.slvtypes.all;
use work.memlib.all;
use work.comlib.all;
use work.rblib.all;
use work.rlinklib.all;
entity rlink_core is -- rlink core with 9bit interface
generic (
BTOWIDTH : positive := 5; -- rbus timeout counter width
RTAWIDTH : positive := 12; -- retransmit buffer address width
SYSID : slv32 := (others=>'0'); -- rlink system id
ENAPIN_RLMON : integer := -1; -- SB_CNTL for rlmon (-1=none)
ENAPIN_RBMON : integer := -1); -- SB_CNTL for rbmon (-1=none)
port (
CLK : in slbit; -- clock
CE_INT : in slbit := '0'; -- rri ato time unit clock enable
RESET : in slbit; -- reset
RL_DI : in slv9; -- rlink 9b: data in
RL_ENA : in slbit; -- rlink 9b: data enable
RL_BUSY : out slbit; -- rlink 9b: data busy
RL_DO : out slv9; -- rlink 9b: data out
RL_VAL : out slbit; -- rlink 9b: data valid
RL_HOLD : in slbit; -- rlink 9b: data hold
RL_MONI : out rl_moni_type; -- rlink: monitor port
RB_MREQ : out rb_mreq_type; -- rbus: request
RB_SRES : in rb_sres_type; -- rbus: response
RB_LAM : in slv16; -- rbus: look at me
RB_STAT : in slv4 -- rbus: status flags
);
attribute fsm_encoding : string;
attribute fsm_encoding of rlink_core : entity is "one-hot";
end entity rlink_core;
architecture syn of rlink_core is
-- core config registers (top 4 in rbus space)
constant rbaddr : slv16 := x"fffc"; -- fffc/4: 1111 1111 1111 11xx
constant rbaddr_cntl : slv2 := "11"; -- cntl address offset
constant rbaddr_stat : slv2 := "10"; -- stat address offset
constant rbaddr_id1 : slv2 := "01"; -- id1 address offset
constant rbaddr_id0 : slv2 := "00"; -- id0 address offset
constant d_f_cflag : integer := 8; -- d9: comma flag
subtype d_f_ctyp is integer range 2 downto 0; -- d9: comma type
subtype d_f_data is integer range 7 downto 0; -- d9: data field
subtype f_byte1 is integer range 15 downto 8;
subtype f_byte0 is integer range 7 downto 0;
constant cntl_rbf_anena : integer := 15; -- anena flag
constant cntl_rbf_atoena : integer := 14; -- atoena flag
subtype cntl_rbf_atoval is integer range 7 downto 0; -- atoval value
subtype stat_rbf_lcmd is integer range 15 downto 8; -- lcmd
constant stat_rbf_babo : integer := 7; -- block abort flag
constant stat_rbf_arpend : integer := 6; -- attn read pend
subtype stat_rbf_rbsize is integer range 2 downto 0; -- rbuf size
-- following 4 constants can derived from c_rlink_dat_sop,...
-- defined directly here to work around a ghdl bug
constant c_sop : slv3 := "000";
constant c_eop : slv3 := "001";
constant c_nak : slv3 := "010";
constant c_attn : slv3 := "011";
constant c_bcmd_stat : slv2 := "00";
constant c_bcmd_init : slv2 := "01";
constant c_bcmd_rblk : slv2 := "10";
constant c_bcmd_wblk : slv2 := "11";
constant cntawidth : positive := RTAWIDTH-1; -- cnt is word count
subtype cnt_f_dat is integer range cntawidth-1 downto 0; -- cnt data
-- link FSM states and state vector ----------------------------------------
type lstate_type is (
sl_idle, -- sl_idle: wait for sop
sl_txanot, -- sl_txanot: send attn notify
sl_txsop, -- sl_txsop: send sop
sl_txnak, -- sl_txnak: send nak
sl_txnakcode, -- sl_txnakcode: send nakcode
sl_txrtbuf, -- sl_txrtbuf: send rtbuf
sl_txeop, -- sl_txeop: send eop
sl_rxeop, -- sl_rxeop: wait for eop
sl_rxcmd, -- sl_rxcmd: wait for cmd
sl_rxaddrl, -- sl_rxaddrl: wait for addr low
sl_rxaddrh, -- sl_rxaddrh: wait for addr high
sl_rxdatl, -- sl_rxdatl: wait for data low
sl_rxdath, -- sl_rxdath: wait for data high
sl_rxcntl, -- sl_rxcntl: wait for count low
sl_rxcnth, -- sl_rxcnth: wait for count low
sl_rxccrcl, -- sl_rxccrcl: wait for command crc low
sl_rxccrch, -- sl_rxccrcl: wait for command crc high
sl_txcmd, -- sl_txcmd: send cmd
sl_txcntl, -- sl_txcntl: send cnt lsb
sl_txcnth, -- sl_txcnth: send cnt msb
sl_rstart, -- sl_rstart: start rreg or rblk
sl_txdat, -- sl_txdat: send data
sl_wblk, -- sl_wblk: setup rx wblk data
sl_rxwblk, -- sl_rxwblk: wait for wblk data
sl_rxdcrcl, -- sl_rxdcrcl: wait for data crc low
sl_rxdcrch, -- sl_rxdcrch: wait for data crc high
sl_wblk0, -- sl_wblk0: start wblk pipe
sl_wblk1, -- sl_wblk1: start wblk data lsb
sl_wblk2, -- sl_wblk2: start wblk data msb
sl_wblkl, -- sl_wblkl: wblk data lsb
sl_wblkh, -- sl_wblkh: wblk data msb
sl_wwait0, -- sl_wwait0: wait for wdone
sl_wwait1, -- sl_wwait1: wait for dcnt
sl_txdcntl, -- sl_txdcntl: send dcnt lsb
sl_txdcnth, -- sl_txdcnth: send dcnt lsb
sl_txlabo, -- sl_txlabo: send labo flag
sl_attn, -- sl_attn: handle attention flags
sl_txstat, -- sl_txstat: send status
sl_txcrcl, -- sl_txcrcl: send crc low
sl_txcrch -- sl_txcrch: send crc high
);
type lregs_type is record
state : lstate_type; -- state
rcmd : slv8; -- received command
lcmd : slv8; -- last command
addr : slv16; -- rbus register address
din : slv16; -- rbus input data
cnt : slv16; -- block transfer count
bcnt : slv(RTAWIDTH-1 downto 0); -- blk counter (byte and word)
attn : slv16; -- attn mask
anreq : slbit; -- attn notify request
anact : slbit; -- attn notify active
arpend : slbit; -- attn read pending
atocnt : slv8; -- attn timeout counter
babo : slbit; -- last blk aborted
nakdone : slbit; -- nak done
nakcode : slv3; -- nak code
cmdseen : slbit; -- 1st command seen
doretra : slbit; -- do a retransmit
dinl : slv8; -- din lsb for wblk pipeline
rtaddra : slv(RTAWIDTH-1 downto 0); -- rtbuf port a addr (write pointer)
rtaddra_red : slbit; -- rtaddra red (at max)
rtaddra_bad : slbit; -- rtaddra bad (inc beyond max)
rtaddra_zero : slbit; -- rtaddra was 0 in last cycle
rtaddrb : slv(RTAWIDTH-1 downto 0); -- rtbuf port b addr (aux pointer)
rtaddrb_red : slbit; -- rtaddrb red (at max)
rtaddrb_bad : slbit; -- rtaddrb bad (inc beyond max)
moneop : slbit; -- rl_moni: eop send pulse
monattn : slbit; -- rl_moni: attn send pulse
end record lregs_type;
constant bcnt_zero : slv(RTAWIDTH-1 downto 0) := (others=>'0');
constant rtaddr_zero : slv(RTAWIDTH-1 downto 0) := (others=>'0');
constant rtaddr_tred : slv(RTAWIDTH-1 downto 0) := (0=>'0', others=>'1');
constant lregs_init : lregs_type := (
sl_idle, -- state
(others=>'0'), -- rcmd
(others=>'1'), -- lcmd
(others=>'0'), -- addr
(others=>'0'), -- din
(others=>'0'), -- cnt
bcnt_zero, -- bcnt
(others=>'0'), -- attn
'0','0','0', -- anreq,anact,arpend
(others=>'0'), -- atocnt
'0', -- babo
'0', -- nakdone
(others=>'0'), -- nakcode
'0','0', -- cmdseen,doretra
(others=>'0'), -- dinl
rtaddr_zero, -- rtaddra
'0','0','0', -- rtaddra_(red|bad|zero)
rtaddr_zero, -- rtaddrb
'0','0', -- rtaddrb_(red,bad)
'0','0' -- moneop,monattn
);
-- bus FSM states and state vector -----------------------------------------
type bstate_type is (
sb_idle, -- sb_idle: wait for cmd
sb_rstart, -- sb_rstart: start rblk
sb_rreg0, -- sb_rreg0: rbus read cycle
sb_rreg1, -- sb_rreg1: send read data
sb_rwait, -- sb_rwait: wait for fifo
sb_rend, -- sb_rend: send last read data
sb_rabo0, -- sb_rabo0: rblk abort, lsb data
sb_rabo1, -- sb_rabo1: rblk abort, msb data
sb_wstart, -- sb_wstart: start wblk
sb_wreg0, -- sb_wreg0: rbus write cycle
sb_wreg1, -- sb_wreg1: wait write data
sb_wabo0, -- sb_wabo0: wblk abort, drop data
sb_wabo1 -- sb_wabo1: wblk abort, wait
);
type bregs_type is record
state : bstate_type; -- state
rbinit : slbit; -- rbus init signal
rbaval : slbit; -- rbus aval signal
rbre : slbit; -- rbus re signal
rbwe : slbit; -- rbus we signal
rbdout : slv16; -- rbus dout
rbtout: slbit; -- rbus timeout
rbnak: slbit; -- rbus no ack
rberr : slbit; -- rbus err bit set
blkabo : slbit; -- blk abort
cnt : slv(cntawidth-1 downto 0); -- word count for rblk and wblk
dcnt : slv(cntawidth-1 downto 0); -- done count for rblk and wblk
btocnt : slv(BTOWIDTH-1 downto 0); -- rbus timeout counter
dathpend : slbit; -- dat msb pending
wfifo : slbit; -- wait for fifo
stat : slv4; -- external status flags
end record bregs_type;
constant btocnt_init : slv(BTOWIDTH-1 downto 0) := (others=>'1');
constant cnt_zero : slv(cntawidth-1 downto 0) := (others=>'0');
constant bregs_init : bregs_type := (
sb_idle, -- state
'0','0','0','0', -- rbinit,rbaval,rbre,rbwe
(others=>'0'), -- rbdout
'0','0','0', -- rbtout,rbnak,rberr
'0', -- blkabo
cnt_zero, -- cnt
cnt_zero, -- dcnt
btocnt_init, -- btocnt
'0','0', -- dathpend,wfifo
(others=>'0') -- stat
);
-- config state regs --------------------------------------------------------
type cregs_type is record
anena : slbit; -- attn notification enable flag
atoena : slbit; -- attn timeout enable flag
atoval : slv8; -- attn timeout value
end record cregs_type;
constant cregs_init : cregs_type := (
'0','0', -- anena,atoena
(others=>'0') -- atoval
);
signal R_LREGS : lregs_type := lregs_init; -- state registers link FSM
signal N_LREGS : lregs_type; -- don't init (vivado fix for fsm infer)
signal R_BREGS : bregs_type := bregs_init; -- state registers bus FSM
signal N_BREGS : bregs_type; -- don't init (vivado fix for fsm infer)
signal R_CREGS : cregs_type := cregs_init; -- state registers config
signal N_CREGS : cregs_type := cregs_init; -- next value state regs config
signal RTBUF_ENB : slbit := '0';
signal RTBUF_WEA : slbit := '0';
signal RTBUF_WEB : slbit := '0';
signal RTBUF_DIA : slv8 := (others=>'0');
signal RTBUF_DIB : slv8 := (others=>'0');
signal RTBUF_DOB : slv8 := (others=>'0');
signal DOFIFO_DI : slv8 := (others=>'0');
signal DOFIFO_ENA : slbit := '0';
signal DOFIFO_DO : slv8 := (others=>'0');
signal DOFIFO_VAL : slbit := '0';
signal DOFIFO_HOLD : slbit := '0';
signal DOFIFO_SIZE : slv6 := (others=>'0');
signal CRC_RESET : slbit := '0';
signal ICRC_ENA : slbit := '0';
signal OCRC_ENA : slbit := '0';
signal ICRC_OUT : slv16 := (others=>'0');
signal OCRC_OUT : slv16 := (others=>'0');
signal OCRC_IN : slv8 := (others=>'0');
signal RBSEL : slbit := '0';
signal RB_MREQ_L : rb_mreq_type := rb_mreq_init; -- internal mreq
signal RB_SRES_CLEAN : rb_sres_type := rb_sres_init; -- cleaned rb_sres
signal RB_SRES_CONF : rb_sres_type := rb_sres_init; -- config sres
signal RB_SRES_TOT : rb_sres_type := rb_sres_init; -- total sres
signal RL_BUSY_L : slbit := '0';
signal RL_DO_L : slv9 := (others=>'0');
signal RL_VAL_L : slbit := '0';
signal L2B_GO : slbit := '0';
signal L2B_CMD : slv2 := (others=>'0');
signal B2L_WDONE : slbit := '0';
begin
-- allow 11 bit (1 x 18kbit BRAM) to 15 bit (8 x 36 kbit BRAMs)
assert RTAWIDTH>=11 and RTAWIDTH<=14
report "assert(RTAWIDTH>=11 and RTAWIDTH<=15): unsupported RTAWIDTH"
severity failure;
RTBUF : ram_2swsr_rfirst_gen
generic map (
AWIDTH => RTAWIDTH,
DWIDTH => 8)
port map (
CLKA => CLK,
CLKB => CLK,
ENA => RTBUF_WEA, -- port A write only, thus en=we
ENB => RTBUF_ENB,
WEA => RTBUF_WEA,
WEB => RTBUF_WEB,
ADDRA => R_LREGS.rtaddra,
ADDRB => R_LREGS.rtaddrb,
DIA => RTBUF_DIA,
DIB => RTBUF_DIB,
DOA => open,
DOB => RTBUF_DOB
);
DOFIFO : fifo_1c_dram
generic map (
AWIDTH => 5,
DWIDTH => 8)
port map (
CLK => CLK,
RESET => RESET,
DI => DOFIFO_DI,
ENA => DOFIFO_ENA,
BUSY => open,
DO => DOFIFO_DO,
VAL => DOFIFO_VAL,
HOLD => DOFIFO_HOLD,
SIZE => DOFIFO_SIZE
);
ICRC : crc16 -- crc generator for input data
port map (
CLK => CLK,
RESET => CRC_RESET,
ENA => ICRC_ENA,
DI => RL_DI(d_f_data),
CRC => ICRC_OUT
);
OCRC : crc16 -- crc generator for output data
port map (
CLK => CLK,
RESET => CRC_RESET,
ENA => OCRC_ENA,
DI => OCRC_IN,
CRC => OCRC_OUT
);
SEL : rb_sel -- rbus address select for config regs
generic map (
RB_ADDR => rbaddr,
SAWIDTH => 2)
port map (
CLK => CLK,
RB_MREQ => RB_MREQ_L,
SEL => RBSEL
);
RB_SRES_OR : rb_sres_or_2
port map (
RB_SRES_1 => RB_SRES_CLEAN,
RB_SRES_2 => RB_SRES_CONF,
RB_SRES_OR => RB_SRES_TOT
);
proc_sres: process (RB_SRES)
variable sres : rb_sres_type := rb_sres_init;
variable datax01 : slv16 := (others=>'0');
variable data01 : slv16 := (others=>'0');
begin
sres.ack := to_x01(RB_SRES.ack);
sres.busy := to_x01(RB_SRES.busy);
sres.err := to_x01(RB_SRES.err);
sres.dout := to_x01(RB_SRES.dout);
if sres.ack = '1' and sres.busy = '0' and is_x(sres.dout) then
report "rlink_core: seen 'x' in rb_sres.data"
severity warning;
sres.dout := (others=>'1');
end if;
RB_SRES_CLEAN <= sres;
end process proc_sres;
proc_regs: process (CLK)
begin
if rising_edge(CLK) then
if RESET = '1' then
R_LREGS <= lregs_init;
R_BREGS <= bregs_init;
R_CREGS <= cregs_init;
else
R_LREGS <= N_LREGS;
R_BREGS <= N_BREGS;
R_CREGS <= N_CREGS;
end if;
end if;
end process proc_regs;
-- link FSM ================================================================
proc_lnext: process (R_LREGS, R_CREGS, R_BREGS,
CE_INT, RL_DI, RL_ENA, RL_HOLD, RB_LAM,
ICRC_OUT, OCRC_OUT, RTBUF_DOB,
DOFIFO_DO, DOFIFO_VAL,
B2L_WDONE)
variable r : lregs_type := lregs_init;
variable n : lregs_type := lregs_init;
variable ival : slbit := '0';
variable ibusy : slbit := '0';
variable ido : slv9 := (others=>'0');
variable crcreset : slbit := '0';
variable icrcena : slbit := '0';
variable ocrcena : slbit := '0';
variable has_attn : slbit := '0';
variable idi8 : slv8 := (others=>'0');
variable is_comma : slbit := '0';
variable comma_typ : slv3 := "000";
variable idohold : slbit := '0';
variable cnt_iszero : slbit := '0';
variable bcnt_load : slbit := '0';
variable bcnt_val : slv(RTAWIDTH-1 downto 0) := (others=>'0');
variable bcnt_dec : slbit := '0';
variable bcnt_end : slbit := '0';
variable irtwea : slbit := '0';
variable irtreb : slbit := '0';
variable irtweb : slbit := '0';
variable addra_clear : slbit := '0';
variable addrb_load : slbit := '0';
variable addrb_sela : slbit := '0';
variable ibcmd : slv2 := (others=>'0');
variable ibgo : slbit := '0';
begin
r := R_LREGS;
n := R_LREGS;
n.moneop := '0'; -- default '0', only set by states
n.monattn := '0'; -- "
ival := '0';
ibusy := '1'; -- default is to hold input
ido := (others=>'0');
crcreset := '0';
icrcena := '0';
ocrcena := '0';
has_attn := '0';
is_comma := RL_DI(d_f_cflag); -- get comma marker
comma_typ := RL_DI(d_f_ctyp); -- get comma type
idi8 := RL_DI(d_f_data); -- get data part of RL_DI
idohold := '1'; -- default is to hold DOFIFO
cnt_iszero := '0';
if unsigned(r.cnt(cnt_f_dat)) = 0 then
cnt_iszero := '1';
end if;
bcnt_load := '0';
bcnt_val := r.cnt(cnt_f_dat) & '0'; -- default: 2*cnt (most used)
bcnt_dec := '0';
bcnt_end := '0';
if unsigned(r.bcnt) = 1 then
bcnt_end := '1';
end if;
irtwea := '0';
irtreb := '0';
irtweb := '0';
addra_clear := '0';
addrb_load := '0';
addrb_sela := '1'; -- default: addra (most used)
ibcmd := (others=>'0');
ibgo := '0';
-- handle attention "LAM's"
n.attn := r.attn or RB_LAM;
-- detect attn notify requests
if unsigned(r.attn) /= 0 then -- if any of the attn bits set
has_attn := '1';
if R_CREGS.anena='1' and r.arpend='0' then -- if attn to be send
n.anreq := '1'; -- set notify request flag
end if;
end if;
-- handle attn read timeouts
-- atocnt is held in reset when no attn read is pending
-- counting down in CE_INT cycles till zero
-- when zero, an attn notify is requested when atoena is set
-- the attn notify flag will reset atocnt to its start value
-- --> when atoena='1' this creates a notify every atoval CE_INT periods
-- --> when atoena='0' atocnt will count to zero and stay there
if r.arpend = '0' or r.anreq = '1' then -- if no attn read pending
n.atocnt := R_CREGS.atoval; -- keep at start value
else -- otherwise
if CE_INT = '1' then -- if CE_INT
if unsigned(r.atocnt) = 0 then -- alread counted down
n.anreq := R_CREGS.atoena; -- request attn notify if enabled
else -- not yet down
n.atocnt := slv(unsigned(r.atocnt) - 1); -- decrement
end if;
end if;
end if;
case r.state is
when sl_idle => -- sl_idle: wait for sop -------------
bcnt_val := r.rtaddra; -- used for nak handling
addrb_sela := '0';
n.anact := '0';
n.doretra := '0';
crcreset := '1'; -- reset crc generators
if r.anreq = '1' then -- if attn notify requested
n.anreq := '0'; -- acknowledge request
n.arpend := '1'; -- mark attn read pending
n.state := sl_txanot; -- next: send attn notify
else
ibusy := '0'; -- accept input
if RL_ENA = '1' then -- if input
if is_comma = '1' then -- if comma
case comma_typ is
when c_sop => -- if sop
n.cmdseen := '0'; -- clear cmd seen flag
n.state := sl_txsop; -- next: echo it
when c_attn => -- if attn
n.state := sl_txanot; -- next: send attn notify
when c_nak =>
addrb_load := '1';
bcnt_load := '1';
n.doretra := '1';
n.state := sl_txsop; -- next: send sop
when others => null; -- other commas: silently ignore
-- especially: eop is ignored
end case;
else -- if normal data
n.state := sl_idle; -- silently dropped
end if;
end if;
end if;
when sl_txanot => -- sl_txanot: send attn notify -------
n.cnt := r.attn; -- transfer attn to cnt for transmit
n.anact := '1'; -- signal attn notify active
ido := c_rlink_dat_attn; -- send attn symbol
ival := '1';
if RL_HOLD = '0' then -- wait for accept
n.monattn := '1'; -- signal on rl_moni
n.state := sl_txcntl; -- next: send cnt lsb
end if;
when sl_txsop => -- sl_txsop: send sop ----------------
ido := c_rlink_dat_sop; -- send sop character
ival := '1';
if RL_HOLD = '0' then -- wait for accept
if r.doretra = '1' then -- if retra request
if r.rtaddra_zero = '1' then -- nothing to send
if r.nakdone = '0' then -- if no nak active
n.state := sl_txeop; -- next: send eop
else
n.state := sl_txnak; -- next: send nak
end if;
else -- something to send
irtreb := '1'; -- request first byte
n.state := sl_txrtbuf; -- next: send rtbuf
end if;
else -- or normal command
n.state := sl_rxcmd; -- next: read first command
end if;
end if;
when sl_txnak => -- sl_txnak: send nak ----------------
n.nakdone := '1'; -- set nakdone flag
ido := c_rlink_dat_nak; -- send nak character
ival := '1';
if RL_HOLD = '0' then -- wait for accept
n.state := sl_txnakcode; -- next: send nakcode
end if;
when sl_txnakcode => -- sl_txnakcode: send nakcode --------
ido := '0' & "10" & (not r.nakcode) & r.nakcode;
ival := '1';
if RL_HOLD = '0' then -- wait for accept
if r.doretra = '0' then -- if no nak active
n.state := sl_rxeop; -- next: wait for eop
else -- else of nak active
n.state := sl_txeop; -- next: send eop
end if;
end if;
when sl_rxeop => -- sl_rxeop: wait for eop ------------
ibusy := '0'; -- accept input
if RL_ENA = '1' then
if is_comma = '1' and comma_typ = c_eop then -- if eop seen
n.state := sl_txeop; -- next: echo eop
end if;
end if;
when sl_txrtbuf => -- sl_txrtbuf: send rtbuf ------------
ido := '0' & RTBUF_DOB; -- send rtbuf data
ival := '1';
if RL_HOLD = '0' then -- wait for accept
bcnt_dec := '1';
if bcnt_end = '0' then -- if not yet done
irtreb := '1'; -- request next byte
else -- all done
if r.nakdone = '0' then -- if no nak active
n.state := sl_txeop; -- next: send eop
else
n.state := sl_txnak; -- next: send nak
end if;
end if;
end if;
when sl_txeop => -- sl_txeop: send eop ----------------
n.state := sl_txeop; -- needed to prevent vivado iSTATE
ido := c_rlink_dat_eop; -- send eop character
ival := '1';
if RL_HOLD = '0' then -- wait for accept
n.moneop := '1'; -- signal on rl_moni
n.state := sl_idle; -- next: idle state, wait for sop
end if;
when sl_rxcmd => -- sl_rxcmd: wait for cmd ------------
ibusy := '0'; -- accept input
n.cnt := slv(to_unsigned(1,16)); -- preset cnt=1 (used for rreg)
n.rcmd := idi8; -- latch cmd (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
if comma_typ = c_eop then -- eop seen
n.state := sl_txeop; -- next: echo eop
else -- any other comma seen
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
end if;
else -- if not comma
if r.cmdseen = '0' then -- if first cmd
n.nakdone := '0'; -- clear nakdone flag
addra_clear := '1'; -- clear rtbuf
end if;
n.cmdseen := '1'; -- set cmd seen flag
icrcena := '1'; -- update input crc
case RL_DI(c_rlink_cmd_rbf_code) is
when c_rlink_cmd_rreg |
c_rlink_cmd_rblk |
c_rlink_cmd_wreg |
c_rlink_cmd_wblk |
c_rlink_cmd_init => -- for commands needing addr(data)
n.state := sl_rxaddrl; -- next: read address lsb
when c_rlink_cmd_labo |
c_rlink_cmd_attn => -- labo and attn commands
n.state := sl_rxccrcl; -- next: read command crc low
when others =>
n.nakcode := c_rlink_nakcode_cmd; -- signal bad cmd
n.state := sl_txnak; -- next: send nak
end case;
end if;
end if;
when sl_rxaddrl => -- sl_rxaddrl: wait for addr lsb -----
ibusy := '0'; -- accept input
n.addr(f_byte0) := idi8; -- latch addr lsb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak,
else
icrcena := '1'; -- update input crc
n.state := sl_rxaddrh; -- next: read addr msb
end if;
end if;
when sl_rxaddrh => -- sl_rxaddrh: wait for addr msb -----
ibusy := '0'; -- accept input
n.addr(f_byte1) := idi8; -- latch addr msb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
case r.rcmd(c_rlink_cmd_rbf_code) is
when c_rlink_cmd_rreg => -- for rreg command
n.state := sl_rxccrcl; -- next: read command crc low
when c_rlink_cmd_wreg |
c_rlink_cmd_init => -- for wreg, init command
n.state := sl_rxdatl; -- next: read data lsb
when others => -- for rblk or wblk
n.state := sl_rxcntl; -- next: read count lsb
end case;
end if;
end if;
when sl_rxdatl => -- sl_rxdatl: wait for data low ------
ibusy := '0'; -- accept input
n.din(f_byte0) := idi8; -- latch data lsb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
n.state := sl_rxdath; -- next: read data msb
end if;
end if;
when sl_rxdath => -- sl_rxdath: wait for data high -----
ibusy := '0'; -- accept input
n.din(f_byte1) := idi8; -- latch data msb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
n.state := sl_rxccrcl; -- next: read command crc low
end if;
end if;
when sl_rxcntl => -- sl_rxcntl: wait for count lsb -----
ibusy := '0'; -- accept input
n.cnt(f_byte0) := idi8; -- latch count lsb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
n.state := sl_rxcnth; -- next: read count msb
end if;
end if;
when sl_rxcnth => -- sl_rxcnth: wait for count msb -----
ibusy := '0'; -- accept input
n.cnt(f_byte1) := idi8; -- latch count lsb (follow till valid)
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
if unsigned(idi8(7 downto cntawidth-8)) = 0 then -- if cnt ok
n.state := sl_rxccrcl; -- next: read command crc low
else
n.nakcode := c_rlink_nakcode_cnt; -- signal bad cnt
n.state := sl_txnak; -- next: send nak
end if;
end if;
end if;
when sl_rxccrcl => -- sl_rxccrcl: wait for command crc low
ibusy := '0'; -- accept input
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
if idi8 /= ICRC_OUT(f_byte0) then -- if crc error (lsb)
n.nakcode := c_rlink_nakcode_ccrc; -- signal bad ccrc
n.state := sl_txnak; -- next: send nak
else -- if crc ok
n.state := sl_rxccrch; -- next: wait for command crc high
end if;
end if;
end if;
when sl_rxccrch => -- sl_rxccrcl: wait for command crc high
ibusy := '0'; -- accept input
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
if idi8 /= ICRC_OUT(f_byte1) then -- if crc error (msb)
n.nakcode := c_rlink_nakcode_ccrc; -- signal bad ccrc
n.state := sl_txnak; -- next: send nak
else -- if crc ok
n.state := sl_txcmd; -- next: echo command
end if;
end if;
end if;
when sl_txcmd => -- sl_txcmd: send cmd -----------------
ido := '0' & r.rcmd; -- send read command
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := '1';
ocrcena := '1'; -- update output crc
ibcmd := c_bcmd_stat; -- latch external status bits
ibgo := '1';
case r.rcmd(c_rlink_cmd_rbf_code) is -- main command dispatcher
when c_rlink_cmd_rreg => -- rreg ----------------
n.state := sl_rstart; -- next: start rreg
when c_rlink_cmd_rblk => -- rblk ----------------
n.babo := '0'; -- clear babo flag
n.state := sl_txcntl;
when c_rlink_cmd_wreg => -- wreg ----------------
ibcmd := c_bcmd_wblk;
ibgo := '1';
n.state := sl_wwait0; -- next: wait for wdone
when c_rlink_cmd_wblk => -- wblk ----------------
n.babo := '0'; -- clear babo flag
if cnt_iszero = '0' then -- if cnt /= 0
n.state := sl_wblk; -- next: read wblk data
else -- otherwise cnt = 0
n.state := sl_rxdcrcl; -- next: wait for dcrc low
end if;
when c_rlink_cmd_labo => -- labo ----------------
n.state := sl_txlabo;
when c_rlink_cmd_attn => -- attn ----------------
n.state := sl_attn;
when c_rlink_cmd_init => -- init ----------------
ibcmd := c_bcmd_init;
ibgo := '1';
n.state := sl_txstat;
when others => -- '111' ---------------
n.nakcode := c_rlink_nakcode_cmd; -- signal bad cmd
n.state := sl_txnak; -- send NAK on reserved command
end case;
end if;
when sl_txcntl => -- sl_txcntl: send cnt lsb ------------
ido := '0' & r.cnt(f_byte0); -- send cnt lsb
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := not r.anact; -- no rtbuf for attn notify
ocrcena := '1'; -- update output crc
n.state := sl_txcnth; -- next: send cnt msb
end if;
when sl_txcnth => -- sl_txcnth: send cnt msb ------------
ido := '0' & r.cnt(f_byte1); -- send cnt msb
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := not r.anact; -- no rtbuf for attn notify
ocrcena := '1'; -- update output crc
if r.anact = '1' then -- if in attn notify
n.state := sl_txcrcl; -- next: send crc low
elsif r.rcmd(c_rlink_cmd_rbf_code) = c_rlink_cmd_rblk then -- if rblk
if cnt_iszero = '0' then -- if cnt /= 0
n.state := sl_rstart; -- next: start rblk
else -- otherwise cnt = 0
n.state := sl_txdcntl; -- next: send dcnt lsb
end if;
else -- otherwise, must be attn
n.state := sl_txstat; -- next: send stat
end if;
end if;
when sl_rstart => -- sl_rstart: start rreg or rblk -----
ibcmd := c_bcmd_rblk;
ibgo := '1';
bcnt_load := '1';
bcnt_val := r.cnt(cnt_f_dat) & '0'; -- 2*cnt
n.state := sl_txdat;
when sl_txdat => -- sl_txdat: send data ---------------
ido := '0' & DOFIFO_DO;
if DOFIFO_VAL = '1' then -- wait for input
ival := '1';
if RL_HOLD = '0' then -- wait for accept
idohold := '0';
irtwea := '1';
ocrcena := '1'; -- update output crc
bcnt_dec := '1';
if bcnt_end = '1' then
if r.rcmd(c_rlink_cmd_rbf_code) = c_rlink_cmd_rblk then -- if rblk
n.state := sl_txdcntl;
else
n.state := sl_txstat;
end if;
end if;
end if;
end if;
when sl_wblk => -- sl_wblk: setup rx wblk data -------
addrb_load := '1'; -- must be done here because addra
addrb_sela := '1'; -- is incremented in _txcmd
bcnt_load := '1';
bcnt_val := r.cnt(cnt_f_dat) & '0'; -- 2*cnt
n.state := sl_rxwblk;
when sl_rxwblk => -- sl_rxwblk: wait for wblk data -----
ibusy := '0'; -- accept input
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
icrcena := '1'; -- update input crc
irtweb := '1'; -- write into rtbuf via b port
bcnt_dec := '1';
if bcnt_end = '1' then -- if all done
n.state := sl_rxdcrcl; -- next: wait for data crc low
end if;
end if;
end if;
when sl_rxdcrcl => -- sl_rxdcrcl: wait for data crc low -
ibusy := '0'; -- accept input
bcnt_val := r.cnt(cnt_f_dat) & '0'; -- 2 * cnt
addrb_sela := '1';
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
if idi8 /= ICRC_OUT(f_byte0) then -- if crc error lsb
n.nakcode := c_rlink_nakcode_dcrc; -- signal bad dcrc
n.state := sl_txnak; -- next: send nak
else -- if crc ok
n.state := sl_rxdcrch; -- next: wait for data crc high
end if;
end if;
end if;
when sl_rxdcrch => -- sl_rxdcrch: wait for data crc high
ibusy := '0'; -- accept input
bcnt_val := r.cnt(cnt_f_dat) & '0'; -- 2 * cnt
addrb_sela := '1';
if RL_ENA = '1' then
if is_comma = '1' then -- if comma
n.nakcode := c_rlink_nakcode_frame; -- signal framing error
n.state := sl_txnak; -- next: send nak
else
if idi8 /= ICRC_OUT(f_byte1) then -- if crc error msb
n.nakcode := c_rlink_nakcode_dcrc; -- signal bad dcrc
n.state := sl_txnak; -- next: send nak
else -- if crc ok
addrb_load := '1';
bcnt_load := '1';
if r.rtaddrb_bad = '0' then -- if rtbuf ok
n.state := sl_wblk0; -- next: start wblk pipe
else -- else rtbuf ovfl
n.nakcode := c_rlink_nakcode_rtwblk; -- signal ovfl in wblk
n.state := sl_txnak; -- next: send nak
end if;
end if;
end if;
end if;
when sl_wblk0 => -- sl_wblk0: start wblk pipe ---------
if cnt_iszero = '0' then -- if cnt /= 0
irtreb := '1'; -- request next byte
n.state := sl_wblk1; -- next: start data lsb
else -- otherwise cnt = 0
n.state := sl_txdcntl; -- next: send dcnt lsb
end if;
when sl_wblk1 => -- sl_wblk1: start wblk data lsb -----
n.dinl := RTBUF_DOB; -- latch data lsb
irtreb := '1'; -- request next byte
bcnt_dec := '1';
n.state := sl_wblk2; -- next: start data msb
when sl_wblk2 => -- sl_wblk2: start wblk data msb -----
n.din := RTBUF_DOB & r.dinl; -- setup din
bcnt_dec := '1';
ibcmd := c_bcmd_wblk; -- start rbus sequencer
ibgo := '1';
if bcnt_end = '0' then -- if not yet done
irtreb := '1'; -- request next byte
n.state := sl_wblkl; -- next: enter wblk pipe
else -- all done
n.state := sl_wwait0; -- next: wait for wdone
end if;
when sl_wblkl => -- sl_wblkl: pipe wblk data lsb ------
n.dinl := RTBUF_DOB; -- latch data lsb
irtreb := '1'; -- request next byte
bcnt_dec := '1';
n.state := sl_wblkh; -- next: pipe msb
when sl_wblkh => -- sl_wblkh: pipe wblk data msb ------
if B2L_WDONE = '1' then -- if last write done
n.din := RTBUF_DOB & r.dinl; -- setup next din
bcnt_dec := '1';
if bcnt_end = '0' then -- if not yet done
irtreb := '1';
n.state := sl_wblkl; -- next: pipe lsb
else -- all done
n.state := sl_wwait0; -- next: wait last wdone
end if;
end if;
when sl_wwait0 => -- sl_wwait0: wait for wdone ---------
if B2L_WDONE = '1' then
if r.rcmd(c_rlink_cmd_rbf_code) = c_rlink_cmd_wblk then -- if wblk
n.state := sl_wwait1; -- next: wait for dcnt
else
n.state := sl_txstat; -- next: send stat
end if;
end if;
when sl_wwait1 => -- sl_wwait1: wait for dcnt ----------
n.state := sl_txdcntl; -- next: send dcnt lsb
when sl_txdcntl => -- sl_txdcntl: send dcnt lsb ---------
n.babo := R_BREGS.blkabo; -- remember blk abort
ido := '0' & R_BREGS.dcnt(f_byte0); -- send dcnt lsb
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := '1';
ocrcena := '1'; -- update output crc
n.state := sl_txdcnth; -- next: send dcnt msb
end if;
when sl_txdcnth => -- sl_txdcnth: send dcnt msb ---------
ido := (others=>'0'); -- send dcnt msb
ido(cntawidth-9 downto 0) := R_BREGS.dcnt(cntawidth-1 downto 8);
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := '1';
ocrcena := '1'; -- update output crc
n.state := sl_txstat; -- next: send stat
end if;
when sl_txlabo => -- sl_txlabo: send labo flag ---------
ido := '0' & "0000000" & r.babo; -- send babo
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := '1';
ocrcena := '1'; -- update output crc
n.state := sl_txstat; -- next: send stat
end if;
when sl_attn => -- sl_attn: handle attention flags ---
n.cnt := r.attn; -- use cnt to latch attn status
n.attn := RB_LAM; -- LAM in current cycle send next time
n.arpend := '0'; -- reenable attn nofification
n.anreq := '0'; -- cancel pending notify requests
n.state := sl_txcntl; -- next: send cnt lsb (holding attn)
when sl_txstat => -- sl_txstat: send status ------------
ido(c_rlink_stat_rbf_stat) := R_BREGS.stat;
ido(c_rlink_stat_rbf_attn) := has_attn;
ido(c_rlink_stat_rbf_rbtout) := R_BREGS.rbtout;
ido(c_rlink_stat_rbf_rbnak) := R_BREGS.rbnak;
ido(c_rlink_stat_rbf_rberr) := R_BREGS.rberr;
ival := '1';
if RL_HOLD ='0' then -- wait for accept
irtwea := '1';
ocrcena := '1'; -- update output crc
n.state := sl_txcrcl; -- next: send crc low
end if;
when sl_txcrcl => -- sl_txcrcl: send crc low -----------
ido := "0" & OCRC_OUT(f_byte0); -- send crc code low
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := not r.anact; -- no rtbuf for attn notify
n.state := sl_txcrch; -- next: send crc high
end if;
when sl_txcrch => -- sl_txcrch: send crc high ----------
ido := "0" & OCRC_OUT(f_byte1); -- send crc code high
-- here check for rtbuf overflow
-- if space for 1 byte complete command and write crc
if r.rtaddra_red = '0' then -- if space for 1 byte
n.lcmd := r.rcmd; -- latch current command in lcmd
ival := '1';
if RL_HOLD = '0' then -- wait for accept
irtwea := not r.anact; -- no rtbuf for attn notify
-- if this was attn notify, back to idle
if r.anact = '1' then
n.state := sl_txeop; -- next: send eop
-- here handle labo: if labo cmd and babo set, eat rest of list
elsif r.rcmd(c_rlink_cmd_rbf_code)=c_rlink_cmd_labo and
r.babo='1' then
n.state := sl_rxeop; -- next: wait for eop
else
n.state := sl_rxcmd; -- next: read command or eop
end if;
end if;
else
n.nakcode := c_rlink_nakcode_rtovfl; -- signal rtbuf ovfl
n.state := sl_txnak; -- next: send nak
end if;
when others => null; -- <> --------------------------------
end case;
-- addra logic (write pointer)
if addra_clear = '1' then -- clear
n.rtaddra := (others=>'0');
n.rtaddra_red := '0';
n.rtaddra_bad := '0';
else
if irtwea = '1' then -- inc when write on port a
if r.rtaddra_red = '1' then -- if already red
n. rtaddra_bad := '1'; -- than flag bad
else -- still ok
n.rtaddra := slv(unsigned(r.rtaddra) + 1); -- inc
if r.rtaddra = rtaddr_tred then -- if inc'ed to red
n. rtaddra_red := '1'; -- flag red
end if;
end if;
end if;
end if;
if r.rtaddra = rtaddr_zero then
n.rtaddra_zero := '1';
else
n.rtaddra_zero := '0';
end if;
-- addrb logic (write and read pointer)
if addrb_load = '1' then -- load
if addrb_sela = '1' then
n.rtaddrb := r.rtaddra;
n.rtaddrb_red := r.rtaddra_red;
n.rtaddrb_bad := r.rtaddra_bad;
else
n.rtaddrb := (others=>'0');
n.rtaddrb_red := '0';
n.rtaddrb_bad := '0';
end if;
else
if irtreb = '1' or irtweb = '1' then -- inc when read/write on port b
if r.rtaddrb_red = '1' then -- if already red
n. rtaddrb_bad := '1'; -- than flag bad
else -- still ok
n.rtaddrb := slv(unsigned(r.rtaddrb) + 1); -- inc
if r.rtaddrb = rtaddr_tred then -- if inc'ed to red
n. rtaddrb_red := '1'; -- flag red
end if;
end if;
end if;
end if;
-- bcnt logic
if bcnt_load = '1' then
n.bcnt := bcnt_val;
else
if bcnt_dec ='1' then
n.bcnt := slv(unsigned(r.bcnt) - 1);
end if;
end if;
N_LREGS <= n;
RL_BUSY_L <= ibusy;
RL_DO_L <= ido;
RL_VAL_L <= ival;
RL_MONI.eop <= r.moneop;
RL_MONI.attn <= r.monattn;
RL_MONI.lamp <= r.arpend;
DOFIFO_HOLD <= idohold;
RTBUF_WEA <= irtwea;
RTBUF_DIA <= ido(d_f_data);
RTBUF_ENB <= irtreb or irtweb;
RTBUF_WEB <= irtweb;
RTBUF_DIB <= idi8;
CRC_RESET <= crcreset;
ICRC_ENA <= icrcena;
OCRC_ENA <= ocrcena;
OCRC_IN <= ido(d_f_data);
L2B_CMD <= ibcmd;
L2B_GO <= ibgo;
end process proc_lnext;
-- bus FSM =================================================================
proc_bnext: process (R_BREGS, R_LREGS,
RB_STAT, RB_SRES_TOT,
DOFIFO_SIZE,
L2B_CMD, L2B_GO)
variable r : bregs_type := bregs_init;
variable n : bregs_type := bregs_init;
variable bto_go : slbit := '0';
variable bto_end : slbit := '0';
variable cnt_load : slbit := '0';
variable cnt_dec : slbit := '0';
variable cnt_end : slbit := '0';
variable dcnt_clear : slbit := '0';
variable dcnt_inc : slbit := '0';
variable ival : slbit := '0';
variable ido : slv8 := (others=>'0');
variable iwdone : slbit := '0';
begin
r := R_BREGS;
n := R_BREGS;
bto_go := '0'; -- default: keep rbus timeout in reset
bto_end := '0';
if unsigned(r.btocnt) = 0 then -- if rbus timeout count at zero
bto_end := '1'; -- signal expiration
end if;
cnt_load := '0';
cnt_dec := '0';
cnt_end := '0';
if unsigned(r.cnt) = 0 then
cnt_end := '1';
end if;
dcnt_clear := '0';
dcnt_inc := '0';
ival := '0';
ido := (others=>'0');
iwdone := '0';
-- FIXME: what is proper almost full limit ?
if unsigned(DOFIFO_SIZE) >= 28 then -- almost full
n.wfifo := '1';
elsif unsigned(DOFIFO_SIZE) <= 2 then -- almost empty
n.wfifo := '0';
end if;
n.rbinit := '0'; -- clear rb(init|aval|re|we) by default
n.rbaval := '0'; -- they must always be set by the
n.rbre := '0'; -- 'previous state'
n.rbwe := '0'; --
case r.state is
when sb_idle => -- sb_idle: wait for cmd ------------
if L2B_GO = '1' then -- if cmd seen
n.stat := RB_STAT; -- always latch external status bits
n.rbtout := '0';
n.rbnak := '0';
n.rberr := '0';
n.blkabo := '0';
n.dathpend := '0';
dcnt_clear := '1';
cnt_load := '1';
case L2B_CMD is
when c_bcmd_stat => -- stat ---------------------
null; -- nothing else todo
when c_bcmd_init => -- init ---------------------
n.rbinit := '1'; -- send init pulse
when c_bcmd_rblk => -- rblk ---------------------
n.rbaval := '1'; -- start aval chunk
n.state := sb_rstart; -- next: start rblk
when c_bcmd_wblk => -- wblk ---------------------
n.rbaval := '1'; -- start aval chunk
n.state := sb_wstart; -- next: start wblk
when others => null;
end case;
end if;
when sb_rstart => -- sb_rstart: start rblk -------------
n.rbaval := '1'; -- extend aval
n.rbre := '1'; -- start read cycle
n.state := sb_rreg0; -- next: do rreg
when sb_rreg0 => -- sb_rreg0: rbus read cycle ---------
ido := r.rbdout(f_byte1);
n.stat := RB_STAT; -- follow external status bits
if r.dathpend = '1' then -- if pending data msb
ival := '1';
n.dathpend := '0';
end if;
n.rbaval := '1'; -- extend aval
bto_go := '1'; -- activate rbus timeout counter
if RB_SRES_TOT.err = '1' then -- latch rbus error flag
n.rberr := '1';
n.blkabo := '1';
end if;
n.rbdout := RB_SRES_TOT.dout; -- latch data (follow till valid)
if RB_SRES_TOT.busy='0' or bto_end='1' then -- wait non-busy or timeout
if RB_SRES_TOT.busy='1' and bto_end='1' then -- if timeout and busy
n.rbtout := '1'; -- set rbus timeout flag
n.blkabo := '1';
elsif RB_SRES_TOT.ack = '0' then -- if non-busy and no ack
n.rbnak := '1'; -- set rbus nak flag
n.blkabo := '1';
end if;
cnt_dec := '1';
n.state := sb_rreg1; -- next: send data lsb
else -- otherwise rbus read continues
n.rbre := '1'; -- extend read cycle
end if;
when sb_rreg1 => -- sb_rreg1: send read data ----------
ido := r.rbdout(f_byte0);
ival := '1'; -- send lsb
n.dathpend := '1'; -- signal mdb pending
dcnt_inc := not r.blkabo; -- inc dcnt if no error
if cnt_end = '0' then -- if not yet done
if r.blkabo = '0' then -- if no errors
if r.wfifo = '0' then -- if fifo fine
n.rbaval := '1'; -- extend aval
n.rbre := '1'; -- start read cycle
n.state := sb_rreg0; -- next: do rreg
else -- fifo is full
n.state := sb_rwait; -- next: fifo wait
end if;
else -- errors seen, rblk abort
n.state := sb_rabo1; -- next: send rblk abort msb data
end if;
else -- all done
n.state := sb_rend;
end if;
when sb_rwait => -- sb_rwait: wait for fifo -----------
if r.wfifo = '0' then -- if fifo fine
n.rbaval := '1'; -- start aval chunk
n.state := sb_rstart; -- restart rblk
end if;
when sb_rend => -- sb_rend: send last read data ------
ido := r.rbdout(f_byte1);
ival := '1'; -- send msb
n.dathpend := '0';
n.state := sb_idle; -- next: idle
when sb_rabo0 => -- sb_rabo0: rblk abort, lsb data ----
ido := (others=>'0');
ival := '1';
cnt_dec := '1';
n.state := sb_rabo1; -- next: send rblk abort, msb data
when sb_rabo1 => -- sb_rabo1: rblk abort, msb data ----
ido := (others=>'0');
if r.wfifo = '0' then
n.dathpend := '0'; -- cancel msb pend
ival := '1';
if cnt_end = '0' then -- if not yet done
n.state := sb_rabo0; -- next: send rblk abort, lsb data
else -- all done
n.state := sb_idle; -- next: idle
end if;
end if;
when sb_wstart => -- sb_wstart: start wblk
n.rbaval := '1'; -- start aval chunk
n.rbwe := '1'; -- start write cycle
n.state := sb_wreg0;
when sb_wreg0 => -- sb_wreg0: rbus write cycle
n.stat := RB_STAT; -- follow external status bits
n.rbaval := '1'; -- extend aval
bto_go := '1'; -- activate rbus timeout counter
if RB_SRES_TOT.err = '1' then -- latch rbus error flag
n.rberr := '1';
n.blkabo := '1';
end if;
if RB_SRES_TOT.busy='0' or bto_end='1' then -- wait non-busy or timeout
if RB_SRES_TOT.busy='1' and bto_end='1' then -- if timeout and busy
n.rbtout := '1'; -- set rbus timeout flag
n.blkabo := '1';
elsif RB_SRES_TOT.ack='0' then -- if non-busy and no ack
n.rbnak := '1'; -- set rbus nak flag
n.blkabo := '1';
end if;
cnt_dec := '1';
iwdone := '1';
n.state := sb_wreg1;
else -- otherwise rbus write continues
n.rbwe := '1'; -- extend write cycle
end if;
when sb_wreg1 => -- sb_wreg1: wait write data
dcnt_inc := not r.blkabo; -- inc dcnt if no error
if cnt_end = '0' then -- if not yet done
if r.blkabo = '0' then -- if no errors
n.rbaval := '1'; -- extend aval
n.rbwe := '1'; -- start write cycle
n.state := sb_wreg0;
else -- errors seen, rblk abort
n.state := sb_wabo0; -- next: drop wblk rest
end if;
else -- all done
n.state := sb_idle; -- next: idle
end if;
when sb_wabo0 => -- sb_wabo0: wblk abort, drop data --
iwdone := '1'; -- drop data
cnt_dec := '1';
n.state := sb_wabo1; -- next: wblk abort, wair
when sb_wabo1 => -- sb_wabo1: wblk abort, wait --------
if cnt_end = '0' then -- if not yet done
n.state := sb_wabo0; -- next: wblk abort, drop
else -- all done
n.state := sb_idle; -- next: idle
end if;
when others => null; -- <> --------------------------------
end case;
if bto_go = '0' then -- handle access timeout counter
n.btocnt := btocnt_init; -- if bto_go=0, keep in reset
else
n.btocnt := slv(unsigned(r.btocnt) - 1);-- otherwise count down
end if;
if cnt_load = '1' then
n.cnt := R_LREGS.cnt(cnt_f_dat);
else
if cnt_dec ='1' then
n.cnt := slv(unsigned(r.cnt) - 1);
end if;
end if;
if dcnt_clear = '1' then
n.dcnt := (others=>'0');
else
if dcnt_inc ='1' then
n.dcnt := slv(unsigned(r.dcnt) + 1);
end if;
end if;
N_BREGS <= n;
DOFIFO_DI <= ido;
DOFIFO_ENA <= ival;
B2L_WDONE <= iwdone;
end process proc_bnext;
-- config rbus iface =======================================================
proc_cnext: process (R_CREGS, R_LREGS, RBSEL, RB_MREQ_L)
variable r : cregs_type := cregs_init;
variable n : cregs_type := cregs_init;
variable irb_ack : slbit := '0';
variable irb_dout : slv16 := (others=>'0');
begin
r := R_CREGS;
n := R_CREGS;
irb_ack := '0';
irb_dout := (others=>'0');
-- rbus transactions
if RBSEL = '1' then
irb_ack := RB_MREQ_L.re or RB_MREQ_L.we;
-- config register writes
if RB_MREQ_L.we = '1' then
case RB_MREQ_L.addr(1 downto 0) is
when rbaddr_cntl =>
n.anena := RB_MREQ_L.din(cntl_rbf_anena);
n.atoena := RB_MREQ_L.din(cntl_rbf_atoena);
n.atoval := RB_MREQ_L.din(cntl_rbf_atoval);
when others => null;
end case;
end if;
-- rbus output driver
case RB_MREQ_L.addr(1 downto 0) is
when rbaddr_cntl =>
irb_dout(cntl_rbf_anena) := r.anena;
irb_dout(cntl_rbf_atoena) := r.atoena;
irb_dout(cntl_rbf_atoval) := r.atoval;
when rbaddr_stat =>
irb_dout(stat_rbf_lcmd) := R_LREGS.lcmd;
irb_dout(stat_rbf_babo) := R_LREGS.babo;
irb_dout(stat_rbf_arpend) := R_LREGS.arpend;
irb_dout(stat_rbf_rbsize) := slv(to_unsigned(RTAWIDTH-10,3));
when rbaddr_id0 =>
irb_dout := SYSID(15 downto 0);
when rbaddr_id1 =>
irb_dout := SYSID(31 downto 16);
when others => null;
end case;
end if;
N_CREGS <= n;
RB_SRES_CONF.dout <= irb_dout;
RB_SRES_CONF.ack <= irb_ack;
RB_SRES_CONF.err <= '0';
RB_SRES_CONF.busy <= '0';
end process proc_cnext;
-- rbus driver -----------------------------------------------------
proc_mreq: process (R_LREGS, R_BREGS)
begin
RB_MREQ_L <= rb_mreq_init;
RB_MREQ_L.aval <= R_BREGS.rbaval;
RB_MREQ_L.re <= R_BREGS.rbre;
RB_MREQ_L.we <= R_BREGS.rbwe;
RB_MREQ_L.init <= R_BREGS.rbinit;
RB_MREQ_L.addr <= R_LREGS.addr;
RB_MREQ_L.din <= R_LREGS.din;
end process proc_mreq;
RB_MREQ <= RB_MREQ_L;
RL_BUSY <= RL_BUSY_L;
RL_DO <= RL_DO_L;
RL_VAL <= RL_VAL_L;
-- synthesis translate_off
RLMON: if ENAPIN_RLMON >= 0 generate
MON : rlink_mon_sb
generic map (
DWIDTH => RL_DI'length,
ENAPIN => ENAPIN_RLMON)
port map (
CLK => CLK,
RL_DI => RL_DI,
RL_ENA => RL_ENA,
RL_BUSY => RL_BUSY_L,
RL_DO => RL_DO_L,
RL_VAL => RL_VAL_L,
RL_HOLD => RL_HOLD
);
end generate RLMON;
RBMON: if ENAPIN_RBMON >= 0 generate
MON : rb_mon_sb
generic map (
DBASE => 8,
ENAPIN => ENAPIN_RBMON)
port map (
CLK => CLK,
RB_MREQ => RB_MREQ_L,
RB_SRES => RB_SRES_TOT,
RB_LAM => RB_LAM,
RB_STAT => RB_STAT
);
end generate RBMON;
-- synthesis translate_on
end syn;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-------------------------------------------------------------------------------
-- axi_datamover_s2mm_dre.vhd
-------------------------------------------------------------------------------
--
-- *************************************************************************
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- *************************************************************************
--
-------------------------------------------------------------------------------
-- Filename: axi_datamover_s2mm_dre.vhd
--
-- Description:
-- This VHDL design implements a 64 bit wide (8 byte lane) function that
-- realigns an arbitrarily aligned input data stream to an arbitrarily aligned
-- output data stream.
--
--
--
-- VHDL-Standard: VHDL'93
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
library axi_datamover_v5_1;
use axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n;
use axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n;
-------------------------------------------------------------------------------
entity axi_datamover_s2mm_dre is
Generic (
C_DWIDTH : Integer := 64;
-- Sets the native data width of the DRE
C_ALIGN_WIDTH : Integer := 3
-- Sets the width of the alignment control inputs
-- Should be log2(C_DWIDTH)
);
port (
-- Clock and Reset Input ----------------------------------------------
--
dre_clk : In std_logic; --
dre_rst : In std_logic; --
----------------------------------------------------------------------
-- Alignment Control (Independent from Stream Input timing) ----------
--
dre_align_ready : Out std_logic; --
dre_align_valid : In std_logic; --
dre_use_autodest : In std_logic; --
dre_src_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
dre_dest_align : In std_logic_vector(C_ALIGN_WIDTH-1 downto 0); --
----------------------------------------------------------------------
-- Flush Control (Aligned to input Stream timing) --------------------
--
dre_flush : In std_logic; --
----------------------------------------------------------------------
-- Stream Input Channel ----------------------------------------------
--
dre_in_tstrb : In std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_in_tdata : In std_logic_vector(C_DWIDTH-1 downto 0); --
dre_in_tlast : In std_logic; --
dre_in_tvalid : In std_logic; --
dre_in_tready : Out std_logic; --
----------------------------------------------------------------------
-- Stream Output Channel ---------------------------------------------
--
dre_out_tstrb : Out std_logic_vector((C_DWIDTH/8)-1 downto 0); --
dre_out_tdata : Out std_logic_vector(C_DWIDTH-1 downto 0); --
dre_out_tlast : Out std_logic; --
dre_out_tvalid : Out std_logic; --
dre_out_tready : In std_logic --
----------------------------------------------------------------------
);
end entity axi_datamover_s2mm_dre;
architecture implementation of axi_datamover_s2mm_dre is
attribute DowngradeIPIdentifiedWarnings: string;
attribute DowngradeIPIdentifiedWarnings of implementation : architecture is "yes";
-- Functions
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_start_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the MSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_start_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_start : Integer := 0;
begin
bit_index_start := lane_index*lane_width;
return(bit_index_start);
end function get_start_index;
-------------------------------------------------------------------
-- Function
--
-- Function Name: get_end_index
--
-- Function Description:
-- This function calculates the bus bit index corresponding
-- to the LSB of the Slice lane index input and the Slice width.
--
-------------------------------------------------------------------
function get_end_index (lane_index : integer;
lane_width : integer)
return integer is
Variable bit_index_end : Integer := 0;
begin
bit_index_end := (lane_index*lane_width) + (lane_width-1);
return(bit_index_end);
end function get_end_index;
-- Constants
Constant BYTE_WIDTH : integer := 8; -- bits
Constant DATA_WIDTH_BYTES : integer := C_DWIDTH/BYTE_WIDTH;
Constant SLICE_WIDTH : integer := BYTE_WIDTH+2; -- 8 data bits plus Strobe plus TLAST bit
Constant SLICE_STROBE_INDEX : integer := (BYTE_WIDTH-1)+1;
Constant SLICE_TLAST_INDEX : integer := SLICE_STROBE_INDEX+1;
Constant ZEROED_SLICE : std_logic_vector(SLICE_WIDTH-1 downto 0) := (others => '0');
Constant NUM_BYTE_LANES : integer := C_DWIDTH/BYTE_WIDTH;
Constant ALIGN_VECT_WIDTH : integer := C_ALIGN_WIDTH;
Constant NO_STRB_SET_VALUE : integer := 0;
-- Types
type sig_byte_lane_type is array(DATA_WIDTH_BYTES-1 downto 0) of
std_logic_vector(SLICE_WIDTH-1 downto 0);
-- Signals
signal sig_input_data_reg : sig_byte_lane_type;
signal sig_delay_data_reg : sig_byte_lane_type;
signal sig_output_data_reg : sig_byte_lane_type;
signal sig_pass_mux_bus : sig_byte_lane_type;
signal sig_delay_mux_bus : sig_byte_lane_type;
signal sig_final_mux_bus : sig_byte_lane_type;
Signal sig_dre_strb_out_i : std_logic_vector(DATA_WIDTH_BYTES-1 downto 0) := (others => '0');
Signal sig_dre_data_out_i : std_logic_vector(C_DWIDTH-1 downto 0) := (others => '0');
Signal sig_dest_align_i : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_dre_flush_i : std_logic := '0';
Signal sig_pipeline_halt : std_logic := '0';
Signal sig_dre_tvalid_i : std_logic := '0';
Signal sig_input_accept : std_logic := '0';
Signal sig_tlast_enables : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
signal sig_final_mux_has_tlast : std_logic := '0';
signal sig_tlast_out : std_logic := '0';
Signal sig_tlast_strobes : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_next_auto_dest : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_current_dest_align : std_logic_vector(ALIGN_VECT_WIDTH-1 downto 0) := (others => '0');
Signal sig_last_written_strb : std_logic_vector(NUM_BYTE_LANES-1 downto 0) := (others => '0');
Signal sig_auto_flush : std_logic := '0';
Signal sig_flush_db1 : std_logic := '0';
Signal sig_flush_db2 : std_logic := '0';
signal sig_flush_db1_complete : std_logic := '0';
signal sig_flush_db2_complete : std_logic := '0';
signal sig_output_xfer : std_logic := '0';
signal sig_advance_pipe_data : std_logic := '0';
Signal sig_flush_reg : std_logic := '0';
Signal sig_input_flush_stall : std_logic := '0';
Signal sig_cntl_accept : std_logic := '0';
Signal sig_dre_halted : std_logic := '0';
begin --(architecture implementation)
-- Misc port assignments
dre_align_ready <= sig_dre_halted or
sig_flush_db2_complete ;
dre_in_tready <= sig_input_accept ;
dre_out_tstrb <= sig_dre_strb_out_i ;
dre_out_tdata <= sig_dre_data_out_i ;
dre_out_tvalid <= sig_dre_tvalid_i ;
dre_out_tlast <= sig_tlast_out ;
-- Internal logic
sig_cntl_accept <= dre_align_valid and
(sig_dre_halted or
sig_flush_db2_complete);
sig_pipeline_halt <= sig_dre_halted or
(sig_dre_tvalid_i and
not(dre_out_tready));
sig_output_xfer <= sig_dre_tvalid_i and
dre_out_tready;
sig_advance_pipe_data <= (dre_in_tvalid or
sig_dre_flush_i) and
not(sig_pipeline_halt);
sig_dre_flush_i <= sig_auto_flush ;
sig_input_accept <= dre_in_tvalid and
not(sig_pipeline_halt) and
not(sig_input_flush_stall);
sig_flush_db1_complete <= sig_flush_db1 and
not(sig_pipeline_halt);
sig_flush_db2_complete <= sig_flush_db2 and
not(sig_pipeline_halt);
sig_auto_flush <= sig_flush_db1 or
sig_flush_db2;
sig_input_flush_stall <= sig_auto_flush; -- commanded flush needed for concatonation
sig_last_written_strb <= sig_dre_strb_out_i;
------------------------------------------------------------------------------------
-- DRE Halted logic
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: IMP_DRE_HALTED_FLOP
--
-- Process Description:
-- Implements a flop for the Halted state flag. All DRE
-- operation is halted until a new alignment control is
-- loaded. The DRE automatically goes into halted state
-- at reset and at completion of a flush operation.
--
-------------------------------------------------------------
IMP_DRE_HALTED_FLOP : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
(sig_flush_db2_complete = '1' and
dre_align_valid = '0'))then
sig_dre_halted <= '1'; -- default to halted state
elsif (sig_cntl_accept = '1') then
sig_dre_halted <= '0';
else
null; -- hold current state
end if;
end if;
end process IMP_DRE_HALTED_FLOP;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_FLUSH_IN
--
-- Process Description:
-- Input Register for the flush command
--
-------------------------------------------------------------
REG_FLUSH_IN : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db2 = '1') then
sig_flush_reg <= '0';
elsif (sig_input_accept = '1') then
sig_flush_reg <= dre_flush;
else
null; -- hold current state
end if;
end if;
end process REG_FLUSH_IN;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_FINAL_MUX_TLAST_OR
--
-- Process Description:
-- Look at all associated tlast bits in the Final Mux output
-- and detirmine if any are set.
--
--
-------------------------------------------------------------
DO_FINAL_MUX_TLAST_OR : process (sig_final_mux_bus)
Variable lvar_finalmux_or : std_logic_vector(NUM_BYTE_LANES-1 downto 0);
begin
lvar_finalmux_or(0) := sig_final_mux_bus(0)(SLICE_TLAST_INDEX);
for tlast_index in 1 to NUM_BYTE_LANES-1 loop
lvar_finalmux_or(tlast_index) :=
lvar_finalmux_or(tlast_index-1) or
sig_final_mux_bus(tlast_index)(SLICE_TLAST_INDEX);
end loop;
sig_final_mux_has_tlast <= lvar_finalmux_or(NUM_BYTE_LANES-1);
end process DO_FINAL_MUX_TLAST_OR;
------------------------------------------------------------------------
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB1
--
-- Process Description:
-- Creates the first sequential flag indicating that the DRE needs to flush out
-- current contents before allowing any new inputs. This is
-- triggered by the receipt of the TLAST.
--
-------------------------------------------------------------
GEN_FLUSH_DB1 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db1 <= '0';
Elsif (sig_input_accept = '1') Then
sig_flush_db1 <= dre_flush or dre_in_tlast;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB1;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_FLUSH_DB2
--
-- Process Description:
-- Creates a second sequential flag indicating that the DRE
-- is flushing out current contents. This is
-- triggered by the assertion of the first sequential flush
-- flag.
--
-------------------------------------------------------------
GEN_FLUSH_DB2 : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
If (dre_rst = '1' or
sig_flush_db2_complete = '1') Then
sig_flush_db2 <= '0';
elsif (sig_pipeline_halt = '0') then
sig_flush_db2 <= sig_flush_db1;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_FLUSH_DB2;
-------------------------------------------------------------
-- Combinational Process
--
-- Label: CALC_DEST_STRB_ALIGN
--
-- Process Description:
-- This process calculates the byte lane position of the
-- left-most STRB that is unasserted on the DRE output STRB bus.
-- The resulting value is used as the Destination Alignment
-- Vector for the DRE.
--
-------------------------------------------------------------
CALC_DEST_STRB_ALIGN : process (sig_last_written_strb)
Variable lvar_last_strb_hole_position : Integer range 0 to NUM_BYTE_LANES;
Variable lvar_strb_hole_detected : Boolean;
Variable lvar_first_strb_assert_found : Boolean;
Variable lvar_loop_count : integer range 0 to NUM_BYTE_LANES;
Begin
lvar_loop_count := NUM_BYTE_LANES;
lvar_last_strb_hole_position := 0;
lvar_strb_hole_detected := FALSE;
lvar_first_strb_assert_found := FALSE;
-- Search through the output STRB bus starting with the MSByte
while (lvar_loop_count > 0) loop
If (sig_last_written_strb(lvar_loop_count-1) = '0' and
lvar_first_strb_assert_found = FALSE) Then
lvar_strb_hole_detected := TRUE;
lvar_last_strb_hole_position := lvar_loop_count-1;
Elsif (sig_last_written_strb(lvar_loop_count-1) = '1') Then
lvar_first_strb_assert_found := true;
else
null; -- do nothing
End if;
lvar_loop_count := lvar_loop_count - 1;
End loop;
-- now assign the encoder output value to the bit position of the last Strobe encountered
If (lvar_strb_hole_detected) Then
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(lvar_last_strb_hole_position, ALIGN_VECT_WIDTH));
else
sig_current_dest_align <= STD_LOGIC_VECTOR(TO_UNSIGNED(NO_STRB_SET_VALUE, ALIGN_VECT_WIDTH));
End if;
end process CALC_DEST_STRB_ALIGN;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
-- For Generate
--
-- Label: FORMAT_OUTPUT_DATA_STRB
--
-- For Generate Description:
-- Connect the output Data and Strobe ports to the appropriate
-- bits in the sig_output_data_reg.
--
------------------------------------------------------------
FORMAT_OUTPUT_DATA_STRB : for byte_lane_index in 0 to NUM_BYTE_LANES-1 generate
begin
sig_dre_data_out_i(get_end_index(byte_lane_index, BYTE_WIDTH) downto
get_start_index(byte_lane_index, BYTE_WIDTH)) <=
sig_output_data_reg(byte_lane_index)(BYTE_WIDTH-1 downto 0);
sig_dre_strb_out_i(byte_lane_index) <=
sig_output_data_reg(byte_lane_index)(SLICE_WIDTH-2);
end generate FORMAT_OUTPUT_DATA_STRB;
------------------------------------------------------------
------------------------------------------------------------
------------------------------------------------------------
---------------------------------------------------------------------------------
-- Registers
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_INPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of input register slices.
--
--
------------------------------------------------------------
GEN_INPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_INPUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice for the Input Register.
--
-------------------------------------------------------------
DO_INPUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or
sig_flush_db1_complete = '1' or -- clear on reset or if
(dre_in_tvalid = '1' and
sig_pipeline_halt = '0' and -- the pipe is being advanced and
dre_in_tstrb(slice_index) = '0')) then -- no new valid data id being loaded
sig_input_data_reg(slice_index) <= ZEROED_SLICE;
elsif (dre_in_tstrb(slice_index) = '1' and
sig_input_accept = '1') then
sig_input_data_reg(slice_index) <= sig_tlast_enables(slice_index) &
dre_in_tstrb(slice_index) &
dre_in_tdata((slice_index*8)+7 downto slice_index*8);
else
null; -- don't change state
end if;
end if;
end process DO_INPUTREG_SLICE;
end generate GEN_INPUT_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_DELAY_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_DELAY_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_DELAYREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_DELAYREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_advance_pipe_data = '1' and -- the pipe is being advanced and
sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_delay_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_delay_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_delay_data_reg(slice_index) <= sig_delay_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_DELAYREG_SLICE;
end generate GEN_DELAY_REG;
------------------------------------------------------------
-- For Generate
--
-- Label: GEN_OUTPUT_REG
--
-- For Generate Description:
--
-- Implements a programble number of output register slices
--
--
------------------------------------------------------------
GEN_OUTPUT_REG : for slice_index in 0 to NUM_BYTE_LANES-1 generate
begin
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: DO_OUTREG_SLICE
--
-- Process Description:
-- Implement a single register slice
--
-------------------------------------------------------------
DO_OUTREG_SLICE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1' or -- clear on reset or if
(sig_output_xfer = '1' and -- the output is being transfered and
sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '0')) then -- no new valid data id being loaded
sig_output_data_reg(slice_index) <= ZEROED_SLICE;
elsif (sig_final_mux_bus(slice_index)(SLICE_STROBE_INDEX) = '1' and
sig_advance_pipe_data = '1') then
sig_output_data_reg(slice_index) <= sig_final_mux_bus(slice_index);
else
null; -- don't change state
end if;
end if;
end process DO_OUTREG_SLICE;
end generate GEN_OUTPUT_REG;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TVALID
--
-- Process Description:
-- This sync process generates the Write request for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TVALID : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_dre_tvalid_i <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_dre_tvalid_i <= sig_final_mux_bus(NUM_BYTE_LANES-1)(SLICE_STROBE_INDEX) or -- MS Strobe is set or
sig_final_mux_has_tlast; -- the Last data beat of a packet
Elsif (dre_out_tready = '1' and -- a completed write but no
sig_dre_tvalid_i = '1') Then -- new input data so clear
-- until more input data shows up
sig_dre_tvalid_i <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TVALID;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: GEN_TLAST_OUT
--
-- Process Description:
-- This sync process generates the TLAST output for the
-- destination interface.
--
-------------------------------------------------------------
GEN_TLAST_OUT : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_tlast_out <= '0';
elsif (sig_advance_pipe_data = '1') then
sig_tlast_out <= sig_final_mux_has_tlast;
Elsif (dre_out_tready = '1' and -- a completed transfer
sig_dre_tvalid_i = '1') Then -- so clear tlast
sig_tlast_out <= '0';
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process GEN_TLAST_OUT;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_64
--
-- If Generate Description:
-- Support Logic and Mux Farm for 64-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_64 : if (C_DWIDTH = 64) generate
Signal s_case_i_64 : Integer range 0 to 7 := 0;
signal sig_cntl_state_64 : std_logic_vector(5 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(2 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(7 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_8
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_8 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(7 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00000000";
elsif (sig_tlast_strobes(7) = '1') then
sig_tlast_enables <= "10000000";
elsif (sig_tlast_strobes(6) = '1') then
sig_tlast_enables <= "01000000";
elsif (sig_tlast_strobes(5) = '1') then
sig_tlast_enables <= "00100000";
elsif (sig_tlast_strobes(4) = '1') then
sig_tlast_enables <= "00010000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "00001000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "00000100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "00000010";
else
sig_tlast_enables <= "00000001";
end if;
end process FIND_MS_STRB_SET_8;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_64, 3);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_64, 3));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_64
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_64 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_64)
begin
sig_cntl_state_64 <= dre_src_align & sig_dest_align_i;
case sig_cntl_state_64 is
when "000000" =>
s_case_i_64 <= 0;
when "000001" =>
s_case_i_64 <= 7;
when "000010" =>
s_case_i_64 <= 6;
when "000011" =>
s_case_i_64 <= 5;
when "000100" =>
s_case_i_64 <= 4;
when "000101" =>
s_case_i_64 <= 3;
when "000110" =>
s_case_i_64 <= 2;
when "000111" =>
s_case_i_64 <= 1;
when "001000" =>
s_case_i_64 <= 1;
when "001001" =>
s_case_i_64 <= 0;
when "001010" =>
s_case_i_64 <= 7;
when "001011" =>
s_case_i_64 <= 6;
when "001100" =>
s_case_i_64 <= 5;
when "001101" =>
s_case_i_64 <= 4;
when "001110" =>
s_case_i_64 <= 3;
when "001111" =>
s_case_i_64 <= 2;
when "010000" =>
s_case_i_64 <= 2;
when "010001" =>
s_case_i_64 <= 1;
when "010010" =>
s_case_i_64 <= 0;
when "010011" =>
s_case_i_64 <= 7;
when "010100" =>
s_case_i_64 <= 6;
when "010101" =>
s_case_i_64 <= 5;
when "010110" =>
s_case_i_64 <= 4;
when "010111" =>
s_case_i_64 <= 3;
when "011000" =>
s_case_i_64 <= 3;
when "011001" =>
s_case_i_64 <= 2;
when "011010" =>
s_case_i_64 <= 1;
when "011011" =>
s_case_i_64 <= 0;
when "011100" =>
s_case_i_64 <= 7;
when "011101" =>
s_case_i_64 <= 6;
when "011110" =>
s_case_i_64 <= 5;
when "011111" =>
s_case_i_64 <= 4;
when "100000" =>
s_case_i_64 <= 4;
when "100001" =>
s_case_i_64 <= 3;
when "100010" =>
s_case_i_64 <= 2;
when "100011" =>
s_case_i_64 <= 1;
when "100100" =>
s_case_i_64 <= 0;
when "100101" =>
s_case_i_64 <= 7;
when "100110" =>
s_case_i_64 <= 6;
when "100111" =>
s_case_i_64 <= 5;
when "101000" =>
s_case_i_64 <= 5;
when "101001" =>
s_case_i_64 <= 4;
when "101010" =>
s_case_i_64 <= 3;
when "101011" =>
s_case_i_64 <= 2;
when "101100" =>
s_case_i_64 <= 1;
when "101101" =>
s_case_i_64 <= 0;
when "101110" =>
s_case_i_64 <= 7;
when "101111" =>
s_case_i_64 <= 6;
when "110000" =>
s_case_i_64 <= 6;
when "110001" =>
s_case_i_64 <= 5;
when "110010" =>
s_case_i_64 <= 4;
when "110011" =>
s_case_i_64 <= 3;
when "110100" =>
s_case_i_64 <= 2;
when "110101" =>
s_case_i_64 <= 1;
when "110110" =>
s_case_i_64 <= 0;
when "110111" =>
s_case_i_64 <= 7;
when "111000" =>
s_case_i_64 <= 7;
when "111001" =>
s_case_i_64 <= 6;
when "111010" =>
s_case_i_64 <= 5;
when "111011" =>
s_case_i_64 <= 4;
when "111100" =>
s_case_i_64 <= 3;
when "111101" =>
s_case_i_64 <= 2;
when "111110" =>
s_case_i_64 <= 1;
when "111111" =>
s_case_i_64 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_64;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- Pass Mux Byte 4 (8-1 x8 Mux)
I_MUX8_1_PASS_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(4) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => ZEROED_SLICE ,
I4 => sig_input_data_reg(0) ,
I5 => sig_input_data_reg(1) ,
I6 => sig_input_data_reg(2) ,
I7 => sig_input_data_reg(3) ,
Y => sig_pass_mux_bus(4)
);
-- Pass Mux Byte 5 (8-1 x8 Mux)
I_MUX8_1_PASS_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(5) ,
I1 => ZEROED_SLICE ,
I2 => ZEROED_SLICE ,
I3 => sig_input_data_reg(0) ,
I4 => sig_input_data_reg(1) ,
I5 => sig_input_data_reg(2) ,
I6 => sig_input_data_reg(3) ,
I7 => sig_input_data_reg(4) ,
Y => sig_pass_mux_bus(5)
);
-- Pass Mux Byte 6 (8-1 x8 Mux)
I_MUX8_1_PASS_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(6) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
I4 => sig_input_data_reg(2) ,
I5 => sig_input_data_reg(3) ,
I6 => sig_input_data_reg(4) ,
I7 => sig_input_data_reg(5) ,
Y => sig_pass_mux_bus(6)
);
-- Pass Mux Byte 7 (8-1 x8 Mux)
I_MUX8_1_PASS_B7 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
I4 => sig_input_data_reg(3) ,
I5 => sig_input_data_reg(4) ,
I6 => sig_input_data_reg(5) ,
I7 => sig_input_data_reg(6) ,
Y => sig_pass_mux_bus(7)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (8-1 x8 Mux)
I_MUX8_1_DLY_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0) ,
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
I4 => sig_input_data_reg(4) ,
I5 => sig_input_data_reg(5) ,
I6 => sig_input_data_reg(6) ,
I7 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (8-1 x8 Mux)
I_MUX8_1_DLY_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(2) ,
I2 => sig_input_data_reg(3) ,
I3 => sig_input_data_reg(4) ,
I4 => sig_input_data_reg(5) ,
I5 => sig_input_data_reg(6) ,
I6 => sig_input_data_reg(7) ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (8-1 x8 Mux)
I_MUX8_1_DLY_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux8_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(2 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(3) ,
I2 => sig_input_data_reg(4) ,
I3 => sig_input_data_reg(5) ,
I4 => sig_input_data_reg(6) ,
I5 => sig_input_data_reg(7) ,
I6 => ZEROED_SLICE ,
I7 => ZEROED_SLICE ,
Y => sig_delay_mux_bus(2)
);
-- Delay Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_DLY_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(7) ,
I1 => sig_input_data_reg(4) ,
I2 => sig_input_data_reg(5) ,
I3 => sig_input_data_reg(6) ,
Y => sig_delay_mux_bus(3)
);
-- Delay Mux Byte 4 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(5) ,
I2 => sig_input_data_reg(6) ,
I3 => sig_input_data_reg(7) ,
Y => sig_delay_mux_bus(4)
);
-- Delay Mux Byte 5 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH -- : Integer := 8
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(7),
I1 => sig_input_data_reg(6),
Y => sig_delay_mux_bus(5)
);
-- Delay Mux Byte 6 (Wire)
sig_delay_mux_bus(6) <= sig_input_data_reg(7);
-- Delay Mux Byte 7 (Zeroed)
sig_delay_mux_bus(7) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Byte 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(0) <= '0';
when "001" =>
sig_final_mux_sel(0) <= '1';
when "010" =>
sig_final_mux_sel(0) <= '1';
when "011" =>
sig_final_mux_sel(0) <= '1';
when "100" =>
sig_final_mux_sel(0) <= '1';
when "101" =>
sig_final_mux_sel(0) <= '1';
when "110" =>
sig_final_mux_sel(0) <= '1';
when "111" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_input_data_reg(0),
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Byte 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(1) <= '0';
when "001" =>
sig_final_mux_sel(1) <= '1';
when "010" =>
sig_final_mux_sel(1) <= '1';
when "011" =>
sig_final_mux_sel(1) <= '1';
when "100" =>
sig_final_mux_sel(1) <= '1';
when "101" =>
sig_final_mux_sel(1) <= '1';
when "110" =>
sig_final_mux_sel(1) <= '1';
when "111" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Byte 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(2) <= '0';
when "001" =>
sig_final_mux_sel(2) <= '1';
when "010" =>
sig_final_mux_sel(2) <= '1';
when "011" =>
sig_final_mux_sel(2) <= '1';
when "100" =>
sig_final_mux_sel(2) <= '1';
when "101" =>
sig_final_mux_sel(2) <= '1';
when "110" =>
sig_final_mux_sel(2) <= '0';
when "111" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Byte 3 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B3_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 3 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B3_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(3) <= '0';
when "001" =>
sig_final_mux_sel(3) <= '1';
when "010" =>
sig_final_mux_sel(3) <= '1';
when "011" =>
sig_final_mux_sel(3) <= '1';
when "100" =>
sig_final_mux_sel(3) <= '1';
when "101" =>
sig_final_mux_sel(3) <= '0';
when "110" =>
sig_final_mux_sel(3) <= '0';
when "111" =>
sig_final_mux_sel(3) <= '0';
when others =>
sig_final_mux_sel(3) <= '0';
end case;
end process MUX2_1_FINAL_B3_CNTL;
I_MUX2_1_FINAL_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(3) ,
I0 => sig_pass_mux_bus(3) ,
I1 => sig_delay_data_reg(3),
Y => sig_final_mux_bus(3)
);
-- Final Mux Byte 4 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B4_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 4 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B4_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(4) <= '0';
when "001" =>
sig_final_mux_sel(4) <= '1';
when "010" =>
sig_final_mux_sel(4) <= '1';
when "011" =>
sig_final_mux_sel(4) <= '1';
when "100" =>
sig_final_mux_sel(4) <= '0';
when "101" =>
sig_final_mux_sel(4) <= '0';
when "110" =>
sig_final_mux_sel(4) <= '0';
when "111" =>
sig_final_mux_sel(4) <= '0';
when others =>
sig_final_mux_sel(4) <= '0';
end case;
end process MUX2_1_FINAL_B4_CNTL;
I_MUX2_1_FINAL_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(4) ,
I0 => sig_pass_mux_bus(4) ,
I1 => sig_delay_data_reg(4),
Y => sig_final_mux_bus(4)
);
-- Final Mux Byte 5 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B5_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 5 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B5_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(5) <= '0';
when "001" =>
sig_final_mux_sel(5) <= '1';
when "010" =>
sig_final_mux_sel(5) <= '1';
when "011" =>
sig_final_mux_sel(5) <= '0';
when "100" =>
sig_final_mux_sel(5) <= '0';
when "101" =>
sig_final_mux_sel(5) <= '0';
when "110" =>
sig_final_mux_sel(5) <= '0';
when "111" =>
sig_final_mux_sel(5) <= '0';
when others =>
sig_final_mux_sel(5) <= '0';
end case;
end process MUX2_1_FINAL_B5_CNTL;
I_MUX2_1_FINAL_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(5) ,
I0 => sig_pass_mux_bus(5) ,
I1 => sig_delay_data_reg(5),
Y => sig_final_mux_bus(5)
);
-- Final Mux Byte 6 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B6_CNTL
--
-- Process Description:
-- This process generates the Select Control for Byte 6 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B6_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "000" =>
sig_final_mux_sel(6) <= '0';
when "001" =>
sig_final_mux_sel(6) <= '1';
when "010" =>
sig_final_mux_sel(6) <= '0';
when "011" =>
sig_final_mux_sel(6) <= '0';
when "100" =>
sig_final_mux_sel(6) <= '0';
when "101" =>
sig_final_mux_sel(6) <= '0';
when "110" =>
sig_final_mux_sel(6) <= '0';
when "111" =>
sig_final_mux_sel(6) <= '0';
when others =>
sig_final_mux_sel(6) <= '0';
end case;
end process MUX2_1_FINAL_B6_CNTL;
I_MUX2_1_FINAL_B6 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(6) ,
I0 => sig_pass_mux_bus(6) ,
I1 => sig_delay_data_reg(6),
Y => sig_final_mux_bus(6)
);
-- Final Mux Byte 7 (wire)
sig_final_mux_sel(7) <= '0';
sig_final_mux_bus(7) <= sig_pass_mux_bus(7);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_64;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_32
--
-- If Generate Description:
-- Support Logic and Mux Farm for 32-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_32 : if (C_DWIDTH = 32) generate
Signal s_case_i_32 : Integer range 0 to 3 := 0;
signal sig_cntl_state_32 : std_logic_vector(3 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_reg : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_final_mux_sel : std_logic_vector(3 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_4
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_4 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(3 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "0000";
elsif (sig_tlast_strobes(3) = '1') then
sig_tlast_enables <= "1000";
elsif (sig_tlast_strobes(2) = '1') then
sig_tlast_enables <= "0100";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "0010";
else
sig_tlast_enables <= "0001";
end if;
end process FIND_MS_STRB_SET_4;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to sld_logic_vector
--sig_shift_case_i <= CONV_STD_LOGIC_VECTOR(s_case_i_32, 2);
sig_shift_case_i <= STD_LOGIC_VECTOR(TO_UNSIGNED(s_case_i_32, 2));
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_32
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_32 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_32)
begin
sig_cntl_state_32 <= dre_src_align(1 downto 0) & sig_dest_align_i(1 downto 0);
case sig_cntl_state_32 is
when "0000" =>
s_case_i_32 <= 0;
when "0001" =>
s_case_i_32 <= 3;
when "0010" =>
s_case_i_32 <= 2;
when "0011" =>
s_case_i_32 <= 1;
when "0100" =>
s_case_i_32 <= 1;
when "0101" =>
s_case_i_32 <= 0;
when "0110" =>
s_case_i_32 <= 3;
when "0111" =>
s_case_i_32 <= 2;
when "1000" =>
s_case_i_32 <= 2;
when "1001" =>
s_case_i_32 <= 1;
when "1010" =>
s_case_i_32 <= 0;
when "1011" =>
s_case_i_32 <= 3;
when "1100" =>
s_case_i_32 <= 3;
when "1101" =>
s_case_i_32 <= 2;
when "1110" =>
s_case_i_32 <= 1;
when "1111" =>
s_case_i_32 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_32;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= (others => '0');
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- Pass Mux Byte 2 (4-1 x8 Mux)
I_MUX4_1_PASS_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(2) ,
I1 => ZEROED_SLICE ,
I2 => sig_input_data_reg(0) ,
I3 => sig_input_data_reg(1) ,
Y => sig_pass_mux_bus(2)
);
-- Pass Mux Byte 3 (4-1 x8 Mux)
I_MUX4_1_PASS_B3 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => sig_input_data_reg(3) ,
I1 => sig_input_data_reg(0) ,
I2 => sig_input_data_reg(1) ,
I3 => sig_input_data_reg(2) ,
Y => sig_pass_mux_bus(3)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Byte 0 (4-1 x8 Mux)
I_MUX4_1_DLY_B4 : entity axi_datamover_v5_1.axi_datamover_dre_mux4_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(1 downto 0),
I0 => ZEROED_SLICE ,
I1 => sig_input_data_reg(1) ,
I2 => sig_input_data_reg(2) ,
I3 => sig_input_data_reg(3) ,
Y => sig_delay_mux_bus(0)
);
-- Delay Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_DLY_B5 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg(0),
I0 => sig_input_data_reg(3),
I1 => sig_input_data_reg(2),
Y => sig_delay_mux_bus(1)
);
-- Delay Mux Byte 2 (Wire)
sig_delay_mux_bus(2) <= sig_input_data_reg(3);
-- Delay Mux Byte 3 (Zeroed)
sig_delay_mux_bus(3) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(0) <= '0';
when "01" =>
sig_final_mux_sel(0) <= '1';
when "10" =>
sig_final_mux_sel(0) <= '1';
when "11" =>
sig_final_mux_sel(0) <= '1';
when others =>
sig_final_mux_sel(0) <= '0';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B1_CNTL
--
-- Process Description:
-- This process generates the Select Control for slice 1 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B1_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(1) <= '0';
when "01" =>
sig_final_mux_sel(1) <= '1';
when "10" =>
sig_final_mux_sel(1) <= '1';
when "11" =>
sig_final_mux_sel(1) <= '0';
when others =>
sig_final_mux_sel(1) <= '0';
end case;
end process MUX2_1_FINAL_B1_CNTL;
I_MUX2_1_FINAL_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(1) ,
I0 => sig_pass_mux_bus(1) ,
I1 => sig_delay_data_reg(1),
Y => sig_final_mux_bus(1)
);
-- Final Mux Slice 2 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B2_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 2 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B2_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when "00" =>
sig_final_mux_sel(2) <= '0';
when "01" =>
sig_final_mux_sel(2) <= '1';
when "10" =>
sig_final_mux_sel(2) <= '0';
when "11" =>
sig_final_mux_sel(2) <= '0';
when others =>
sig_final_mux_sel(2) <= '0';
end case;
end process MUX2_1_FINAL_B2_CNTL;
I_MUX2_1_FINAL_B2 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(2) ,
I0 => sig_pass_mux_bus(2) ,
I1 => sig_delay_data_reg(2),
Y => sig_final_mux_bus(2)
);
-- Final Mux Slice 3 (wire)
sig_final_mux_sel(3) <= '0';
sig_final_mux_bus(3) <= sig_pass_mux_bus(3);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_32;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
------------------------------------------------------------
-- If Generate
--
-- Label: GEN_MUXFARM_16
--
-- If Generate Description:
-- Support Logic and Mux Farm for 16-bit data path case
--
--
------------------------------------------------------------
GEN_MUXFARM_16 : if (C_DWIDTH = 16) generate
Signal s_case_i_16 : Integer range 0 to 1 := 0;
signal sig_cntl_state_16 : std_logic_vector(1 downto 0) := (others => '0');
Signal sig_shift_case_i : std_logic := '0';
Signal sig_shift_case_reg : std_logic := '0';
Signal sig_final_mux_sel : std_logic_vector(1 downto 0) := (others => '0');
begin
-------------------------------------------------------------
-- Combinational Process
--
-- Label: FIND_MS_STRB_SET_2
--
-- Process Description:
-- This process finds the most significant asserted strobe
-- position. This position is used to enable the input flop
-- for TLAST that is associated with that byte position. The
-- TLAST can then flow through the DRE pipe with the last
-- valid byte of data.
--
-------------------------------------------------------------
FIND_MS_STRB_SET_2 : process (dre_in_tlast,
dre_in_tstrb,
sig_tlast_strobes)
begin
sig_tlast_strobes <= dre_in_tstrb(1 downto 0); -- makes case choice locally static
if (dre_in_tlast = '0') then
sig_tlast_enables <= "00";
elsif (sig_tlast_strobes(1) = '1') then
sig_tlast_enables <= "10";
else
sig_tlast_enables <= "01";
end if;
end process FIND_MS_STRB_SET_2;
---------------------------------------------------------------------------------
-- Shift Case logic
-- The new auto-destination alignment is based on the last
-- strobe alignment written into the output register.
sig_next_auto_dest <= sig_current_dest_align;
-- Select the destination alignment to use
sig_dest_align_i <= sig_next_auto_dest
When (dre_use_autodest = '1')
Else dre_dest_align;
-- Convert shift case to std_logic
sig_shift_case_i <= '1'
When s_case_i_16 = 1
Else '0';
-------------------------------------------------------------
-- Combinational Process
--
-- Label: DO_SHIFT_CASE_16
--
-- Process Description:
-- Implements the DRE Control State Calculator
--
-------------------------------------------------------------
DO_SHIFT_CASE_16 : process (dre_src_align ,
sig_dest_align_i,
sig_cntl_state_16)
begin
sig_cntl_state_16 <= dre_src_align(0) & sig_dest_align_i(0);
case sig_cntl_state_16 is
when "00" =>
s_case_i_16 <= 0;
when "01" =>
s_case_i_16 <= 1;
when "10" =>
s_case_i_16 <= 1;
when "11" =>
s_case_i_16 <= 0;
when others =>
NULL;
end case;
end process DO_SHIFT_CASE_16;
-------------------------------------------------------------
-- Synchronous Process with Sync Reset
--
-- Label: REG_SHIFT_CASE
--
-- Process Description:
-- This process registers the Shift Case output from the
-- Shift Case Generator. This will be used to control the
-- select inputs of the Shift Muxes for the duration of the
-- data transfer session. If Pass Through is requested, then
-- Shift Case 0 is forced regardless of source and destination
-- alignment values.
--
-------------------------------------------------------------
REG_SHIFT_CASE : process (dre_clk)
begin
if (dre_clk'event and dre_clk = '1') then
if (dre_rst = '1') then
sig_shift_case_reg <= '0';
elsif (sig_cntl_accept = '1') then
sig_shift_case_reg <= sig_shift_case_i;
else
null; -- hold state
end if;
-- else
-- null;
end if;
end process REG_SHIFT_CASE;
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start PASS Mux Farm Design-------------------------------------------------
-- Pass Mux Byte 0 (wire)
-- This is a wire so.....
sig_pass_mux_bus(0) <= sig_input_data_reg(0);
-- Pass Mux Byte 1 (2-1 x8 Mux)
I_MUX2_1_PASS_B1 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_shift_case_reg,
I0 => sig_input_data_reg(1),
I1 => sig_input_data_reg(0),
Y => sig_pass_mux_bus(1)
);
-- End PASS Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Delay Mux Farm Design-------------------------------------------------
-- Delay Mux Slice 0 (Wire)
sig_delay_mux_bus(0) <= sig_input_data_reg(1);
-- Delay Mux Slice 1 (Zeroed)
sig_delay_mux_bus(1) <= ZEROED_SLICE;
-- End Delay Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- Start Final Mux Farm Design-------------------------------------------------
-- Final Mux Slice 0 (2-1 x8 Mux)
-------------------------------------------------------------
-- Combinational Process
--
-- Label: MUX2_1_FINAL_B0_CNTL
--
-- Process Description:
-- This process generates the Select Control for Slice 0 of
-- the Final 2-1 Mux of the DRE.
--
-------------------------------------------------------------
MUX2_1_FINAL_B0_CNTL : process (sig_shift_case_reg)
begin
case sig_shift_case_reg is
when '0' =>
sig_final_mux_sel(0) <= '0';
when others =>
sig_final_mux_sel(0) <= '1';
end case;
end process MUX2_1_FINAL_B0_CNTL;
I_MUX2_1_FINAL_B0 : entity axi_datamover_v5_1.axi_datamover_dre_mux2_1_x_n
generic map(
C_WIDTH => SLICE_WIDTH
)
port map(
Sel => sig_final_mux_sel(0) ,
I0 => sig_pass_mux_bus(0) ,
I1 => sig_delay_data_reg(0),
Y => sig_final_mux_bus(0)
);
-- Final Mux Slice 1 (wire)
sig_final_mux_sel(1) <= '0';
sig_final_mux_bus(1) <= sig_pass_mux_bus(1);
-- End Final Mux Farm Design---------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
end generate GEN_MUXFARM_16;
end implementation;
|
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date : Wed May 31 20:12:00 2017
-- Host : GILAMONSTER running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode funcsim
-- c:/ZyboIP/examples/dma_example/dma_example.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.vhdl
-- Design : system_processing_system7_0_0
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_processing_system7_0_0_processing_system7_v5_5_processing_system7 is
port (
CAN0_PHY_TX : out STD_LOGIC;
CAN0_PHY_RX : in STD_LOGIC;
CAN1_PHY_TX : out STD_LOGIC;
CAN1_PHY_RX : in STD_LOGIC;
ENET0_GMII_TX_EN : out STD_LOGIC;
ENET0_GMII_TX_ER : out STD_LOGIC;
ENET0_MDIO_MDC : out STD_LOGIC;
ENET0_MDIO_O : out STD_LOGIC;
ENET0_MDIO_T : out STD_LOGIC;
ENET0_PTP_DELAY_REQ_RX : out STD_LOGIC;
ENET0_PTP_DELAY_REQ_TX : out STD_LOGIC;
ENET0_PTP_PDELAY_REQ_RX : out STD_LOGIC;
ENET0_PTP_PDELAY_REQ_TX : out STD_LOGIC;
ENET0_PTP_PDELAY_RESP_RX : out STD_LOGIC;
ENET0_PTP_PDELAY_RESP_TX : out STD_LOGIC;
ENET0_PTP_SYNC_FRAME_RX : out STD_LOGIC;
ENET0_PTP_SYNC_FRAME_TX : out STD_LOGIC;
ENET0_SOF_RX : out STD_LOGIC;
ENET0_SOF_TX : out STD_LOGIC;
ENET0_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 );
ENET0_GMII_COL : in STD_LOGIC;
ENET0_GMII_CRS : in STD_LOGIC;
ENET0_GMII_RX_CLK : in STD_LOGIC;
ENET0_GMII_RX_DV : in STD_LOGIC;
ENET0_GMII_RX_ER : in STD_LOGIC;
ENET0_GMII_TX_CLK : in STD_LOGIC;
ENET0_MDIO_I : in STD_LOGIC;
ENET0_EXT_INTIN : in STD_LOGIC;
ENET0_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 );
ENET1_GMII_TX_EN : out STD_LOGIC;
ENET1_GMII_TX_ER : out STD_LOGIC;
ENET1_MDIO_MDC : out STD_LOGIC;
ENET1_MDIO_O : out STD_LOGIC;
ENET1_MDIO_T : out STD_LOGIC;
ENET1_PTP_DELAY_REQ_RX : out STD_LOGIC;
ENET1_PTP_DELAY_REQ_TX : out STD_LOGIC;
ENET1_PTP_PDELAY_REQ_RX : out STD_LOGIC;
ENET1_PTP_PDELAY_REQ_TX : out STD_LOGIC;
ENET1_PTP_PDELAY_RESP_RX : out STD_LOGIC;
ENET1_PTP_PDELAY_RESP_TX : out STD_LOGIC;
ENET1_PTP_SYNC_FRAME_RX : out STD_LOGIC;
ENET1_PTP_SYNC_FRAME_TX : out STD_LOGIC;
ENET1_SOF_RX : out STD_LOGIC;
ENET1_SOF_TX : out STD_LOGIC;
ENET1_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 );
ENET1_GMII_COL : in STD_LOGIC;
ENET1_GMII_CRS : in STD_LOGIC;
ENET1_GMII_RX_CLK : in STD_LOGIC;
ENET1_GMII_RX_DV : in STD_LOGIC;
ENET1_GMII_RX_ER : in STD_LOGIC;
ENET1_GMII_TX_CLK : in STD_LOGIC;
ENET1_MDIO_I : in STD_LOGIC;
ENET1_EXT_INTIN : in STD_LOGIC;
ENET1_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 );
GPIO_I : in STD_LOGIC_VECTOR ( 63 downto 0 );
GPIO_O : out STD_LOGIC_VECTOR ( 63 downto 0 );
GPIO_T : out STD_LOGIC_VECTOR ( 63 downto 0 );
I2C0_SDA_I : in STD_LOGIC;
I2C0_SDA_O : out STD_LOGIC;
I2C0_SDA_T : out STD_LOGIC;
I2C0_SCL_I : in STD_LOGIC;
I2C0_SCL_O : out STD_LOGIC;
I2C0_SCL_T : out STD_LOGIC;
I2C1_SDA_I : in STD_LOGIC;
I2C1_SDA_O : out STD_LOGIC;
I2C1_SDA_T : out STD_LOGIC;
I2C1_SCL_I : in STD_LOGIC;
I2C1_SCL_O : out STD_LOGIC;
I2C1_SCL_T : out STD_LOGIC;
PJTAG_TCK : in STD_LOGIC;
PJTAG_TMS : in STD_LOGIC;
PJTAG_TDI : in STD_LOGIC;
PJTAG_TDO : out STD_LOGIC;
SDIO0_CLK : out STD_LOGIC;
SDIO0_CLK_FB : in STD_LOGIC;
SDIO0_CMD_O : out STD_LOGIC;
SDIO0_CMD_I : in STD_LOGIC;
SDIO0_CMD_T : out STD_LOGIC;
SDIO0_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO0_LED : out STD_LOGIC;
SDIO0_CDN : in STD_LOGIC;
SDIO0_WP : in STD_LOGIC;
SDIO0_BUSPOW : out STD_LOGIC;
SDIO0_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 );
SDIO1_CLK : out STD_LOGIC;
SDIO1_CLK_FB : in STD_LOGIC;
SDIO1_CMD_O : out STD_LOGIC;
SDIO1_CMD_I : in STD_LOGIC;
SDIO1_CMD_T : out STD_LOGIC;
SDIO1_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 );
SDIO1_LED : out STD_LOGIC;
SDIO1_CDN : in STD_LOGIC;
SDIO1_WP : in STD_LOGIC;
SDIO1_BUSPOW : out STD_LOGIC;
SDIO1_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 );
SPI0_SCLK_I : in STD_LOGIC;
SPI0_SCLK_O : out STD_LOGIC;
SPI0_SCLK_T : out STD_LOGIC;
SPI0_MOSI_I : in STD_LOGIC;
SPI0_MOSI_O : out STD_LOGIC;
SPI0_MOSI_T : out STD_LOGIC;
SPI0_MISO_I : in STD_LOGIC;
SPI0_MISO_O : out STD_LOGIC;
SPI0_MISO_T : out STD_LOGIC;
SPI0_SS_I : in STD_LOGIC;
SPI0_SS_O : out STD_LOGIC;
SPI0_SS1_O : out STD_LOGIC;
SPI0_SS2_O : out STD_LOGIC;
SPI0_SS_T : out STD_LOGIC;
SPI1_SCLK_I : in STD_LOGIC;
SPI1_SCLK_O : out STD_LOGIC;
SPI1_SCLK_T : out STD_LOGIC;
SPI1_MOSI_I : in STD_LOGIC;
SPI1_MOSI_O : out STD_LOGIC;
SPI1_MOSI_T : out STD_LOGIC;
SPI1_MISO_I : in STD_LOGIC;
SPI1_MISO_O : out STD_LOGIC;
SPI1_MISO_T : out STD_LOGIC;
SPI1_SS_I : in STD_LOGIC;
SPI1_SS_O : out STD_LOGIC;
SPI1_SS1_O : out STD_LOGIC;
SPI1_SS2_O : out STD_LOGIC;
SPI1_SS_T : out STD_LOGIC;
UART0_DTRN : out STD_LOGIC;
UART0_RTSN : out STD_LOGIC;
UART0_TX : out STD_LOGIC;
UART0_CTSN : in STD_LOGIC;
UART0_DCDN : in STD_LOGIC;
UART0_DSRN : in STD_LOGIC;
UART0_RIN : in STD_LOGIC;
UART0_RX : in STD_LOGIC;
UART1_DTRN : out STD_LOGIC;
UART1_RTSN : out STD_LOGIC;
UART1_TX : out STD_LOGIC;
UART1_CTSN : in STD_LOGIC;
UART1_DCDN : in STD_LOGIC;
UART1_DSRN : in STD_LOGIC;
UART1_RIN : in STD_LOGIC;
UART1_RX : in STD_LOGIC;
TTC0_WAVE0_OUT : out STD_LOGIC;
TTC0_WAVE1_OUT : out STD_LOGIC;
TTC0_WAVE2_OUT : out STD_LOGIC;
TTC0_CLK0_IN : in STD_LOGIC;
TTC0_CLK1_IN : in STD_LOGIC;
TTC0_CLK2_IN : in STD_LOGIC;
TTC1_WAVE0_OUT : out STD_LOGIC;
TTC1_WAVE1_OUT : out STD_LOGIC;
TTC1_WAVE2_OUT : out STD_LOGIC;
TTC1_CLK0_IN : in STD_LOGIC;
TTC1_CLK1_IN : in STD_LOGIC;
TTC1_CLK2_IN : in STD_LOGIC;
WDT_CLK_IN : in STD_LOGIC;
WDT_RST_OUT : out STD_LOGIC;
TRACE_CLK : in STD_LOGIC;
TRACE_CTL : out STD_LOGIC;
TRACE_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
TRACE_CLK_OUT : out STD_LOGIC;
USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB0_VBUS_PWRSELECT : out STD_LOGIC;
USB0_VBUS_PWRFAULT : in STD_LOGIC;
USB1_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB1_VBUS_PWRSELECT : out STD_LOGIC;
USB1_VBUS_PWRFAULT : in STD_LOGIC;
SRAM_INTIN : in STD_LOGIC;
M_AXI_GP0_ARESETN : out STD_LOGIC;
M_AXI_GP0_ARVALID : out STD_LOGIC;
M_AXI_GP0_AWVALID : out STD_LOGIC;
M_AXI_GP0_BREADY : out STD_LOGIC;
M_AXI_GP0_RREADY : out STD_LOGIC;
M_AXI_GP0_WLAST : out STD_LOGIC;
M_AXI_GP0_WVALID : out STD_LOGIC;
M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ACLK : in STD_LOGIC;
M_AXI_GP0_ARREADY : in STD_LOGIC;
M_AXI_GP0_AWREADY : in STD_LOGIC;
M_AXI_GP0_BVALID : in STD_LOGIC;
M_AXI_GP0_RLAST : in STD_LOGIC;
M_AXI_GP0_RVALID : in STD_LOGIC;
M_AXI_GP0_WREADY : in STD_LOGIC;
M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_ARESETN : out STD_LOGIC;
M_AXI_GP1_ARVALID : out STD_LOGIC;
M_AXI_GP1_AWVALID : out STD_LOGIC;
M_AXI_GP1_BREADY : out STD_LOGIC;
M_AXI_GP1_RREADY : out STD_LOGIC;
M_AXI_GP1_WLAST : out STD_LOGIC;
M_AXI_GP1_WVALID : out STD_LOGIC;
M_AXI_GP1_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP1_ACLK : in STD_LOGIC;
M_AXI_GP1_ARREADY : in STD_LOGIC;
M_AXI_GP1_AWREADY : in STD_LOGIC;
M_AXI_GP1_BVALID : in STD_LOGIC;
M_AXI_GP1_RLAST : in STD_LOGIC;
M_AXI_GP1_RVALID : in STD_LOGIC;
M_AXI_GP1_WREADY : in STD_LOGIC;
M_AXI_GP1_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_ARESETN : out STD_LOGIC;
S_AXI_GP0_ARREADY : out STD_LOGIC;
S_AXI_GP0_AWREADY : out STD_LOGIC;
S_AXI_GP0_BVALID : out STD_LOGIC;
S_AXI_GP0_RLAST : out STD_LOGIC;
S_AXI_GP0_RVALID : out STD_LOGIC;
S_AXI_GP0_WREADY : out STD_LOGIC;
S_AXI_GP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_ACLK : in STD_LOGIC;
S_AXI_GP0_ARVALID : in STD_LOGIC;
S_AXI_GP0_AWVALID : in STD_LOGIC;
S_AXI_GP0_BREADY : in STD_LOGIC;
S_AXI_GP0_RREADY : in STD_LOGIC;
S_AXI_GP0_WLAST : in STD_LOGIC;
S_AXI_GP0_WVALID : in STD_LOGIC;
S_AXI_GP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_ARESETN : out STD_LOGIC;
S_AXI_GP1_ARREADY : out STD_LOGIC;
S_AXI_GP1_AWREADY : out STD_LOGIC;
S_AXI_GP1_BVALID : out STD_LOGIC;
S_AXI_GP1_RLAST : out STD_LOGIC;
S_AXI_GP1_RVALID : out STD_LOGIC;
S_AXI_GP1_WREADY : out STD_LOGIC;
S_AXI_GP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_ACLK : in STD_LOGIC;
S_AXI_GP1_ARVALID : in STD_LOGIC;
S_AXI_GP1_AWVALID : in STD_LOGIC;
S_AXI_GP1_BREADY : in STD_LOGIC;
S_AXI_GP1_RREADY : in STD_LOGIC;
S_AXI_GP1_WLAST : in STD_LOGIC;
S_AXI_GP1_WVALID : in STD_LOGIC;
S_AXI_GP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_GP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_GP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_GP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_GP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_GP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_ACP_ARESETN : out STD_LOGIC;
S_AXI_ACP_ARREADY : out STD_LOGIC;
S_AXI_ACP_AWREADY : out STD_LOGIC;
S_AXI_ACP_BVALID : out STD_LOGIC;
S_AXI_ACP_RLAST : out STD_LOGIC;
S_AXI_ACP_RVALID : out STD_LOGIC;
S_AXI_ACP_WREADY : out STD_LOGIC;
S_AXI_ACP_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_BID : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_RID : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_ACP_ACLK : in STD_LOGIC;
S_AXI_ACP_ARVALID : in STD_LOGIC;
S_AXI_ACP_AWVALID : in STD_LOGIC;
S_AXI_ACP_BREADY : in STD_LOGIC;
S_AXI_ACP_RREADY : in STD_LOGIC;
S_AXI_ACP_WLAST : in STD_LOGIC;
S_AXI_ACP_WVALID : in STD_LOGIC;
S_AXI_ACP_ARID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_WID : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_ACP_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_ACP_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_ACP_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_ACP_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_ACP_ARUSER : in STD_LOGIC_VECTOR ( 4 downto 0 );
S_AXI_ACP_AWUSER : in STD_LOGIC_VECTOR ( 4 downto 0 );
S_AXI_ACP_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_ACP_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_ARESETN : out STD_LOGIC;
S_AXI_HP0_ARREADY : out STD_LOGIC;
S_AXI_HP0_AWREADY : out STD_LOGIC;
S_AXI_HP0_BVALID : out STD_LOGIC;
S_AXI_HP0_RLAST : out STD_LOGIC;
S_AXI_HP0_RVALID : out STD_LOGIC;
S_AXI_HP0_WREADY : out STD_LOGIC;
S_AXI_HP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_ACLK : in STD_LOGIC;
S_AXI_HP0_ARVALID : in STD_LOGIC;
S_AXI_HP0_AWVALID : in STD_LOGIC;
S_AXI_HP0_BREADY : in STD_LOGIC;
S_AXI_HP0_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_RREADY : in STD_LOGIC;
S_AXI_HP0_WLAST : in STD_LOGIC;
S_AXI_HP0_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_WVALID : in STD_LOGIC;
S_AXI_HP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_ARESETN : out STD_LOGIC;
S_AXI_HP1_ARREADY : out STD_LOGIC;
S_AXI_HP1_AWREADY : out STD_LOGIC;
S_AXI_HP1_BVALID : out STD_LOGIC;
S_AXI_HP1_RLAST : out STD_LOGIC;
S_AXI_HP1_RVALID : out STD_LOGIC;
S_AXI_HP1_WREADY : out STD_LOGIC;
S_AXI_HP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP1_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP1_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_ACLK : in STD_LOGIC;
S_AXI_HP1_ARVALID : in STD_LOGIC;
S_AXI_HP1_AWVALID : in STD_LOGIC;
S_AXI_HP1_BREADY : in STD_LOGIC;
S_AXI_HP1_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP1_RREADY : in STD_LOGIC;
S_AXI_HP1_WLAST : in STD_LOGIC;
S_AXI_HP1_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP1_WVALID : in STD_LOGIC;
S_AXI_HP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP1_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP1_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_ARESETN : out STD_LOGIC;
S_AXI_HP2_ARREADY : out STD_LOGIC;
S_AXI_HP2_AWREADY : out STD_LOGIC;
S_AXI_HP2_BVALID : out STD_LOGIC;
S_AXI_HP2_RLAST : out STD_LOGIC;
S_AXI_HP2_RVALID : out STD_LOGIC;
S_AXI_HP2_WREADY : out STD_LOGIC;
S_AXI_HP2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP2_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP2_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_ACLK : in STD_LOGIC;
S_AXI_HP2_ARVALID : in STD_LOGIC;
S_AXI_HP2_AWVALID : in STD_LOGIC;
S_AXI_HP2_BREADY : in STD_LOGIC;
S_AXI_HP2_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP2_RREADY : in STD_LOGIC;
S_AXI_HP2_WLAST : in STD_LOGIC;
S_AXI_HP2_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP2_WVALID : in STD_LOGIC;
S_AXI_HP2_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP2_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP2_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP2_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP2_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP2_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP2_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP2_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_ARESETN : out STD_LOGIC;
S_AXI_HP3_ARREADY : out STD_LOGIC;
S_AXI_HP3_AWREADY : out STD_LOGIC;
S_AXI_HP3_BVALID : out STD_LOGIC;
S_AXI_HP3_RLAST : out STD_LOGIC;
S_AXI_HP3_RVALID : out STD_LOGIC;
S_AXI_HP3_WREADY : out STD_LOGIC;
S_AXI_HP3_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP3_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP3_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_ACLK : in STD_LOGIC;
S_AXI_HP3_ARVALID : in STD_LOGIC;
S_AXI_HP3_AWVALID : in STD_LOGIC;
S_AXI_HP3_BREADY : in STD_LOGIC;
S_AXI_HP3_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP3_RREADY : in STD_LOGIC;
S_AXI_HP3_WLAST : in STD_LOGIC;
S_AXI_HP3_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP3_WVALID : in STD_LOGIC;
S_AXI_HP3_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP3_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP3_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP3_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP3_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP3_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP3_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP3_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
IRQ_P2F_DMAC_ABORT : out STD_LOGIC;
IRQ_P2F_DMAC0 : out STD_LOGIC;
IRQ_P2F_DMAC1 : out STD_LOGIC;
IRQ_P2F_DMAC2 : out STD_LOGIC;
IRQ_P2F_DMAC3 : out STD_LOGIC;
IRQ_P2F_DMAC4 : out STD_LOGIC;
IRQ_P2F_DMAC5 : out STD_LOGIC;
IRQ_P2F_DMAC6 : out STD_LOGIC;
IRQ_P2F_DMAC7 : out STD_LOGIC;
IRQ_P2F_SMC : out STD_LOGIC;
IRQ_P2F_QSPI : out STD_LOGIC;
IRQ_P2F_CTI : out STD_LOGIC;
IRQ_P2F_GPIO : out STD_LOGIC;
IRQ_P2F_USB0 : out STD_LOGIC;
IRQ_P2F_ENET0 : out STD_LOGIC;
IRQ_P2F_ENET_WAKE0 : out STD_LOGIC;
IRQ_P2F_SDIO0 : out STD_LOGIC;
IRQ_P2F_I2C0 : out STD_LOGIC;
IRQ_P2F_SPI0 : out STD_LOGIC;
IRQ_P2F_UART0 : out STD_LOGIC;
IRQ_P2F_CAN0 : out STD_LOGIC;
IRQ_P2F_USB1 : out STD_LOGIC;
IRQ_P2F_ENET1 : out STD_LOGIC;
IRQ_P2F_ENET_WAKE1 : out STD_LOGIC;
IRQ_P2F_SDIO1 : out STD_LOGIC;
IRQ_P2F_I2C1 : out STD_LOGIC;
IRQ_P2F_SPI1 : out STD_LOGIC;
IRQ_P2F_UART1 : out STD_LOGIC;
IRQ_P2F_CAN1 : out STD_LOGIC;
IRQ_F2P : in STD_LOGIC_VECTOR ( 1 downto 0 );
Core0_nFIQ : in STD_LOGIC;
Core0_nIRQ : in STD_LOGIC;
Core1_nFIQ : in STD_LOGIC;
Core1_nIRQ : in STD_LOGIC;
DMA0_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA0_DAVALID : out STD_LOGIC;
DMA0_DRREADY : out STD_LOGIC;
DMA0_RSTN : out STD_LOGIC;
DMA1_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA1_DAVALID : out STD_LOGIC;
DMA1_DRREADY : out STD_LOGIC;
DMA1_RSTN : out STD_LOGIC;
DMA2_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA2_DAVALID : out STD_LOGIC;
DMA2_DRREADY : out STD_LOGIC;
DMA2_RSTN : out STD_LOGIC;
DMA3_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 );
DMA3_DAVALID : out STD_LOGIC;
DMA3_DRREADY : out STD_LOGIC;
DMA3_RSTN : out STD_LOGIC;
DMA0_ACLK : in STD_LOGIC;
DMA0_DAREADY : in STD_LOGIC;
DMA0_DRLAST : in STD_LOGIC;
DMA0_DRVALID : in STD_LOGIC;
DMA1_ACLK : in STD_LOGIC;
DMA1_DAREADY : in STD_LOGIC;
DMA1_DRLAST : in STD_LOGIC;
DMA1_DRVALID : in STD_LOGIC;
DMA2_ACLK : in STD_LOGIC;
DMA2_DAREADY : in STD_LOGIC;
DMA2_DRLAST : in STD_LOGIC;
DMA2_DRVALID : in STD_LOGIC;
DMA3_ACLK : in STD_LOGIC;
DMA3_DAREADY : in STD_LOGIC;
DMA3_DRLAST : in STD_LOGIC;
DMA3_DRVALID : in STD_LOGIC;
DMA0_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA1_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA2_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
DMA3_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 );
FCLK_CLK3 : out STD_LOGIC;
FCLK_CLK2 : out STD_LOGIC;
FCLK_CLK1 : out STD_LOGIC;
FCLK_CLK0 : out STD_LOGIC;
FCLK_CLKTRIG3_N : in STD_LOGIC;
FCLK_CLKTRIG2_N : in STD_LOGIC;
FCLK_CLKTRIG1_N : in STD_LOGIC;
FCLK_CLKTRIG0_N : in STD_LOGIC;
FCLK_RESET3_N : out STD_LOGIC;
FCLK_RESET2_N : out STD_LOGIC;
FCLK_RESET1_N : out STD_LOGIC;
FCLK_RESET0_N : out STD_LOGIC;
FTMD_TRACEIN_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
FTMD_TRACEIN_VALID : in STD_LOGIC;
FTMD_TRACEIN_CLK : in STD_LOGIC;
FTMD_TRACEIN_ATID : in STD_LOGIC_VECTOR ( 3 downto 0 );
FTMT_F2P_TRIG_0 : in STD_LOGIC;
FTMT_F2P_TRIGACK_0 : out STD_LOGIC;
FTMT_F2P_TRIG_1 : in STD_LOGIC;
FTMT_F2P_TRIGACK_1 : out STD_LOGIC;
FTMT_F2P_TRIG_2 : in STD_LOGIC;
FTMT_F2P_TRIGACK_2 : out STD_LOGIC;
FTMT_F2P_TRIG_3 : in STD_LOGIC;
FTMT_F2P_TRIGACK_3 : out STD_LOGIC;
FTMT_F2P_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 );
FTMT_P2F_TRIGACK_0 : in STD_LOGIC;
FTMT_P2F_TRIG_0 : out STD_LOGIC;
FTMT_P2F_TRIGACK_1 : in STD_LOGIC;
FTMT_P2F_TRIG_1 : out STD_LOGIC;
FTMT_P2F_TRIGACK_2 : in STD_LOGIC;
FTMT_P2F_TRIG_2 : out STD_LOGIC;
FTMT_P2F_TRIGACK_3 : in STD_LOGIC;
FTMT_P2F_TRIG_3 : out STD_LOGIC;
FTMT_P2F_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
FPGA_IDLE_N : in STD_LOGIC;
EVENT_EVENTO : out STD_LOGIC;
EVENT_STANDBYWFE : out STD_LOGIC_VECTOR ( 1 downto 0 );
EVENT_STANDBYWFI : out STD_LOGIC_VECTOR ( 1 downto 0 );
EVENT_EVENTI : in STD_LOGIC;
DDR_ARB : in STD_LOGIC_VECTOR ( 3 downto 0 );
MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 );
DDR_CAS_n : inout STD_LOGIC;
DDR_CKE : inout STD_LOGIC;
DDR_Clk_n : inout STD_LOGIC;
DDR_Clk : inout STD_LOGIC;
DDR_CS_n : inout STD_LOGIC;
DDR_DRSTB : inout STD_LOGIC;
DDR_ODT : inout STD_LOGIC;
DDR_RAS_n : inout STD_LOGIC;
DDR_WEB : inout STD_LOGIC;
DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 );
DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
DDR_VRN : inout STD_LOGIC;
DDR_VRP : inout STD_LOGIC;
DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 );
DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 );
PS_SRSTB : inout STD_LOGIC;
PS_CLK : inout STD_LOGIC;
PS_PORB : inout STD_LOGIC
);
attribute C_DM_WIDTH : integer;
attribute C_DM_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 4;
attribute C_DQS_WIDTH : integer;
attribute C_DQS_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 4;
attribute C_DQ_WIDTH : integer;
attribute C_DQ_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 32;
attribute C_EMIO_GPIO_WIDTH : integer;
attribute C_EMIO_GPIO_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_EN_EMIO_ENET0 : integer;
attribute C_EN_EMIO_ENET0 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_ENET1 : integer;
attribute C_EN_EMIO_ENET1 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_PJTAG : integer;
attribute C_EN_EMIO_PJTAG of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_EN_EMIO_TRACE : integer;
attribute C_EN_EMIO_TRACE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_FCLK_CLK0_BUF : string;
attribute C_FCLK_CLK0_BUF of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "TRUE";
attribute C_FCLK_CLK1_BUF : string;
attribute C_FCLK_CLK1_BUF of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_FCLK_CLK2_BUF : string;
attribute C_FCLK_CLK2_BUF of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_FCLK_CLK3_BUF : string;
attribute C_FCLK_CLK3_BUF of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "FALSE";
attribute C_GP0_EN_MODIFIABLE_TXN : integer;
attribute C_GP0_EN_MODIFIABLE_TXN of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_GP1_EN_MODIFIABLE_TXN : integer;
attribute C_GP1_EN_MODIFIABLE_TXN of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_INCLUDE_ACP_TRANS_CHECK : integer;
attribute C_INCLUDE_ACP_TRANS_CHECK of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_INCLUDE_TRACE_BUFFER : integer;
attribute C_INCLUDE_TRACE_BUFFER of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_IRQ_F2P_MODE : string;
attribute C_IRQ_F2P_MODE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "DIRECT";
attribute C_MIO_PRIMITIVE : integer;
attribute C_MIO_PRIMITIVE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 54;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_M_AXI_GP0_ID_WIDTH : integer;
attribute C_M_AXI_GP0_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_M_AXI_GP1_ID_WIDTH : integer;
attribute C_M_AXI_GP1_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_NUM_F2P_INTR_INPUTS : integer;
attribute C_NUM_F2P_INTR_INPUTS of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 2;
attribute C_PACKAGE_NAME : string;
attribute C_PACKAGE_NAME of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "clg484";
attribute C_PS7_SI_REV : string;
attribute C_PS7_SI_REV of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "PRODUCTION";
attribute C_S_AXI_ACP_ARUSER_VAL : integer;
attribute C_S_AXI_ACP_ARUSER_VAL of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 31;
attribute C_S_AXI_ACP_AWUSER_VAL : integer;
attribute C_S_AXI_ACP_AWUSER_VAL of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 31;
attribute C_S_AXI_ACP_ID_WIDTH : integer;
attribute C_S_AXI_ACP_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 3;
attribute C_S_AXI_GP0_ID_WIDTH : integer;
attribute C_S_AXI_GP0_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_GP1_ID_WIDTH : integer;
attribute C_S_AXI_GP1_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP0_DATA_WIDTH : integer;
attribute C_S_AXI_HP0_DATA_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP0_ID_WIDTH : integer;
attribute C_S_AXI_HP0_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP1_DATA_WIDTH : integer;
attribute C_S_AXI_HP1_DATA_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP1_ID_WIDTH : integer;
attribute C_S_AXI_HP1_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP2_DATA_WIDTH : integer;
attribute C_S_AXI_HP2_DATA_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP2_ID_WIDTH : integer;
attribute C_S_AXI_HP2_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_S_AXI_HP3_DATA_WIDTH : integer;
attribute C_S_AXI_HP3_DATA_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 64;
attribute C_S_AXI_HP3_ID_WIDTH : integer;
attribute C_S_AXI_HP3_ID_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 6;
attribute C_TRACE_BUFFER_CLOCK_DELAY : integer;
attribute C_TRACE_BUFFER_CLOCK_DELAY of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 12;
attribute C_TRACE_BUFFER_FIFO_SIZE : integer;
attribute C_TRACE_BUFFER_FIFO_SIZE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 128;
attribute C_TRACE_INTERNAL_WIDTH : integer;
attribute C_TRACE_INTERNAL_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 2;
attribute C_TRACE_PIPELINE_WIDTH : integer;
attribute C_TRACE_PIPELINE_WIDTH of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 8;
attribute C_USE_AXI_NONSECURE : integer;
attribute C_USE_AXI_NONSECURE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_DEFAULT_ACP_USER_VAL : integer;
attribute C_USE_DEFAULT_ACP_USER_VAL of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_M_AXI_GP0 : integer;
attribute C_USE_M_AXI_GP0 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_USE_M_AXI_GP1 : integer;
attribute C_USE_M_AXI_GP1 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_ACP : integer;
attribute C_USE_S_AXI_ACP of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_GP0 : integer;
attribute C_USE_S_AXI_GP0 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_GP1 : integer;
attribute C_USE_S_AXI_GP1 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP0 : integer;
attribute C_USE_S_AXI_HP0 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 1;
attribute C_USE_S_AXI_HP1 : integer;
attribute C_USE_S_AXI_HP1 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP2 : integer;
attribute C_USE_S_AXI_HP2 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute C_USE_S_AXI_HP3 : integer;
attribute C_USE_S_AXI_HP3 of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
attribute HW_HANDOFF : string;
attribute HW_HANDOFF of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "system_processing_system7_0_0.hwdef";
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "processing_system7_v5_5_processing_system7";
attribute POWER : string;
attribute POWER of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={10} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP0} dataWidth={64} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>";
attribute USE_TRACE_DATA_EDGE_DETECTOR : integer;
attribute USE_TRACE_DATA_EDGE_DETECTOR of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 : entity is 0;
end system_processing_system7_0_0_processing_system7_v5_5_processing_system7;
architecture STRUCTURE of system_processing_system7_0_0_processing_system7_v5_5_processing_system7 is
signal \<const0>\ : STD_LOGIC;
signal ENET0_MDIO_T_n : STD_LOGIC;
signal ENET1_MDIO_T_n : STD_LOGIC;
signal FCLK_CLK_unbuffered : STD_LOGIC_VECTOR ( 0 to 0 );
signal I2C0_SCL_T_n : STD_LOGIC;
signal I2C0_SDA_T_n : STD_LOGIC;
signal I2C1_SCL_T_n : STD_LOGIC;
signal I2C1_SDA_T_n : STD_LOGIC;
signal \^m_axi_gp0_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp0_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp1_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal \^m_axi_gp1_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
signal SDIO0_CMD_T_n : STD_LOGIC;
signal SDIO0_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal SDIO1_CMD_T_n : STD_LOGIC;
signal SDIO1_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal SPI0_MISO_T_n : STD_LOGIC;
signal SPI0_MOSI_T_n : STD_LOGIC;
signal SPI0_SCLK_T_n : STD_LOGIC;
signal SPI0_SS_T_n : STD_LOGIC;
signal SPI1_MISO_T_n : STD_LOGIC;
signal SPI1_MOSI_T_n : STD_LOGIC;
signal SPI1_SCLK_T_n : STD_LOGIC;
signal SPI1_SS_T_n : STD_LOGIC;
signal \TRACE_CTL_PIPE[0]\ : STD_LOGIC;
attribute RTL_KEEP : string;
attribute RTL_KEEP of \TRACE_CTL_PIPE[0]\ : signal is "true";
signal \TRACE_CTL_PIPE[1]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[1]\ : signal is "true";
signal \TRACE_CTL_PIPE[2]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[2]\ : signal is "true";
signal \TRACE_CTL_PIPE[3]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[3]\ : signal is "true";
signal \TRACE_CTL_PIPE[4]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[4]\ : signal is "true";
signal \TRACE_CTL_PIPE[5]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[5]\ : signal is "true";
signal \TRACE_CTL_PIPE[6]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[6]\ : signal is "true";
signal \TRACE_CTL_PIPE[7]\ : STD_LOGIC;
attribute RTL_KEEP of \TRACE_CTL_PIPE[7]\ : signal is "true";
signal \TRACE_DATA_PIPE[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[0]\ : signal is "true";
signal \TRACE_DATA_PIPE[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[1]\ : signal is "true";
signal \TRACE_DATA_PIPE[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[2]\ : signal is "true";
signal \TRACE_DATA_PIPE[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[3]\ : signal is "true";
signal \TRACE_DATA_PIPE[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[4]\ : signal is "true";
signal \TRACE_DATA_PIPE[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[5]\ : signal is "true";
signal \TRACE_DATA_PIPE[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[6]\ : signal is "true";
signal \TRACE_DATA_PIPE[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute RTL_KEEP of \TRACE_DATA_PIPE[7]\ : signal is "true";
signal buffered_DDR_Addr : STD_LOGIC_VECTOR ( 14 downto 0 );
signal buffered_DDR_BankAddr : STD_LOGIC_VECTOR ( 2 downto 0 );
signal buffered_DDR_CAS_n : STD_LOGIC;
signal buffered_DDR_CKE : STD_LOGIC;
signal buffered_DDR_CS_n : STD_LOGIC;
signal buffered_DDR_Clk : STD_LOGIC;
signal buffered_DDR_Clk_n : STD_LOGIC;
signal buffered_DDR_DM : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DQ : STD_LOGIC_VECTOR ( 31 downto 0 );
signal buffered_DDR_DQS : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DQS_n : STD_LOGIC_VECTOR ( 3 downto 0 );
signal buffered_DDR_DRSTB : STD_LOGIC;
signal buffered_DDR_ODT : STD_LOGIC;
signal buffered_DDR_RAS_n : STD_LOGIC;
signal buffered_DDR_VRN : STD_LOGIC;
signal buffered_DDR_VRP : STD_LOGIC;
signal buffered_DDR_WEB : STD_LOGIC;
signal buffered_MIO : STD_LOGIC_VECTOR ( 53 downto 0 );
signal buffered_PS_CLK : STD_LOGIC;
signal buffered_PS_PORB : STD_LOGIC;
signal buffered_PS_SRSTB : STD_LOGIC;
signal gpio_out_t_n : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOTRACECTL_UNCONNECTED : STD_LOGIC;
signal NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
attribute BOX_TYPE : string;
attribute BOX_TYPE of DDR_CAS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_CKE_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_CS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_Clk_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_Clk_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_DRSTB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_ODT_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_RAS_n_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_VRN_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_VRP_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of DDR_WEB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS7_i : label is "PRIMITIVE";
attribute BOX_TYPE of PS_CLK_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS_PORB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of PS_SRSTB_BIBUF : label is "PRIMITIVE";
attribute BOX_TYPE of \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[0].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[10].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[11].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[12].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[13].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[14].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[15].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[16].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[17].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[18].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[19].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[1].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[20].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[21].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[22].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[23].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[24].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[25].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[26].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[27].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[28].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[29].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[2].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[30].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[31].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[32].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[33].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[34].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[35].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[36].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[37].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[38].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[39].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[3].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[40].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[41].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[42].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[43].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[44].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[45].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[46].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[47].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[48].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[49].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[4].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[50].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[51].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[52].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[53].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[5].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[6].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[7].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[8].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk13[9].MIO_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[0].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[1].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk14[2].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[0].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[10].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[11].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[12].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[13].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[14].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[1].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[2].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[3].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[4].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[5].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[6].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[7].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[8].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk15[9].DDR_Addr_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[0].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[1].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[2].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk16[3].DDR_DM_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[0].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[10].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[11].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[12].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[13].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[14].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[15].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[16].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[17].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[18].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[19].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[1].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[20].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[21].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[22].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[23].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[24].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[25].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[26].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[27].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[28].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[29].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[2].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[30].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[31].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[3].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[4].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[5].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[6].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[7].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[8].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk17[9].DDR_DQ_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[0].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[1].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[2].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk18[3].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[0].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[1].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[2].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
attribute BOX_TYPE of \genblk19[3].DDR_DQS_BIBUF\ : label is "PRIMITIVE";
begin
ENET0_GMII_TXD(7) <= \<const0>\;
ENET0_GMII_TXD(6) <= \<const0>\;
ENET0_GMII_TXD(5) <= \<const0>\;
ENET0_GMII_TXD(4) <= \<const0>\;
ENET0_GMII_TXD(3) <= \<const0>\;
ENET0_GMII_TXD(2) <= \<const0>\;
ENET0_GMII_TXD(1) <= \<const0>\;
ENET0_GMII_TXD(0) <= \<const0>\;
ENET0_GMII_TX_EN <= \<const0>\;
ENET0_GMII_TX_ER <= \<const0>\;
ENET1_GMII_TXD(7) <= \<const0>\;
ENET1_GMII_TXD(6) <= \<const0>\;
ENET1_GMII_TXD(5) <= \<const0>\;
ENET1_GMII_TXD(4) <= \<const0>\;
ENET1_GMII_TXD(3) <= \<const0>\;
ENET1_GMII_TXD(2) <= \<const0>\;
ENET1_GMII_TXD(1) <= \<const0>\;
ENET1_GMII_TXD(0) <= \<const0>\;
ENET1_GMII_TX_EN <= \<const0>\;
ENET1_GMII_TX_ER <= \<const0>\;
M_AXI_GP0_ARSIZE(2) <= \<const0>\;
M_AXI_GP0_ARSIZE(1 downto 0) <= \^m_axi_gp0_arsize\(1 downto 0);
M_AXI_GP0_AWSIZE(2) <= \<const0>\;
M_AXI_GP0_AWSIZE(1 downto 0) <= \^m_axi_gp0_awsize\(1 downto 0);
M_AXI_GP1_ARSIZE(2) <= \<const0>\;
M_AXI_GP1_ARSIZE(1 downto 0) <= \^m_axi_gp1_arsize\(1 downto 0);
M_AXI_GP1_AWSIZE(2) <= \<const0>\;
M_AXI_GP1_AWSIZE(1 downto 0) <= \^m_axi_gp1_awsize\(1 downto 0);
PJTAG_TDO <= \<const0>\;
TRACE_CLK_OUT <= \<const0>\;
TRACE_CTL <= \TRACE_CTL_PIPE[0]\;
TRACE_DATA(1 downto 0) <= \TRACE_DATA_PIPE[0]\(1 downto 0);
DDR_CAS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CAS_n,
PAD => DDR_CAS_n
);
DDR_CKE_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CKE,
PAD => DDR_CKE
);
DDR_CS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_CS_n,
PAD => DDR_CS_n
);
DDR_Clk_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Clk,
PAD => DDR_Clk
);
DDR_Clk_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Clk_n,
PAD => DDR_Clk_n
);
DDR_DRSTB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DRSTB,
PAD => DDR_DRSTB
);
DDR_ODT_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_ODT,
PAD => DDR_ODT
);
DDR_RAS_n_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_RAS_n,
PAD => DDR_RAS_n
);
DDR_VRN_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_VRN,
PAD => DDR_VRN
);
DDR_VRP_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_VRP,
PAD => DDR_VRP
);
DDR_WEB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_WEB,
PAD => DDR_WEB
);
ENET0_MDIO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => ENET0_MDIO_T_n,
O => ENET0_MDIO_T
);
ENET1_MDIO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => ENET1_MDIO_T_n,
O => ENET1_MDIO_T
);
GND: unisim.vcomponents.GND
port map (
G => \<const0>\
);
\GPIO_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(0),
O => GPIO_T(0)
);
\GPIO_T[10]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(10),
O => GPIO_T(10)
);
\GPIO_T[11]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(11),
O => GPIO_T(11)
);
\GPIO_T[12]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(12),
O => GPIO_T(12)
);
\GPIO_T[13]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(13),
O => GPIO_T(13)
);
\GPIO_T[14]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(14),
O => GPIO_T(14)
);
\GPIO_T[15]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(15),
O => GPIO_T(15)
);
\GPIO_T[16]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(16),
O => GPIO_T(16)
);
\GPIO_T[17]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(17),
O => GPIO_T(17)
);
\GPIO_T[18]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(18),
O => GPIO_T(18)
);
\GPIO_T[19]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(19),
O => GPIO_T(19)
);
\GPIO_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(1),
O => GPIO_T(1)
);
\GPIO_T[20]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(20),
O => GPIO_T(20)
);
\GPIO_T[21]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(21),
O => GPIO_T(21)
);
\GPIO_T[22]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(22),
O => GPIO_T(22)
);
\GPIO_T[23]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(23),
O => GPIO_T(23)
);
\GPIO_T[24]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(24),
O => GPIO_T(24)
);
\GPIO_T[25]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(25),
O => GPIO_T(25)
);
\GPIO_T[26]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(26),
O => GPIO_T(26)
);
\GPIO_T[27]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(27),
O => GPIO_T(27)
);
\GPIO_T[28]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(28),
O => GPIO_T(28)
);
\GPIO_T[29]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(29),
O => GPIO_T(29)
);
\GPIO_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(2),
O => GPIO_T(2)
);
\GPIO_T[30]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(30),
O => GPIO_T(30)
);
\GPIO_T[31]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(31),
O => GPIO_T(31)
);
\GPIO_T[32]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(32),
O => GPIO_T(32)
);
\GPIO_T[33]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(33),
O => GPIO_T(33)
);
\GPIO_T[34]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(34),
O => GPIO_T(34)
);
\GPIO_T[35]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(35),
O => GPIO_T(35)
);
\GPIO_T[36]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(36),
O => GPIO_T(36)
);
\GPIO_T[37]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(37),
O => GPIO_T(37)
);
\GPIO_T[38]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(38),
O => GPIO_T(38)
);
\GPIO_T[39]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(39),
O => GPIO_T(39)
);
\GPIO_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(3),
O => GPIO_T(3)
);
\GPIO_T[40]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(40),
O => GPIO_T(40)
);
\GPIO_T[41]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(41),
O => GPIO_T(41)
);
\GPIO_T[42]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(42),
O => GPIO_T(42)
);
\GPIO_T[43]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(43),
O => GPIO_T(43)
);
\GPIO_T[44]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(44),
O => GPIO_T(44)
);
\GPIO_T[45]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(45),
O => GPIO_T(45)
);
\GPIO_T[46]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(46),
O => GPIO_T(46)
);
\GPIO_T[47]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(47),
O => GPIO_T(47)
);
\GPIO_T[48]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(48),
O => GPIO_T(48)
);
\GPIO_T[49]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(49),
O => GPIO_T(49)
);
\GPIO_T[4]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(4),
O => GPIO_T(4)
);
\GPIO_T[50]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(50),
O => GPIO_T(50)
);
\GPIO_T[51]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(51),
O => GPIO_T(51)
);
\GPIO_T[52]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(52),
O => GPIO_T(52)
);
\GPIO_T[53]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(53),
O => GPIO_T(53)
);
\GPIO_T[54]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(54),
O => GPIO_T(54)
);
\GPIO_T[55]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(55),
O => GPIO_T(55)
);
\GPIO_T[56]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(56),
O => GPIO_T(56)
);
\GPIO_T[57]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(57),
O => GPIO_T(57)
);
\GPIO_T[58]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(58),
O => GPIO_T(58)
);
\GPIO_T[59]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(59),
O => GPIO_T(59)
);
\GPIO_T[5]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(5),
O => GPIO_T(5)
);
\GPIO_T[60]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(60),
O => GPIO_T(60)
);
\GPIO_T[61]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(61),
O => GPIO_T(61)
);
\GPIO_T[62]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(62),
O => GPIO_T(62)
);
\GPIO_T[63]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(63),
O => GPIO_T(63)
);
\GPIO_T[6]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(6),
O => GPIO_T(6)
);
\GPIO_T[7]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(7),
O => GPIO_T(7)
);
\GPIO_T[8]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(8),
O => GPIO_T(8)
);
\GPIO_T[9]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => gpio_out_t_n(9),
O => GPIO_T(9)
);
I2C0_SCL_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C0_SCL_T_n,
O => I2C0_SCL_T
);
I2C0_SDA_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C0_SDA_T_n,
O => I2C0_SDA_T
);
I2C1_SCL_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C1_SCL_T_n,
O => I2C1_SCL_T
);
I2C1_SDA_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => I2C1_SDA_T_n,
O => I2C1_SDA_T
);
PS7_i: unisim.vcomponents.PS7
port map (
DDRA(14 downto 0) => buffered_DDR_Addr(14 downto 0),
DDRARB(3 downto 0) => DDR_ARB(3 downto 0),
DDRBA(2 downto 0) => buffered_DDR_BankAddr(2 downto 0),
DDRCASB => buffered_DDR_CAS_n,
DDRCKE => buffered_DDR_CKE,
DDRCKN => buffered_DDR_Clk_n,
DDRCKP => buffered_DDR_Clk,
DDRCSB => buffered_DDR_CS_n,
DDRDM(3 downto 0) => buffered_DDR_DM(3 downto 0),
DDRDQ(31 downto 0) => buffered_DDR_DQ(31 downto 0),
DDRDQSN(3 downto 0) => buffered_DDR_DQS_n(3 downto 0),
DDRDQSP(3 downto 0) => buffered_DDR_DQS(3 downto 0),
DDRDRSTB => buffered_DDR_DRSTB,
DDRODT => buffered_DDR_ODT,
DDRRASB => buffered_DDR_RAS_n,
DDRVRN => buffered_DDR_VRN,
DDRVRP => buffered_DDR_VRP,
DDRWEB => buffered_DDR_WEB,
DMA0ACLK => DMA0_ACLK,
DMA0DAREADY => DMA0_DAREADY,
DMA0DATYPE(1 downto 0) => DMA0_DATYPE(1 downto 0),
DMA0DAVALID => DMA0_DAVALID,
DMA0DRLAST => DMA0_DRLAST,
DMA0DRREADY => DMA0_DRREADY,
DMA0DRTYPE(1 downto 0) => DMA0_DRTYPE(1 downto 0),
DMA0DRVALID => DMA0_DRVALID,
DMA0RSTN => DMA0_RSTN,
DMA1ACLK => DMA1_ACLK,
DMA1DAREADY => DMA1_DAREADY,
DMA1DATYPE(1 downto 0) => DMA1_DATYPE(1 downto 0),
DMA1DAVALID => DMA1_DAVALID,
DMA1DRLAST => DMA1_DRLAST,
DMA1DRREADY => DMA1_DRREADY,
DMA1DRTYPE(1 downto 0) => DMA1_DRTYPE(1 downto 0),
DMA1DRVALID => DMA1_DRVALID,
DMA1RSTN => DMA1_RSTN,
DMA2ACLK => DMA2_ACLK,
DMA2DAREADY => DMA2_DAREADY,
DMA2DATYPE(1 downto 0) => DMA2_DATYPE(1 downto 0),
DMA2DAVALID => DMA2_DAVALID,
DMA2DRLAST => DMA2_DRLAST,
DMA2DRREADY => DMA2_DRREADY,
DMA2DRTYPE(1 downto 0) => DMA2_DRTYPE(1 downto 0),
DMA2DRVALID => DMA2_DRVALID,
DMA2RSTN => DMA2_RSTN,
DMA3ACLK => DMA3_ACLK,
DMA3DAREADY => DMA3_DAREADY,
DMA3DATYPE(1 downto 0) => DMA3_DATYPE(1 downto 0),
DMA3DAVALID => DMA3_DAVALID,
DMA3DRLAST => DMA3_DRLAST,
DMA3DRREADY => DMA3_DRREADY,
DMA3DRTYPE(1 downto 0) => DMA3_DRTYPE(1 downto 0),
DMA3DRVALID => DMA3_DRVALID,
DMA3RSTN => DMA3_RSTN,
EMIOCAN0PHYRX => CAN0_PHY_RX,
EMIOCAN0PHYTX => CAN0_PHY_TX,
EMIOCAN1PHYRX => CAN1_PHY_RX,
EMIOCAN1PHYTX => CAN1_PHY_TX,
EMIOENET0EXTINTIN => ENET0_EXT_INTIN,
EMIOENET0GMIICOL => '0',
EMIOENET0GMIICRS => '0',
EMIOENET0GMIIRXCLK => ENET0_GMII_RX_CLK,
EMIOENET0GMIIRXD(7 downto 0) => B"00000000",
EMIOENET0GMIIRXDV => '0',
EMIOENET0GMIIRXER => '0',
EMIOENET0GMIITXCLK => ENET0_GMII_TX_CLK,
EMIOENET0GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED(7 downto 0),
EMIOENET0GMIITXEN => NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED,
EMIOENET0GMIITXER => NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED,
EMIOENET0MDIOI => ENET0_MDIO_I,
EMIOENET0MDIOMDC => ENET0_MDIO_MDC,
EMIOENET0MDIOO => ENET0_MDIO_O,
EMIOENET0MDIOTN => ENET0_MDIO_T_n,
EMIOENET0PTPDELAYREQRX => ENET0_PTP_DELAY_REQ_RX,
EMIOENET0PTPDELAYREQTX => ENET0_PTP_DELAY_REQ_TX,
EMIOENET0PTPPDELAYREQRX => ENET0_PTP_PDELAY_REQ_RX,
EMIOENET0PTPPDELAYREQTX => ENET0_PTP_PDELAY_REQ_TX,
EMIOENET0PTPPDELAYRESPRX => ENET0_PTP_PDELAY_RESP_RX,
EMIOENET0PTPPDELAYRESPTX => ENET0_PTP_PDELAY_RESP_TX,
EMIOENET0PTPSYNCFRAMERX => ENET0_PTP_SYNC_FRAME_RX,
EMIOENET0PTPSYNCFRAMETX => ENET0_PTP_SYNC_FRAME_TX,
EMIOENET0SOFRX => ENET0_SOF_RX,
EMIOENET0SOFTX => ENET0_SOF_TX,
EMIOENET1EXTINTIN => ENET1_EXT_INTIN,
EMIOENET1GMIICOL => '0',
EMIOENET1GMIICRS => '0',
EMIOENET1GMIIRXCLK => ENET1_GMII_RX_CLK,
EMIOENET1GMIIRXD(7 downto 0) => B"00000000",
EMIOENET1GMIIRXDV => '0',
EMIOENET1GMIIRXER => '0',
EMIOENET1GMIITXCLK => ENET1_GMII_TX_CLK,
EMIOENET1GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED(7 downto 0),
EMIOENET1GMIITXEN => NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED,
EMIOENET1GMIITXER => NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED,
EMIOENET1MDIOI => ENET1_MDIO_I,
EMIOENET1MDIOMDC => ENET1_MDIO_MDC,
EMIOENET1MDIOO => ENET1_MDIO_O,
EMIOENET1MDIOTN => ENET1_MDIO_T_n,
EMIOENET1PTPDELAYREQRX => ENET1_PTP_DELAY_REQ_RX,
EMIOENET1PTPDELAYREQTX => ENET1_PTP_DELAY_REQ_TX,
EMIOENET1PTPPDELAYREQRX => ENET1_PTP_PDELAY_REQ_RX,
EMIOENET1PTPPDELAYREQTX => ENET1_PTP_PDELAY_REQ_TX,
EMIOENET1PTPPDELAYRESPRX => ENET1_PTP_PDELAY_RESP_RX,
EMIOENET1PTPPDELAYRESPTX => ENET1_PTP_PDELAY_RESP_TX,
EMIOENET1PTPSYNCFRAMERX => ENET1_PTP_SYNC_FRAME_RX,
EMIOENET1PTPSYNCFRAMETX => ENET1_PTP_SYNC_FRAME_TX,
EMIOENET1SOFRX => ENET1_SOF_RX,
EMIOENET1SOFTX => ENET1_SOF_TX,
EMIOGPIOI(63 downto 0) => GPIO_I(63 downto 0),
EMIOGPIOO(63 downto 0) => GPIO_O(63 downto 0),
EMIOGPIOTN(63 downto 0) => gpio_out_t_n(63 downto 0),
EMIOI2C0SCLI => I2C0_SCL_I,
EMIOI2C0SCLO => I2C0_SCL_O,
EMIOI2C0SCLTN => I2C0_SCL_T_n,
EMIOI2C0SDAI => I2C0_SDA_I,
EMIOI2C0SDAO => I2C0_SDA_O,
EMIOI2C0SDATN => I2C0_SDA_T_n,
EMIOI2C1SCLI => I2C1_SCL_I,
EMIOI2C1SCLO => I2C1_SCL_O,
EMIOI2C1SCLTN => I2C1_SCL_T_n,
EMIOI2C1SDAI => I2C1_SDA_I,
EMIOI2C1SDAO => I2C1_SDA_O,
EMIOI2C1SDATN => I2C1_SDA_T_n,
EMIOPJTAGTCK => PJTAG_TCK,
EMIOPJTAGTDI => PJTAG_TDI,
EMIOPJTAGTDO => NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED,
EMIOPJTAGTDTN => NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED,
EMIOPJTAGTMS => PJTAG_TMS,
EMIOSDIO0BUSPOW => SDIO0_BUSPOW,
EMIOSDIO0BUSVOLT(2 downto 0) => SDIO0_BUSVOLT(2 downto 0),
EMIOSDIO0CDN => SDIO0_CDN,
EMIOSDIO0CLK => SDIO0_CLK,
EMIOSDIO0CLKFB => SDIO0_CLK_FB,
EMIOSDIO0CMDI => SDIO0_CMD_I,
EMIOSDIO0CMDO => SDIO0_CMD_O,
EMIOSDIO0CMDTN => SDIO0_CMD_T_n,
EMIOSDIO0DATAI(3 downto 0) => SDIO0_DATA_I(3 downto 0),
EMIOSDIO0DATAO(3 downto 0) => SDIO0_DATA_O(3 downto 0),
EMIOSDIO0DATATN(3 downto 0) => SDIO0_DATA_T_n(3 downto 0),
EMIOSDIO0LED => SDIO0_LED,
EMIOSDIO0WP => SDIO0_WP,
EMIOSDIO1BUSPOW => SDIO1_BUSPOW,
EMIOSDIO1BUSVOLT(2 downto 0) => SDIO1_BUSVOLT(2 downto 0),
EMIOSDIO1CDN => SDIO1_CDN,
EMIOSDIO1CLK => SDIO1_CLK,
EMIOSDIO1CLKFB => SDIO1_CLK_FB,
EMIOSDIO1CMDI => SDIO1_CMD_I,
EMIOSDIO1CMDO => SDIO1_CMD_O,
EMIOSDIO1CMDTN => SDIO1_CMD_T_n,
EMIOSDIO1DATAI(3 downto 0) => SDIO1_DATA_I(3 downto 0),
EMIOSDIO1DATAO(3 downto 0) => SDIO1_DATA_O(3 downto 0),
EMIOSDIO1DATATN(3 downto 0) => SDIO1_DATA_T_n(3 downto 0),
EMIOSDIO1LED => SDIO1_LED,
EMIOSDIO1WP => SDIO1_WP,
EMIOSPI0MI => SPI0_MISO_I,
EMIOSPI0MO => SPI0_MOSI_O,
EMIOSPI0MOTN => SPI0_MOSI_T_n,
EMIOSPI0SCLKI => SPI0_SCLK_I,
EMIOSPI0SCLKO => SPI0_SCLK_O,
EMIOSPI0SCLKTN => SPI0_SCLK_T_n,
EMIOSPI0SI => SPI0_MOSI_I,
EMIOSPI0SO => SPI0_MISO_O,
EMIOSPI0SSIN => SPI0_SS_I,
EMIOSPI0SSNTN => SPI0_SS_T_n,
EMIOSPI0SSON(2) => SPI0_SS2_O,
EMIOSPI0SSON(1) => SPI0_SS1_O,
EMIOSPI0SSON(0) => SPI0_SS_O,
EMIOSPI0STN => SPI0_MISO_T_n,
EMIOSPI1MI => SPI1_MISO_I,
EMIOSPI1MO => SPI1_MOSI_O,
EMIOSPI1MOTN => SPI1_MOSI_T_n,
EMIOSPI1SCLKI => SPI1_SCLK_I,
EMIOSPI1SCLKO => SPI1_SCLK_O,
EMIOSPI1SCLKTN => SPI1_SCLK_T_n,
EMIOSPI1SI => SPI1_MOSI_I,
EMIOSPI1SO => SPI1_MISO_O,
EMIOSPI1SSIN => SPI1_SS_I,
EMIOSPI1SSNTN => SPI1_SS_T_n,
EMIOSPI1SSON(2) => SPI1_SS2_O,
EMIOSPI1SSON(1) => SPI1_SS1_O,
EMIOSPI1SSON(0) => SPI1_SS_O,
EMIOSPI1STN => SPI1_MISO_T_n,
EMIOSRAMINTIN => SRAM_INTIN,
EMIOTRACECLK => TRACE_CLK,
EMIOTRACECTL => NLW_PS7_i_EMIOTRACECTL_UNCONNECTED,
EMIOTRACEDATA(31 downto 0) => NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED(31 downto 0),
EMIOTTC0CLKI(2) => TTC0_CLK2_IN,
EMIOTTC0CLKI(1) => TTC0_CLK1_IN,
EMIOTTC0CLKI(0) => TTC0_CLK0_IN,
EMIOTTC0WAVEO(2) => TTC0_WAVE2_OUT,
EMIOTTC0WAVEO(1) => TTC0_WAVE1_OUT,
EMIOTTC0WAVEO(0) => TTC0_WAVE0_OUT,
EMIOTTC1CLKI(2) => TTC1_CLK2_IN,
EMIOTTC1CLKI(1) => TTC1_CLK1_IN,
EMIOTTC1CLKI(0) => TTC1_CLK0_IN,
EMIOTTC1WAVEO(2) => TTC1_WAVE2_OUT,
EMIOTTC1WAVEO(1) => TTC1_WAVE1_OUT,
EMIOTTC1WAVEO(0) => TTC1_WAVE0_OUT,
EMIOUART0CTSN => UART0_CTSN,
EMIOUART0DCDN => UART0_DCDN,
EMIOUART0DSRN => UART0_DSRN,
EMIOUART0DTRN => UART0_DTRN,
EMIOUART0RIN => UART0_RIN,
EMIOUART0RTSN => UART0_RTSN,
EMIOUART0RX => UART0_RX,
EMIOUART0TX => UART0_TX,
EMIOUART1CTSN => UART1_CTSN,
EMIOUART1DCDN => UART1_DCDN,
EMIOUART1DSRN => UART1_DSRN,
EMIOUART1DTRN => UART1_DTRN,
EMIOUART1RIN => UART1_RIN,
EMIOUART1RTSN => UART1_RTSN,
EMIOUART1RX => UART1_RX,
EMIOUART1TX => UART1_TX,
EMIOUSB0PORTINDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0),
EMIOUSB0VBUSPWRFAULT => USB0_VBUS_PWRFAULT,
EMIOUSB0VBUSPWRSELECT => USB0_VBUS_PWRSELECT,
EMIOUSB1PORTINDCTL(1 downto 0) => USB1_PORT_INDCTL(1 downto 0),
EMIOUSB1VBUSPWRFAULT => USB1_VBUS_PWRFAULT,
EMIOUSB1VBUSPWRSELECT => USB1_VBUS_PWRSELECT,
EMIOWDTCLKI => WDT_CLK_IN,
EMIOWDTRSTO => WDT_RST_OUT,
EVENTEVENTI => EVENT_EVENTI,
EVENTEVENTO => EVENT_EVENTO,
EVENTSTANDBYWFE(1 downto 0) => EVENT_STANDBYWFE(1 downto 0),
EVENTSTANDBYWFI(1 downto 0) => EVENT_STANDBYWFI(1 downto 0),
FCLKCLK(3) => FCLK_CLK3,
FCLKCLK(2) => FCLK_CLK2,
FCLKCLK(1) => FCLK_CLK1,
FCLKCLK(0) => FCLK_CLK_unbuffered(0),
FCLKCLKTRIGN(3 downto 0) => B"0000",
FCLKRESETN(3) => FCLK_RESET3_N,
FCLKRESETN(2) => FCLK_RESET2_N,
FCLKRESETN(1) => FCLK_RESET1_N,
FCLKRESETN(0) => FCLK_RESET0_N,
FPGAIDLEN => FPGA_IDLE_N,
FTMDTRACEINATID(3 downto 0) => B"0000",
FTMDTRACEINCLOCK => FTMD_TRACEIN_CLK,
FTMDTRACEINDATA(31 downto 0) => B"00000000000000000000000000000000",
FTMDTRACEINVALID => '0',
FTMTF2PDEBUG(31 downto 0) => FTMT_F2P_DEBUG(31 downto 0),
FTMTF2PTRIG(3) => FTMT_F2P_TRIG_3,
FTMTF2PTRIG(2) => FTMT_F2P_TRIG_2,
FTMTF2PTRIG(1) => FTMT_F2P_TRIG_1,
FTMTF2PTRIG(0) => FTMT_F2P_TRIG_0,
FTMTF2PTRIGACK(3) => FTMT_F2P_TRIGACK_3,
FTMTF2PTRIGACK(2) => FTMT_F2P_TRIGACK_2,
FTMTF2PTRIGACK(1) => FTMT_F2P_TRIGACK_1,
FTMTF2PTRIGACK(0) => FTMT_F2P_TRIGACK_0,
FTMTP2FDEBUG(31 downto 0) => FTMT_P2F_DEBUG(31 downto 0),
FTMTP2FTRIG(3) => FTMT_P2F_TRIG_3,
FTMTP2FTRIG(2) => FTMT_P2F_TRIG_2,
FTMTP2FTRIG(1) => FTMT_P2F_TRIG_1,
FTMTP2FTRIG(0) => FTMT_P2F_TRIG_0,
FTMTP2FTRIGACK(3) => FTMT_P2F_TRIGACK_3,
FTMTP2FTRIGACK(2) => FTMT_P2F_TRIGACK_2,
FTMTP2FTRIGACK(1) => FTMT_P2F_TRIGACK_1,
FTMTP2FTRIGACK(0) => FTMT_P2F_TRIGACK_0,
IRQF2P(19) => Core1_nFIQ,
IRQF2P(18) => Core0_nFIQ,
IRQF2P(17) => Core1_nIRQ,
IRQF2P(16) => Core0_nIRQ,
IRQF2P(15 downto 2) => B"00000000000000",
IRQF2P(1 downto 0) => IRQ_F2P(1 downto 0),
IRQP2F(28) => IRQ_P2F_DMAC_ABORT,
IRQP2F(27) => IRQ_P2F_DMAC7,
IRQP2F(26) => IRQ_P2F_DMAC6,
IRQP2F(25) => IRQ_P2F_DMAC5,
IRQP2F(24) => IRQ_P2F_DMAC4,
IRQP2F(23) => IRQ_P2F_DMAC3,
IRQP2F(22) => IRQ_P2F_DMAC2,
IRQP2F(21) => IRQ_P2F_DMAC1,
IRQP2F(20) => IRQ_P2F_DMAC0,
IRQP2F(19) => IRQ_P2F_SMC,
IRQP2F(18) => IRQ_P2F_QSPI,
IRQP2F(17) => IRQ_P2F_CTI,
IRQP2F(16) => IRQ_P2F_GPIO,
IRQP2F(15) => IRQ_P2F_USB0,
IRQP2F(14) => IRQ_P2F_ENET0,
IRQP2F(13) => IRQ_P2F_ENET_WAKE0,
IRQP2F(12) => IRQ_P2F_SDIO0,
IRQP2F(11) => IRQ_P2F_I2C0,
IRQP2F(10) => IRQ_P2F_SPI0,
IRQP2F(9) => IRQ_P2F_UART0,
IRQP2F(8) => IRQ_P2F_CAN0,
IRQP2F(7) => IRQ_P2F_USB1,
IRQP2F(6) => IRQ_P2F_ENET1,
IRQP2F(5) => IRQ_P2F_ENET_WAKE1,
IRQP2F(4) => IRQ_P2F_SDIO1,
IRQP2F(3) => IRQ_P2F_I2C1,
IRQP2F(2) => IRQ_P2F_SPI1,
IRQP2F(1) => IRQ_P2F_UART1,
IRQP2F(0) => IRQ_P2F_CAN1,
MAXIGP0ACLK => M_AXI_GP0_ACLK,
MAXIGP0ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0),
MAXIGP0ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0),
MAXIGP0ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0),
MAXIGP0ARESETN => M_AXI_GP0_ARESETN,
MAXIGP0ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0),
MAXIGP0ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0),
MAXIGP0ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0),
MAXIGP0ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0),
MAXIGP0ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0),
MAXIGP0ARREADY => M_AXI_GP0_ARREADY,
MAXIGP0ARSIZE(1 downto 0) => \^m_axi_gp0_arsize\(1 downto 0),
MAXIGP0ARVALID => M_AXI_GP0_ARVALID,
MAXIGP0AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0),
MAXIGP0AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0),
MAXIGP0AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0),
MAXIGP0AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0),
MAXIGP0AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0),
MAXIGP0AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0),
MAXIGP0AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0),
MAXIGP0AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0),
MAXIGP0AWREADY => M_AXI_GP0_AWREADY,
MAXIGP0AWSIZE(1 downto 0) => \^m_axi_gp0_awsize\(1 downto 0),
MAXIGP0AWVALID => M_AXI_GP0_AWVALID,
MAXIGP0BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0),
MAXIGP0BREADY => M_AXI_GP0_BREADY,
MAXIGP0BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0),
MAXIGP0BVALID => M_AXI_GP0_BVALID,
MAXIGP0RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0),
MAXIGP0RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0),
MAXIGP0RLAST => M_AXI_GP0_RLAST,
MAXIGP0RREADY => M_AXI_GP0_RREADY,
MAXIGP0RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0),
MAXIGP0RVALID => M_AXI_GP0_RVALID,
MAXIGP0WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0),
MAXIGP0WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0),
MAXIGP0WLAST => M_AXI_GP0_WLAST,
MAXIGP0WREADY => M_AXI_GP0_WREADY,
MAXIGP0WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0),
MAXIGP0WVALID => M_AXI_GP0_WVALID,
MAXIGP1ACLK => M_AXI_GP1_ACLK,
MAXIGP1ARADDR(31 downto 0) => M_AXI_GP1_ARADDR(31 downto 0),
MAXIGP1ARBURST(1 downto 0) => M_AXI_GP1_ARBURST(1 downto 0),
MAXIGP1ARCACHE(3 downto 0) => M_AXI_GP1_ARCACHE(3 downto 0),
MAXIGP1ARESETN => M_AXI_GP1_ARESETN,
MAXIGP1ARID(11 downto 0) => M_AXI_GP1_ARID(11 downto 0),
MAXIGP1ARLEN(3 downto 0) => M_AXI_GP1_ARLEN(3 downto 0),
MAXIGP1ARLOCK(1 downto 0) => M_AXI_GP1_ARLOCK(1 downto 0),
MAXIGP1ARPROT(2 downto 0) => M_AXI_GP1_ARPROT(2 downto 0),
MAXIGP1ARQOS(3 downto 0) => M_AXI_GP1_ARQOS(3 downto 0),
MAXIGP1ARREADY => M_AXI_GP1_ARREADY,
MAXIGP1ARSIZE(1 downto 0) => \^m_axi_gp1_arsize\(1 downto 0),
MAXIGP1ARVALID => M_AXI_GP1_ARVALID,
MAXIGP1AWADDR(31 downto 0) => M_AXI_GP1_AWADDR(31 downto 0),
MAXIGP1AWBURST(1 downto 0) => M_AXI_GP1_AWBURST(1 downto 0),
MAXIGP1AWCACHE(3 downto 0) => M_AXI_GP1_AWCACHE(3 downto 0),
MAXIGP1AWID(11 downto 0) => M_AXI_GP1_AWID(11 downto 0),
MAXIGP1AWLEN(3 downto 0) => M_AXI_GP1_AWLEN(3 downto 0),
MAXIGP1AWLOCK(1 downto 0) => M_AXI_GP1_AWLOCK(1 downto 0),
MAXIGP1AWPROT(2 downto 0) => M_AXI_GP1_AWPROT(2 downto 0),
MAXIGP1AWQOS(3 downto 0) => M_AXI_GP1_AWQOS(3 downto 0),
MAXIGP1AWREADY => M_AXI_GP1_AWREADY,
MAXIGP1AWSIZE(1 downto 0) => \^m_axi_gp1_awsize\(1 downto 0),
MAXIGP1AWVALID => M_AXI_GP1_AWVALID,
MAXIGP1BID(11 downto 0) => M_AXI_GP1_BID(11 downto 0),
MAXIGP1BREADY => M_AXI_GP1_BREADY,
MAXIGP1BRESP(1 downto 0) => M_AXI_GP1_BRESP(1 downto 0),
MAXIGP1BVALID => M_AXI_GP1_BVALID,
MAXIGP1RDATA(31 downto 0) => M_AXI_GP1_RDATA(31 downto 0),
MAXIGP1RID(11 downto 0) => M_AXI_GP1_RID(11 downto 0),
MAXIGP1RLAST => M_AXI_GP1_RLAST,
MAXIGP1RREADY => M_AXI_GP1_RREADY,
MAXIGP1RRESP(1 downto 0) => M_AXI_GP1_RRESP(1 downto 0),
MAXIGP1RVALID => M_AXI_GP1_RVALID,
MAXIGP1WDATA(31 downto 0) => M_AXI_GP1_WDATA(31 downto 0),
MAXIGP1WID(11 downto 0) => M_AXI_GP1_WID(11 downto 0),
MAXIGP1WLAST => M_AXI_GP1_WLAST,
MAXIGP1WREADY => M_AXI_GP1_WREADY,
MAXIGP1WSTRB(3 downto 0) => M_AXI_GP1_WSTRB(3 downto 0),
MAXIGP1WVALID => M_AXI_GP1_WVALID,
MIO(53 downto 0) => buffered_MIO(53 downto 0),
PSCLK => buffered_PS_CLK,
PSPORB => buffered_PS_PORB,
PSSRSTB => buffered_PS_SRSTB,
SAXIACPACLK => S_AXI_ACP_ACLK,
SAXIACPARADDR(31 downto 0) => S_AXI_ACP_ARADDR(31 downto 0),
SAXIACPARBURST(1 downto 0) => S_AXI_ACP_ARBURST(1 downto 0),
SAXIACPARCACHE(3 downto 0) => S_AXI_ACP_ARCACHE(3 downto 0),
SAXIACPARESETN => S_AXI_ACP_ARESETN,
SAXIACPARID(2 downto 0) => S_AXI_ACP_ARID(2 downto 0),
SAXIACPARLEN(3 downto 0) => S_AXI_ACP_ARLEN(3 downto 0),
SAXIACPARLOCK(1 downto 0) => S_AXI_ACP_ARLOCK(1 downto 0),
SAXIACPARPROT(2 downto 0) => S_AXI_ACP_ARPROT(2 downto 0),
SAXIACPARQOS(3 downto 0) => S_AXI_ACP_ARQOS(3 downto 0),
SAXIACPARREADY => S_AXI_ACP_ARREADY,
SAXIACPARSIZE(1 downto 0) => S_AXI_ACP_ARSIZE(1 downto 0),
SAXIACPARUSER(4 downto 0) => S_AXI_ACP_ARUSER(4 downto 0),
SAXIACPARVALID => S_AXI_ACP_ARVALID,
SAXIACPAWADDR(31 downto 0) => S_AXI_ACP_AWADDR(31 downto 0),
SAXIACPAWBURST(1 downto 0) => S_AXI_ACP_AWBURST(1 downto 0),
SAXIACPAWCACHE(3 downto 0) => S_AXI_ACP_AWCACHE(3 downto 0),
SAXIACPAWID(2 downto 0) => S_AXI_ACP_AWID(2 downto 0),
SAXIACPAWLEN(3 downto 0) => S_AXI_ACP_AWLEN(3 downto 0),
SAXIACPAWLOCK(1 downto 0) => S_AXI_ACP_AWLOCK(1 downto 0),
SAXIACPAWPROT(2 downto 0) => S_AXI_ACP_AWPROT(2 downto 0),
SAXIACPAWQOS(3 downto 0) => S_AXI_ACP_AWQOS(3 downto 0),
SAXIACPAWREADY => S_AXI_ACP_AWREADY,
SAXIACPAWSIZE(1 downto 0) => S_AXI_ACP_AWSIZE(1 downto 0),
SAXIACPAWUSER(4 downto 0) => S_AXI_ACP_AWUSER(4 downto 0),
SAXIACPAWVALID => S_AXI_ACP_AWVALID,
SAXIACPBID(2 downto 0) => S_AXI_ACP_BID(2 downto 0),
SAXIACPBREADY => S_AXI_ACP_BREADY,
SAXIACPBRESP(1 downto 0) => S_AXI_ACP_BRESP(1 downto 0),
SAXIACPBVALID => S_AXI_ACP_BVALID,
SAXIACPRDATA(63 downto 0) => S_AXI_ACP_RDATA(63 downto 0),
SAXIACPRID(2 downto 0) => S_AXI_ACP_RID(2 downto 0),
SAXIACPRLAST => S_AXI_ACP_RLAST,
SAXIACPRREADY => S_AXI_ACP_RREADY,
SAXIACPRRESP(1 downto 0) => S_AXI_ACP_RRESP(1 downto 0),
SAXIACPRVALID => S_AXI_ACP_RVALID,
SAXIACPWDATA(63 downto 0) => S_AXI_ACP_WDATA(63 downto 0),
SAXIACPWID(2 downto 0) => S_AXI_ACP_WID(2 downto 0),
SAXIACPWLAST => S_AXI_ACP_WLAST,
SAXIACPWREADY => S_AXI_ACP_WREADY,
SAXIACPWSTRB(7 downto 0) => S_AXI_ACP_WSTRB(7 downto 0),
SAXIACPWVALID => S_AXI_ACP_WVALID,
SAXIGP0ACLK => S_AXI_GP0_ACLK,
SAXIGP0ARADDR(31 downto 0) => S_AXI_GP0_ARADDR(31 downto 0),
SAXIGP0ARBURST(1 downto 0) => S_AXI_GP0_ARBURST(1 downto 0),
SAXIGP0ARCACHE(3 downto 0) => S_AXI_GP0_ARCACHE(3 downto 0),
SAXIGP0ARESETN => S_AXI_GP0_ARESETN,
SAXIGP0ARID(5 downto 0) => S_AXI_GP0_ARID(5 downto 0),
SAXIGP0ARLEN(3 downto 0) => S_AXI_GP0_ARLEN(3 downto 0),
SAXIGP0ARLOCK(1 downto 0) => S_AXI_GP0_ARLOCK(1 downto 0),
SAXIGP0ARPROT(2 downto 0) => S_AXI_GP0_ARPROT(2 downto 0),
SAXIGP0ARQOS(3 downto 0) => S_AXI_GP0_ARQOS(3 downto 0),
SAXIGP0ARREADY => S_AXI_GP0_ARREADY,
SAXIGP0ARSIZE(1 downto 0) => S_AXI_GP0_ARSIZE(1 downto 0),
SAXIGP0ARVALID => S_AXI_GP0_ARVALID,
SAXIGP0AWADDR(31 downto 0) => S_AXI_GP0_AWADDR(31 downto 0),
SAXIGP0AWBURST(1 downto 0) => S_AXI_GP0_AWBURST(1 downto 0),
SAXIGP0AWCACHE(3 downto 0) => S_AXI_GP0_AWCACHE(3 downto 0),
SAXIGP0AWID(5 downto 0) => S_AXI_GP0_AWID(5 downto 0),
SAXIGP0AWLEN(3 downto 0) => S_AXI_GP0_AWLEN(3 downto 0),
SAXIGP0AWLOCK(1 downto 0) => S_AXI_GP0_AWLOCK(1 downto 0),
SAXIGP0AWPROT(2 downto 0) => S_AXI_GP0_AWPROT(2 downto 0),
SAXIGP0AWQOS(3 downto 0) => S_AXI_GP0_AWQOS(3 downto 0),
SAXIGP0AWREADY => S_AXI_GP0_AWREADY,
SAXIGP0AWSIZE(1 downto 0) => S_AXI_GP0_AWSIZE(1 downto 0),
SAXIGP0AWVALID => S_AXI_GP0_AWVALID,
SAXIGP0BID(5 downto 0) => S_AXI_GP0_BID(5 downto 0),
SAXIGP0BREADY => S_AXI_GP0_BREADY,
SAXIGP0BRESP(1 downto 0) => S_AXI_GP0_BRESP(1 downto 0),
SAXIGP0BVALID => S_AXI_GP0_BVALID,
SAXIGP0RDATA(31 downto 0) => S_AXI_GP0_RDATA(31 downto 0),
SAXIGP0RID(5 downto 0) => S_AXI_GP0_RID(5 downto 0),
SAXIGP0RLAST => S_AXI_GP0_RLAST,
SAXIGP0RREADY => S_AXI_GP0_RREADY,
SAXIGP0RRESP(1 downto 0) => S_AXI_GP0_RRESP(1 downto 0),
SAXIGP0RVALID => S_AXI_GP0_RVALID,
SAXIGP0WDATA(31 downto 0) => S_AXI_GP0_WDATA(31 downto 0),
SAXIGP0WID(5 downto 0) => S_AXI_GP0_WID(5 downto 0),
SAXIGP0WLAST => S_AXI_GP0_WLAST,
SAXIGP0WREADY => S_AXI_GP0_WREADY,
SAXIGP0WSTRB(3 downto 0) => S_AXI_GP0_WSTRB(3 downto 0),
SAXIGP0WVALID => S_AXI_GP0_WVALID,
SAXIGP1ACLK => S_AXI_GP1_ACLK,
SAXIGP1ARADDR(31 downto 0) => S_AXI_GP1_ARADDR(31 downto 0),
SAXIGP1ARBURST(1 downto 0) => S_AXI_GP1_ARBURST(1 downto 0),
SAXIGP1ARCACHE(3 downto 0) => S_AXI_GP1_ARCACHE(3 downto 0),
SAXIGP1ARESETN => S_AXI_GP1_ARESETN,
SAXIGP1ARID(5 downto 0) => S_AXI_GP1_ARID(5 downto 0),
SAXIGP1ARLEN(3 downto 0) => S_AXI_GP1_ARLEN(3 downto 0),
SAXIGP1ARLOCK(1 downto 0) => S_AXI_GP1_ARLOCK(1 downto 0),
SAXIGP1ARPROT(2 downto 0) => S_AXI_GP1_ARPROT(2 downto 0),
SAXIGP1ARQOS(3 downto 0) => S_AXI_GP1_ARQOS(3 downto 0),
SAXIGP1ARREADY => S_AXI_GP1_ARREADY,
SAXIGP1ARSIZE(1 downto 0) => S_AXI_GP1_ARSIZE(1 downto 0),
SAXIGP1ARVALID => S_AXI_GP1_ARVALID,
SAXIGP1AWADDR(31 downto 0) => S_AXI_GP1_AWADDR(31 downto 0),
SAXIGP1AWBURST(1 downto 0) => S_AXI_GP1_AWBURST(1 downto 0),
SAXIGP1AWCACHE(3 downto 0) => S_AXI_GP1_AWCACHE(3 downto 0),
SAXIGP1AWID(5 downto 0) => S_AXI_GP1_AWID(5 downto 0),
SAXIGP1AWLEN(3 downto 0) => S_AXI_GP1_AWLEN(3 downto 0),
SAXIGP1AWLOCK(1 downto 0) => S_AXI_GP1_AWLOCK(1 downto 0),
SAXIGP1AWPROT(2 downto 0) => S_AXI_GP1_AWPROT(2 downto 0),
SAXIGP1AWQOS(3 downto 0) => S_AXI_GP1_AWQOS(3 downto 0),
SAXIGP1AWREADY => S_AXI_GP1_AWREADY,
SAXIGP1AWSIZE(1 downto 0) => S_AXI_GP1_AWSIZE(1 downto 0),
SAXIGP1AWVALID => S_AXI_GP1_AWVALID,
SAXIGP1BID(5 downto 0) => S_AXI_GP1_BID(5 downto 0),
SAXIGP1BREADY => S_AXI_GP1_BREADY,
SAXIGP1BRESP(1 downto 0) => S_AXI_GP1_BRESP(1 downto 0),
SAXIGP1BVALID => S_AXI_GP1_BVALID,
SAXIGP1RDATA(31 downto 0) => S_AXI_GP1_RDATA(31 downto 0),
SAXIGP1RID(5 downto 0) => S_AXI_GP1_RID(5 downto 0),
SAXIGP1RLAST => S_AXI_GP1_RLAST,
SAXIGP1RREADY => S_AXI_GP1_RREADY,
SAXIGP1RRESP(1 downto 0) => S_AXI_GP1_RRESP(1 downto 0),
SAXIGP1RVALID => S_AXI_GP1_RVALID,
SAXIGP1WDATA(31 downto 0) => S_AXI_GP1_WDATA(31 downto 0),
SAXIGP1WID(5 downto 0) => S_AXI_GP1_WID(5 downto 0),
SAXIGP1WLAST => S_AXI_GP1_WLAST,
SAXIGP1WREADY => S_AXI_GP1_WREADY,
SAXIGP1WSTRB(3 downto 0) => S_AXI_GP1_WSTRB(3 downto 0),
SAXIGP1WVALID => S_AXI_GP1_WVALID,
SAXIHP0ACLK => S_AXI_HP0_ACLK,
SAXIHP0ARADDR(31 downto 0) => S_AXI_HP0_ARADDR(31 downto 0),
SAXIHP0ARBURST(1 downto 0) => S_AXI_HP0_ARBURST(1 downto 0),
SAXIHP0ARCACHE(3 downto 0) => S_AXI_HP0_ARCACHE(3 downto 0),
SAXIHP0ARESETN => S_AXI_HP0_ARESETN,
SAXIHP0ARID(5 downto 0) => S_AXI_HP0_ARID(5 downto 0),
SAXIHP0ARLEN(3 downto 0) => S_AXI_HP0_ARLEN(3 downto 0),
SAXIHP0ARLOCK(1 downto 0) => S_AXI_HP0_ARLOCK(1 downto 0),
SAXIHP0ARPROT(2 downto 0) => S_AXI_HP0_ARPROT(2 downto 0),
SAXIHP0ARQOS(3 downto 0) => S_AXI_HP0_ARQOS(3 downto 0),
SAXIHP0ARREADY => S_AXI_HP0_ARREADY,
SAXIHP0ARSIZE(1 downto 0) => S_AXI_HP0_ARSIZE(1 downto 0),
SAXIHP0ARVALID => S_AXI_HP0_ARVALID,
SAXIHP0AWADDR(31 downto 0) => S_AXI_HP0_AWADDR(31 downto 0),
SAXIHP0AWBURST(1 downto 0) => S_AXI_HP0_AWBURST(1 downto 0),
SAXIHP0AWCACHE(3 downto 0) => S_AXI_HP0_AWCACHE(3 downto 0),
SAXIHP0AWID(5 downto 0) => S_AXI_HP0_AWID(5 downto 0),
SAXIHP0AWLEN(3 downto 0) => S_AXI_HP0_AWLEN(3 downto 0),
SAXIHP0AWLOCK(1 downto 0) => S_AXI_HP0_AWLOCK(1 downto 0),
SAXIHP0AWPROT(2 downto 0) => S_AXI_HP0_AWPROT(2 downto 0),
SAXIHP0AWQOS(3 downto 0) => S_AXI_HP0_AWQOS(3 downto 0),
SAXIHP0AWREADY => S_AXI_HP0_AWREADY,
SAXIHP0AWSIZE(1 downto 0) => S_AXI_HP0_AWSIZE(1 downto 0),
SAXIHP0AWVALID => S_AXI_HP0_AWVALID,
SAXIHP0BID(5 downto 0) => S_AXI_HP0_BID(5 downto 0),
SAXIHP0BREADY => S_AXI_HP0_BREADY,
SAXIHP0BRESP(1 downto 0) => S_AXI_HP0_BRESP(1 downto 0),
SAXIHP0BVALID => S_AXI_HP0_BVALID,
SAXIHP0RACOUNT(2 downto 0) => S_AXI_HP0_RACOUNT(2 downto 0),
SAXIHP0RCOUNT(7 downto 0) => S_AXI_HP0_RCOUNT(7 downto 0),
SAXIHP0RDATA(63 downto 0) => S_AXI_HP0_RDATA(63 downto 0),
SAXIHP0RDISSUECAP1EN => S_AXI_HP0_RDISSUECAP1_EN,
SAXIHP0RID(5 downto 0) => S_AXI_HP0_RID(5 downto 0),
SAXIHP0RLAST => S_AXI_HP0_RLAST,
SAXIHP0RREADY => S_AXI_HP0_RREADY,
SAXIHP0RRESP(1 downto 0) => S_AXI_HP0_RRESP(1 downto 0),
SAXIHP0RVALID => S_AXI_HP0_RVALID,
SAXIHP0WACOUNT(5 downto 0) => S_AXI_HP0_WACOUNT(5 downto 0),
SAXIHP0WCOUNT(7 downto 0) => S_AXI_HP0_WCOUNT(7 downto 0),
SAXIHP0WDATA(63 downto 0) => S_AXI_HP0_WDATA(63 downto 0),
SAXIHP0WID(5 downto 0) => S_AXI_HP0_WID(5 downto 0),
SAXIHP0WLAST => S_AXI_HP0_WLAST,
SAXIHP0WREADY => S_AXI_HP0_WREADY,
SAXIHP0WRISSUECAP1EN => S_AXI_HP0_WRISSUECAP1_EN,
SAXIHP0WSTRB(7 downto 0) => S_AXI_HP0_WSTRB(7 downto 0),
SAXIHP0WVALID => S_AXI_HP0_WVALID,
SAXIHP1ACLK => S_AXI_HP1_ACLK,
SAXIHP1ARADDR(31 downto 0) => S_AXI_HP1_ARADDR(31 downto 0),
SAXIHP1ARBURST(1 downto 0) => S_AXI_HP1_ARBURST(1 downto 0),
SAXIHP1ARCACHE(3 downto 0) => S_AXI_HP1_ARCACHE(3 downto 0),
SAXIHP1ARESETN => S_AXI_HP1_ARESETN,
SAXIHP1ARID(5 downto 0) => S_AXI_HP1_ARID(5 downto 0),
SAXIHP1ARLEN(3 downto 0) => S_AXI_HP1_ARLEN(3 downto 0),
SAXIHP1ARLOCK(1 downto 0) => S_AXI_HP1_ARLOCK(1 downto 0),
SAXIHP1ARPROT(2 downto 0) => S_AXI_HP1_ARPROT(2 downto 0),
SAXIHP1ARQOS(3 downto 0) => S_AXI_HP1_ARQOS(3 downto 0),
SAXIHP1ARREADY => S_AXI_HP1_ARREADY,
SAXIHP1ARSIZE(1 downto 0) => S_AXI_HP1_ARSIZE(1 downto 0),
SAXIHP1ARVALID => S_AXI_HP1_ARVALID,
SAXIHP1AWADDR(31 downto 0) => S_AXI_HP1_AWADDR(31 downto 0),
SAXIHP1AWBURST(1 downto 0) => S_AXI_HP1_AWBURST(1 downto 0),
SAXIHP1AWCACHE(3 downto 0) => S_AXI_HP1_AWCACHE(3 downto 0),
SAXIHP1AWID(5 downto 0) => S_AXI_HP1_AWID(5 downto 0),
SAXIHP1AWLEN(3 downto 0) => S_AXI_HP1_AWLEN(3 downto 0),
SAXIHP1AWLOCK(1 downto 0) => S_AXI_HP1_AWLOCK(1 downto 0),
SAXIHP1AWPROT(2 downto 0) => S_AXI_HP1_AWPROT(2 downto 0),
SAXIHP1AWQOS(3 downto 0) => S_AXI_HP1_AWQOS(3 downto 0),
SAXIHP1AWREADY => S_AXI_HP1_AWREADY,
SAXIHP1AWSIZE(1 downto 0) => S_AXI_HP1_AWSIZE(1 downto 0),
SAXIHP1AWVALID => S_AXI_HP1_AWVALID,
SAXIHP1BID(5 downto 0) => S_AXI_HP1_BID(5 downto 0),
SAXIHP1BREADY => S_AXI_HP1_BREADY,
SAXIHP1BRESP(1 downto 0) => S_AXI_HP1_BRESP(1 downto 0),
SAXIHP1BVALID => S_AXI_HP1_BVALID,
SAXIHP1RACOUNT(2 downto 0) => S_AXI_HP1_RACOUNT(2 downto 0),
SAXIHP1RCOUNT(7 downto 0) => S_AXI_HP1_RCOUNT(7 downto 0),
SAXIHP1RDATA(63 downto 0) => S_AXI_HP1_RDATA(63 downto 0),
SAXIHP1RDISSUECAP1EN => S_AXI_HP1_RDISSUECAP1_EN,
SAXIHP1RID(5 downto 0) => S_AXI_HP1_RID(5 downto 0),
SAXIHP1RLAST => S_AXI_HP1_RLAST,
SAXIHP1RREADY => S_AXI_HP1_RREADY,
SAXIHP1RRESP(1 downto 0) => S_AXI_HP1_RRESP(1 downto 0),
SAXIHP1RVALID => S_AXI_HP1_RVALID,
SAXIHP1WACOUNT(5 downto 0) => S_AXI_HP1_WACOUNT(5 downto 0),
SAXIHP1WCOUNT(7 downto 0) => S_AXI_HP1_WCOUNT(7 downto 0),
SAXIHP1WDATA(63 downto 0) => S_AXI_HP1_WDATA(63 downto 0),
SAXIHP1WID(5 downto 0) => S_AXI_HP1_WID(5 downto 0),
SAXIHP1WLAST => S_AXI_HP1_WLAST,
SAXIHP1WREADY => S_AXI_HP1_WREADY,
SAXIHP1WRISSUECAP1EN => S_AXI_HP1_WRISSUECAP1_EN,
SAXIHP1WSTRB(7 downto 0) => S_AXI_HP1_WSTRB(7 downto 0),
SAXIHP1WVALID => S_AXI_HP1_WVALID,
SAXIHP2ACLK => S_AXI_HP2_ACLK,
SAXIHP2ARADDR(31 downto 0) => S_AXI_HP2_ARADDR(31 downto 0),
SAXIHP2ARBURST(1 downto 0) => S_AXI_HP2_ARBURST(1 downto 0),
SAXIHP2ARCACHE(3 downto 0) => S_AXI_HP2_ARCACHE(3 downto 0),
SAXIHP2ARESETN => S_AXI_HP2_ARESETN,
SAXIHP2ARID(5 downto 0) => S_AXI_HP2_ARID(5 downto 0),
SAXIHP2ARLEN(3 downto 0) => S_AXI_HP2_ARLEN(3 downto 0),
SAXIHP2ARLOCK(1 downto 0) => S_AXI_HP2_ARLOCK(1 downto 0),
SAXIHP2ARPROT(2 downto 0) => S_AXI_HP2_ARPROT(2 downto 0),
SAXIHP2ARQOS(3 downto 0) => S_AXI_HP2_ARQOS(3 downto 0),
SAXIHP2ARREADY => S_AXI_HP2_ARREADY,
SAXIHP2ARSIZE(1 downto 0) => S_AXI_HP2_ARSIZE(1 downto 0),
SAXIHP2ARVALID => S_AXI_HP2_ARVALID,
SAXIHP2AWADDR(31 downto 0) => S_AXI_HP2_AWADDR(31 downto 0),
SAXIHP2AWBURST(1 downto 0) => S_AXI_HP2_AWBURST(1 downto 0),
SAXIHP2AWCACHE(3 downto 0) => S_AXI_HP2_AWCACHE(3 downto 0),
SAXIHP2AWID(5 downto 0) => S_AXI_HP2_AWID(5 downto 0),
SAXIHP2AWLEN(3 downto 0) => S_AXI_HP2_AWLEN(3 downto 0),
SAXIHP2AWLOCK(1 downto 0) => S_AXI_HP2_AWLOCK(1 downto 0),
SAXIHP2AWPROT(2 downto 0) => S_AXI_HP2_AWPROT(2 downto 0),
SAXIHP2AWQOS(3 downto 0) => S_AXI_HP2_AWQOS(3 downto 0),
SAXIHP2AWREADY => S_AXI_HP2_AWREADY,
SAXIHP2AWSIZE(1 downto 0) => S_AXI_HP2_AWSIZE(1 downto 0),
SAXIHP2AWVALID => S_AXI_HP2_AWVALID,
SAXIHP2BID(5 downto 0) => S_AXI_HP2_BID(5 downto 0),
SAXIHP2BREADY => S_AXI_HP2_BREADY,
SAXIHP2BRESP(1 downto 0) => S_AXI_HP2_BRESP(1 downto 0),
SAXIHP2BVALID => S_AXI_HP2_BVALID,
SAXIHP2RACOUNT(2 downto 0) => S_AXI_HP2_RACOUNT(2 downto 0),
SAXIHP2RCOUNT(7 downto 0) => S_AXI_HP2_RCOUNT(7 downto 0),
SAXIHP2RDATA(63 downto 0) => S_AXI_HP2_RDATA(63 downto 0),
SAXIHP2RDISSUECAP1EN => S_AXI_HP2_RDISSUECAP1_EN,
SAXIHP2RID(5 downto 0) => S_AXI_HP2_RID(5 downto 0),
SAXIHP2RLAST => S_AXI_HP2_RLAST,
SAXIHP2RREADY => S_AXI_HP2_RREADY,
SAXIHP2RRESP(1 downto 0) => S_AXI_HP2_RRESP(1 downto 0),
SAXIHP2RVALID => S_AXI_HP2_RVALID,
SAXIHP2WACOUNT(5 downto 0) => S_AXI_HP2_WACOUNT(5 downto 0),
SAXIHP2WCOUNT(7 downto 0) => S_AXI_HP2_WCOUNT(7 downto 0),
SAXIHP2WDATA(63 downto 0) => S_AXI_HP2_WDATA(63 downto 0),
SAXIHP2WID(5 downto 0) => S_AXI_HP2_WID(5 downto 0),
SAXIHP2WLAST => S_AXI_HP2_WLAST,
SAXIHP2WREADY => S_AXI_HP2_WREADY,
SAXIHP2WRISSUECAP1EN => S_AXI_HP2_WRISSUECAP1_EN,
SAXIHP2WSTRB(7 downto 0) => S_AXI_HP2_WSTRB(7 downto 0),
SAXIHP2WVALID => S_AXI_HP2_WVALID,
SAXIHP3ACLK => S_AXI_HP3_ACLK,
SAXIHP3ARADDR(31 downto 0) => S_AXI_HP3_ARADDR(31 downto 0),
SAXIHP3ARBURST(1 downto 0) => S_AXI_HP3_ARBURST(1 downto 0),
SAXIHP3ARCACHE(3 downto 0) => S_AXI_HP3_ARCACHE(3 downto 0),
SAXIHP3ARESETN => S_AXI_HP3_ARESETN,
SAXIHP3ARID(5 downto 0) => S_AXI_HP3_ARID(5 downto 0),
SAXIHP3ARLEN(3 downto 0) => S_AXI_HP3_ARLEN(3 downto 0),
SAXIHP3ARLOCK(1 downto 0) => S_AXI_HP3_ARLOCK(1 downto 0),
SAXIHP3ARPROT(2 downto 0) => S_AXI_HP3_ARPROT(2 downto 0),
SAXIHP3ARQOS(3 downto 0) => S_AXI_HP3_ARQOS(3 downto 0),
SAXIHP3ARREADY => S_AXI_HP3_ARREADY,
SAXIHP3ARSIZE(1 downto 0) => S_AXI_HP3_ARSIZE(1 downto 0),
SAXIHP3ARVALID => S_AXI_HP3_ARVALID,
SAXIHP3AWADDR(31 downto 0) => S_AXI_HP3_AWADDR(31 downto 0),
SAXIHP3AWBURST(1 downto 0) => S_AXI_HP3_AWBURST(1 downto 0),
SAXIHP3AWCACHE(3 downto 0) => S_AXI_HP3_AWCACHE(3 downto 0),
SAXIHP3AWID(5 downto 0) => S_AXI_HP3_AWID(5 downto 0),
SAXIHP3AWLEN(3 downto 0) => S_AXI_HP3_AWLEN(3 downto 0),
SAXIHP3AWLOCK(1 downto 0) => S_AXI_HP3_AWLOCK(1 downto 0),
SAXIHP3AWPROT(2 downto 0) => S_AXI_HP3_AWPROT(2 downto 0),
SAXIHP3AWQOS(3 downto 0) => S_AXI_HP3_AWQOS(3 downto 0),
SAXIHP3AWREADY => S_AXI_HP3_AWREADY,
SAXIHP3AWSIZE(1 downto 0) => S_AXI_HP3_AWSIZE(1 downto 0),
SAXIHP3AWVALID => S_AXI_HP3_AWVALID,
SAXIHP3BID(5 downto 0) => S_AXI_HP3_BID(5 downto 0),
SAXIHP3BREADY => S_AXI_HP3_BREADY,
SAXIHP3BRESP(1 downto 0) => S_AXI_HP3_BRESP(1 downto 0),
SAXIHP3BVALID => S_AXI_HP3_BVALID,
SAXIHP3RACOUNT(2 downto 0) => S_AXI_HP3_RACOUNT(2 downto 0),
SAXIHP3RCOUNT(7 downto 0) => S_AXI_HP3_RCOUNT(7 downto 0),
SAXIHP3RDATA(63 downto 0) => S_AXI_HP3_RDATA(63 downto 0),
SAXIHP3RDISSUECAP1EN => S_AXI_HP3_RDISSUECAP1_EN,
SAXIHP3RID(5 downto 0) => S_AXI_HP3_RID(5 downto 0),
SAXIHP3RLAST => S_AXI_HP3_RLAST,
SAXIHP3RREADY => S_AXI_HP3_RREADY,
SAXIHP3RRESP(1 downto 0) => S_AXI_HP3_RRESP(1 downto 0),
SAXIHP3RVALID => S_AXI_HP3_RVALID,
SAXIHP3WACOUNT(5 downto 0) => S_AXI_HP3_WACOUNT(5 downto 0),
SAXIHP3WCOUNT(7 downto 0) => S_AXI_HP3_WCOUNT(7 downto 0),
SAXIHP3WDATA(63 downto 0) => S_AXI_HP3_WDATA(63 downto 0),
SAXIHP3WID(5 downto 0) => S_AXI_HP3_WID(5 downto 0),
SAXIHP3WLAST => S_AXI_HP3_WLAST,
SAXIHP3WREADY => S_AXI_HP3_WREADY,
SAXIHP3WRISSUECAP1EN => S_AXI_HP3_WRISSUECAP1_EN,
SAXIHP3WSTRB(7 downto 0) => S_AXI_HP3_WSTRB(7 downto 0),
SAXIHP3WVALID => S_AXI_HP3_WVALID
);
PS_CLK_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_CLK,
PAD => PS_CLK
);
PS_PORB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_PORB,
PAD => PS_PORB
);
PS_SRSTB_BIBUF: unisim.vcomponents.BIBUF
port map (
IO => buffered_PS_SRSTB,
PAD => PS_SRSTB
);
SDIO0_CMD_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_CMD_T_n,
O => SDIO0_CMD_T
);
\SDIO0_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(0),
O => SDIO0_DATA_T(0)
);
\SDIO0_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(1),
O => SDIO0_DATA_T(1)
);
\SDIO0_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(2),
O => SDIO0_DATA_T(2)
);
\SDIO0_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO0_DATA_T_n(3),
O => SDIO0_DATA_T(3)
);
SDIO1_CMD_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_CMD_T_n,
O => SDIO1_CMD_T
);
\SDIO1_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(0),
O => SDIO1_DATA_T(0)
);
\SDIO1_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(1),
O => SDIO1_DATA_T(1)
);
\SDIO1_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(2),
O => SDIO1_DATA_T(2)
);
\SDIO1_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SDIO1_DATA_T_n(3),
O => SDIO1_DATA_T(3)
);
SPI0_MISO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_MISO_T_n,
O => SPI0_MISO_T
);
SPI0_MOSI_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_MOSI_T_n,
O => SPI0_MOSI_T
);
SPI0_SCLK_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_SCLK_T_n,
O => SPI0_SCLK_T
);
SPI0_SS_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI0_SS_T_n,
O => SPI0_SS_T
);
SPI1_MISO_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_MISO_T_n,
O => SPI1_MISO_T
);
SPI1_MOSI_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_MOSI_T_n,
O => SPI1_MOSI_T
);
SPI1_SCLK_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_SCLK_T_n,
O => SPI1_SCLK_T
);
SPI1_SS_T_INST_0: unisim.vcomponents.LUT1
generic map(
INIT => X"1"
)
port map (
I0 => SPI1_SS_T_n,
O => SPI1_SS_T
);
\buffer_fclk_clk_0.FCLK_CLK_0_BUFG\: unisim.vcomponents.BUFG
port map (
I => FCLK_CLK_unbuffered(0),
O => FCLK_CLK0
);
\genblk13[0].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(0),
PAD => MIO(0)
);
\genblk13[10].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(10),
PAD => MIO(10)
);
\genblk13[11].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(11),
PAD => MIO(11)
);
\genblk13[12].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(12),
PAD => MIO(12)
);
\genblk13[13].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(13),
PAD => MIO(13)
);
\genblk13[14].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(14),
PAD => MIO(14)
);
\genblk13[15].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(15),
PAD => MIO(15)
);
\genblk13[16].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(16),
PAD => MIO(16)
);
\genblk13[17].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(17),
PAD => MIO(17)
);
\genblk13[18].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(18),
PAD => MIO(18)
);
\genblk13[19].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(19),
PAD => MIO(19)
);
\genblk13[1].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(1),
PAD => MIO(1)
);
\genblk13[20].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(20),
PAD => MIO(20)
);
\genblk13[21].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(21),
PAD => MIO(21)
);
\genblk13[22].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(22),
PAD => MIO(22)
);
\genblk13[23].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(23),
PAD => MIO(23)
);
\genblk13[24].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(24),
PAD => MIO(24)
);
\genblk13[25].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(25),
PAD => MIO(25)
);
\genblk13[26].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(26),
PAD => MIO(26)
);
\genblk13[27].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(27),
PAD => MIO(27)
);
\genblk13[28].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(28),
PAD => MIO(28)
);
\genblk13[29].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(29),
PAD => MIO(29)
);
\genblk13[2].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(2),
PAD => MIO(2)
);
\genblk13[30].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(30),
PAD => MIO(30)
);
\genblk13[31].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(31),
PAD => MIO(31)
);
\genblk13[32].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(32),
PAD => MIO(32)
);
\genblk13[33].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(33),
PAD => MIO(33)
);
\genblk13[34].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(34),
PAD => MIO(34)
);
\genblk13[35].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(35),
PAD => MIO(35)
);
\genblk13[36].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(36),
PAD => MIO(36)
);
\genblk13[37].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(37),
PAD => MIO(37)
);
\genblk13[38].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(38),
PAD => MIO(38)
);
\genblk13[39].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(39),
PAD => MIO(39)
);
\genblk13[3].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(3),
PAD => MIO(3)
);
\genblk13[40].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(40),
PAD => MIO(40)
);
\genblk13[41].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(41),
PAD => MIO(41)
);
\genblk13[42].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(42),
PAD => MIO(42)
);
\genblk13[43].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(43),
PAD => MIO(43)
);
\genblk13[44].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(44),
PAD => MIO(44)
);
\genblk13[45].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(45),
PAD => MIO(45)
);
\genblk13[46].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(46),
PAD => MIO(46)
);
\genblk13[47].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(47),
PAD => MIO(47)
);
\genblk13[48].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(48),
PAD => MIO(48)
);
\genblk13[49].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(49),
PAD => MIO(49)
);
\genblk13[4].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(4),
PAD => MIO(4)
);
\genblk13[50].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(50),
PAD => MIO(50)
);
\genblk13[51].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(51),
PAD => MIO(51)
);
\genblk13[52].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(52),
PAD => MIO(52)
);
\genblk13[53].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(53),
PAD => MIO(53)
);
\genblk13[5].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(5),
PAD => MIO(5)
);
\genblk13[6].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(6),
PAD => MIO(6)
);
\genblk13[7].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(7),
PAD => MIO(7)
);
\genblk13[8].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(8),
PAD => MIO(8)
);
\genblk13[9].MIO_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_MIO(9),
PAD => MIO(9)
);
\genblk14[0].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(0),
PAD => DDR_BankAddr(0)
);
\genblk14[1].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(1),
PAD => DDR_BankAddr(1)
);
\genblk14[2].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_BankAddr(2),
PAD => DDR_BankAddr(2)
);
\genblk15[0].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(0),
PAD => DDR_Addr(0)
);
\genblk15[10].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(10),
PAD => DDR_Addr(10)
);
\genblk15[11].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(11),
PAD => DDR_Addr(11)
);
\genblk15[12].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(12),
PAD => DDR_Addr(12)
);
\genblk15[13].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(13),
PAD => DDR_Addr(13)
);
\genblk15[14].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(14),
PAD => DDR_Addr(14)
);
\genblk15[1].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(1),
PAD => DDR_Addr(1)
);
\genblk15[2].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(2),
PAD => DDR_Addr(2)
);
\genblk15[3].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(3),
PAD => DDR_Addr(3)
);
\genblk15[4].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(4),
PAD => DDR_Addr(4)
);
\genblk15[5].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(5),
PAD => DDR_Addr(5)
);
\genblk15[6].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(6),
PAD => DDR_Addr(6)
);
\genblk15[7].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(7),
PAD => DDR_Addr(7)
);
\genblk15[8].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(8),
PAD => DDR_Addr(8)
);
\genblk15[9].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_Addr(9),
PAD => DDR_Addr(9)
);
\genblk16[0].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(0),
PAD => DDR_DM(0)
);
\genblk16[1].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(1),
PAD => DDR_DM(1)
);
\genblk16[2].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(2),
PAD => DDR_DM(2)
);
\genblk16[3].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DM(3),
PAD => DDR_DM(3)
);
\genblk17[0].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(0),
PAD => DDR_DQ(0)
);
\genblk17[10].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(10),
PAD => DDR_DQ(10)
);
\genblk17[11].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(11),
PAD => DDR_DQ(11)
);
\genblk17[12].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(12),
PAD => DDR_DQ(12)
);
\genblk17[13].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(13),
PAD => DDR_DQ(13)
);
\genblk17[14].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(14),
PAD => DDR_DQ(14)
);
\genblk17[15].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(15),
PAD => DDR_DQ(15)
);
\genblk17[16].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(16),
PAD => DDR_DQ(16)
);
\genblk17[17].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(17),
PAD => DDR_DQ(17)
);
\genblk17[18].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(18),
PAD => DDR_DQ(18)
);
\genblk17[19].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(19),
PAD => DDR_DQ(19)
);
\genblk17[1].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(1),
PAD => DDR_DQ(1)
);
\genblk17[20].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(20),
PAD => DDR_DQ(20)
);
\genblk17[21].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(21),
PAD => DDR_DQ(21)
);
\genblk17[22].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(22),
PAD => DDR_DQ(22)
);
\genblk17[23].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(23),
PAD => DDR_DQ(23)
);
\genblk17[24].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(24),
PAD => DDR_DQ(24)
);
\genblk17[25].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(25),
PAD => DDR_DQ(25)
);
\genblk17[26].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(26),
PAD => DDR_DQ(26)
);
\genblk17[27].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(27),
PAD => DDR_DQ(27)
);
\genblk17[28].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(28),
PAD => DDR_DQ(28)
);
\genblk17[29].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(29),
PAD => DDR_DQ(29)
);
\genblk17[2].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(2),
PAD => DDR_DQ(2)
);
\genblk17[30].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(30),
PAD => DDR_DQ(30)
);
\genblk17[31].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(31),
PAD => DDR_DQ(31)
);
\genblk17[3].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(3),
PAD => DDR_DQ(3)
);
\genblk17[4].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(4),
PAD => DDR_DQ(4)
);
\genblk17[5].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(5),
PAD => DDR_DQ(5)
);
\genblk17[6].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(6),
PAD => DDR_DQ(6)
);
\genblk17[7].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(7),
PAD => DDR_DQ(7)
);
\genblk17[8].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(8),
PAD => DDR_DQ(8)
);
\genblk17[9].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQ(9),
PAD => DDR_DQ(9)
);
\genblk18[0].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(0),
PAD => DDR_DQS_n(0)
);
\genblk18[1].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(1),
PAD => DDR_DQS_n(1)
);
\genblk18[2].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(2),
PAD => DDR_DQS_n(2)
);
\genblk18[3].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS_n(3),
PAD => DDR_DQS_n(3)
);
\genblk19[0].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(0),
PAD => DDR_DQS(0)
);
\genblk19[1].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(1),
PAD => DDR_DQS(1)
);
\genblk19[2].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(2),
PAD => DDR_DQS(2)
);
\genblk19[3].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF
port map (
IO => buffered_DDR_DQS(3),
PAD => DDR_DQS(3)
);
i_0: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[0]\
);
i_1: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[0]\(1)
);
i_10: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[7]\(1)
);
i_11: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[7]\(0)
);
i_12: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[6]\(1)
);
i_13: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[6]\(0)
);
i_14: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[5]\(1)
);
i_15: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[5]\(0)
);
i_16: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[4]\(1)
);
i_17: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[4]\(0)
);
i_18: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[3]\(1)
);
i_19: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[3]\(0)
);
i_2: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[0]\(0)
);
i_20: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[2]\(1)
);
i_21: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[2]\(0)
);
i_22: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[1]\(1)
);
i_23: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_DATA_PIPE[1]\(0)
);
i_3: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[7]\
);
i_4: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[6]\
);
i_5: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[5]\
);
i_6: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[4]\
);
i_7: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[3]\
);
i_8: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[2]\
);
i_9: unisim.vcomponents.LUT1
generic map(
INIT => X"2"
)
port map (
I0 => '0',
O => \TRACE_CTL_PIPE[1]\
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_processing_system7_0_0 is
port (
TTC0_WAVE0_OUT : out STD_LOGIC;
TTC0_WAVE1_OUT : out STD_LOGIC;
TTC0_WAVE2_OUT : out STD_LOGIC;
USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
USB0_VBUS_PWRSELECT : out STD_LOGIC;
USB0_VBUS_PWRFAULT : in STD_LOGIC;
M_AXI_GP0_ARVALID : out STD_LOGIC;
M_AXI_GP0_AWVALID : out STD_LOGIC;
M_AXI_GP0_BREADY : out STD_LOGIC;
M_AXI_GP0_RREADY : out STD_LOGIC;
M_AXI_GP0_WLAST : out STD_LOGIC;
M_AXI_GP0_WVALID : out STD_LOGIC;
M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
M_AXI_GP0_ACLK : in STD_LOGIC;
M_AXI_GP0_ARREADY : in STD_LOGIC;
M_AXI_GP0_AWREADY : in STD_LOGIC;
M_AXI_GP0_BVALID : in STD_LOGIC;
M_AXI_GP0_RLAST : in STD_LOGIC;
M_AXI_GP0_RVALID : in STD_LOGIC;
M_AXI_GP0_WREADY : in STD_LOGIC;
M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_ARREADY : out STD_LOGIC;
S_AXI_HP0_AWREADY : out STD_LOGIC;
S_AXI_HP0_BVALID : out STD_LOGIC;
S_AXI_HP0_RLAST : out STD_LOGIC;
S_AXI_HP0_RVALID : out STD_LOGIC;
S_AXI_HP0_WREADY : out STD_LOGIC;
S_AXI_HP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
S_AXI_HP0_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_ACLK : in STD_LOGIC;
S_AXI_HP0_ARVALID : in STD_LOGIC;
S_AXI_HP0_AWVALID : in STD_LOGIC;
S_AXI_HP0_BREADY : in STD_LOGIC;
S_AXI_HP0_RDISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_RREADY : in STD_LOGIC;
S_AXI_HP0_WLAST : in STD_LOGIC;
S_AXI_HP0_WRISSUECAP1_EN : in STD_LOGIC;
S_AXI_HP0_WVALID : in STD_LOGIC;
S_AXI_HP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
S_AXI_HP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
S_AXI_HP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
S_AXI_HP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
S_AXI_HP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 );
S_AXI_HP0_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
S_AXI_HP0_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
IRQ_F2P : in STD_LOGIC_VECTOR ( 1 downto 0 );
FCLK_CLK0 : out STD_LOGIC;
FCLK_RESET0_N : out STD_LOGIC;
MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 );
DDR_CAS_n : inout STD_LOGIC;
DDR_CKE : inout STD_LOGIC;
DDR_Clk_n : inout STD_LOGIC;
DDR_Clk : inout STD_LOGIC;
DDR_CS_n : inout STD_LOGIC;
DDR_DRSTB : inout STD_LOGIC;
DDR_ODT : inout STD_LOGIC;
DDR_RAS_n : inout STD_LOGIC;
DDR_WEB : inout STD_LOGIC;
DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 );
DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
DDR_VRN : inout STD_LOGIC;
DDR_VRP : inout STD_LOGIC;
DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 );
DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 );
PS_SRSTB : inout STD_LOGIC;
PS_CLK : inout STD_LOGIC;
PS_PORB : inout STD_LOGIC
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of system_processing_system7_0_0 : entity is true;
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of system_processing_system7_0_0 : entity is "system_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}";
attribute DowngradeIPIdentifiedWarnings : string;
attribute DowngradeIPIdentifiedWarnings of system_processing_system7_0_0 : entity is "yes";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of system_processing_system7_0_0 : entity is "processing_system7_v5_5_processing_system7,Vivado 2016.4";
end system_processing_system7_0_0;
architecture STRUCTURE of system_processing_system7_0_0 is
signal NLW_inst_CAN0_PHY_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_CAN1_PHY_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA1_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA2_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_DAVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_DRREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA3_RSTN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_MDC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_MDIO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_SOF_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET0_SOF_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_MDC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_MDIO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_SOF_RX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_ENET1_SOF_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_EVENT_EVENTO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_CLK3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET1_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET2_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FCLK_RESET3_N_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SCL_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SCL_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SDA_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C0_SDA_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SCL_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SCL_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SDA_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_I2C1_SDA_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CAN0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CAN1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_CTI_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_GPIO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_I2C0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_I2C1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_QSPI_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SMC_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SPI0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_SPI1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_UART0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_UART1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_USB0_UNCONNECTED : STD_LOGIC;
signal NLW_inst_IRQ_P2F_USB1_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_PJTAG_TDO_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_BUSPOW_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CLK_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CMD_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_CMD_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO0_LED_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_BUSPOW_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CLK_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CMD_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_CMD_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SDIO1_LED_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MISO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MISO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MOSI_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_MOSI_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SCLK_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SCLK_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS1_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS2_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI0_SS_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MISO_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MISO_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MOSI_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_MOSI_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SCLK_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SCLK_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS1_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS2_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS_O_UNCONNECTED : STD_LOGIC;
signal NLW_inst_SPI1_SS_T_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED : STD_LOGIC;
signal NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TRACE_CTL_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_DTRN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_RTSN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART0_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_DTRN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_RTSN_UNCONNECTED : STD_LOGIC;
signal NLW_inst_UART1_TX_UNCONNECTED : STD_LOGIC;
signal NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_WDT_RST_OUT_UNCONNECTED : STD_LOGIC;
signal NLW_inst_DMA0_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA1_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA2_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_DMA3_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_ENET0_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_ENET1_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_EVENT_STANDBYWFE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_EVENT_STANDBYWFI_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_GPIO_O_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_GPIO_T_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_M_AXI_GP1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
signal NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO0_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_SDIO0_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO0_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO1_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_SDIO1_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_SDIO1_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_inst_S_AXI_ACP_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_ACP_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_S_AXI_GP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
signal NLW_inst_S_AXI_GP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP2_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP2_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP3_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
signal NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
signal NLW_inst_S_AXI_HP3_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
signal NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_inst_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_inst_USB1_PORT_INDCTL_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute C_DM_WIDTH : integer;
attribute C_DM_WIDTH of inst : label is 4;
attribute C_DQS_WIDTH : integer;
attribute C_DQS_WIDTH of inst : label is 4;
attribute C_DQ_WIDTH : integer;
attribute C_DQ_WIDTH of inst : label is 32;
attribute C_EMIO_GPIO_WIDTH : integer;
attribute C_EMIO_GPIO_WIDTH of inst : label is 64;
attribute C_EN_EMIO_ENET0 : integer;
attribute C_EN_EMIO_ENET0 of inst : label is 0;
attribute C_EN_EMIO_ENET1 : integer;
attribute C_EN_EMIO_ENET1 of inst : label is 0;
attribute C_EN_EMIO_PJTAG : integer;
attribute C_EN_EMIO_PJTAG of inst : label is 0;
attribute C_EN_EMIO_TRACE : integer;
attribute C_EN_EMIO_TRACE of inst : label is 0;
attribute C_FCLK_CLK0_BUF : string;
attribute C_FCLK_CLK0_BUF of inst : label is "TRUE";
attribute C_FCLK_CLK1_BUF : string;
attribute C_FCLK_CLK1_BUF of inst : label is "FALSE";
attribute C_FCLK_CLK2_BUF : string;
attribute C_FCLK_CLK2_BUF of inst : label is "FALSE";
attribute C_FCLK_CLK3_BUF : string;
attribute C_FCLK_CLK3_BUF of inst : label is "FALSE";
attribute C_GP0_EN_MODIFIABLE_TXN : integer;
attribute C_GP0_EN_MODIFIABLE_TXN of inst : label is 0;
attribute C_GP1_EN_MODIFIABLE_TXN : integer;
attribute C_GP1_EN_MODIFIABLE_TXN of inst : label is 0;
attribute C_INCLUDE_ACP_TRANS_CHECK : integer;
attribute C_INCLUDE_ACP_TRANS_CHECK of inst : label is 0;
attribute C_INCLUDE_TRACE_BUFFER : integer;
attribute C_INCLUDE_TRACE_BUFFER of inst : label is 0;
attribute C_IRQ_F2P_MODE : string;
attribute C_IRQ_F2P_MODE of inst : label is "DIRECT";
attribute C_MIO_PRIMITIVE : integer;
attribute C_MIO_PRIMITIVE of inst : label is 54;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of inst : label is 0;
attribute C_M_AXI_GP0_ID_WIDTH : integer;
attribute C_M_AXI_GP0_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP0_THREAD_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer;
attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of inst : label is 0;
attribute C_M_AXI_GP1_ID_WIDTH : integer;
attribute C_M_AXI_GP1_ID_WIDTH of inst : label is 12;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer;
attribute C_M_AXI_GP1_THREAD_ID_WIDTH of inst : label is 12;
attribute C_NUM_F2P_INTR_INPUTS : integer;
attribute C_NUM_F2P_INTR_INPUTS of inst : label is 2;
attribute C_PACKAGE_NAME : string;
attribute C_PACKAGE_NAME of inst : label is "clg484";
attribute C_PS7_SI_REV : string;
attribute C_PS7_SI_REV of inst : label is "PRODUCTION";
attribute C_S_AXI_ACP_ARUSER_VAL : integer;
attribute C_S_AXI_ACP_ARUSER_VAL of inst : label is 31;
attribute C_S_AXI_ACP_AWUSER_VAL : integer;
attribute C_S_AXI_ACP_AWUSER_VAL of inst : label is 31;
attribute C_S_AXI_ACP_ID_WIDTH : integer;
attribute C_S_AXI_ACP_ID_WIDTH of inst : label is 3;
attribute C_S_AXI_GP0_ID_WIDTH : integer;
attribute C_S_AXI_GP0_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_GP1_ID_WIDTH : integer;
attribute C_S_AXI_GP1_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP0_DATA_WIDTH : integer;
attribute C_S_AXI_HP0_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP0_ID_WIDTH : integer;
attribute C_S_AXI_HP0_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP1_DATA_WIDTH : integer;
attribute C_S_AXI_HP1_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP1_ID_WIDTH : integer;
attribute C_S_AXI_HP1_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP2_DATA_WIDTH : integer;
attribute C_S_AXI_HP2_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP2_ID_WIDTH : integer;
attribute C_S_AXI_HP2_ID_WIDTH of inst : label is 6;
attribute C_S_AXI_HP3_DATA_WIDTH : integer;
attribute C_S_AXI_HP3_DATA_WIDTH of inst : label is 64;
attribute C_S_AXI_HP3_ID_WIDTH : integer;
attribute C_S_AXI_HP3_ID_WIDTH of inst : label is 6;
attribute C_TRACE_BUFFER_CLOCK_DELAY : integer;
attribute C_TRACE_BUFFER_CLOCK_DELAY of inst : label is 12;
attribute C_TRACE_BUFFER_FIFO_SIZE : integer;
attribute C_TRACE_BUFFER_FIFO_SIZE of inst : label is 128;
attribute C_TRACE_INTERNAL_WIDTH : integer;
attribute C_TRACE_INTERNAL_WIDTH of inst : label is 2;
attribute C_TRACE_PIPELINE_WIDTH : integer;
attribute C_TRACE_PIPELINE_WIDTH of inst : label is 8;
attribute C_USE_AXI_NONSECURE : integer;
attribute C_USE_AXI_NONSECURE of inst : label is 0;
attribute C_USE_DEFAULT_ACP_USER_VAL : integer;
attribute C_USE_DEFAULT_ACP_USER_VAL of inst : label is 0;
attribute C_USE_M_AXI_GP0 : integer;
attribute C_USE_M_AXI_GP0 of inst : label is 1;
attribute C_USE_M_AXI_GP1 : integer;
attribute C_USE_M_AXI_GP1 of inst : label is 0;
attribute C_USE_S_AXI_ACP : integer;
attribute C_USE_S_AXI_ACP of inst : label is 0;
attribute C_USE_S_AXI_GP0 : integer;
attribute C_USE_S_AXI_GP0 of inst : label is 0;
attribute C_USE_S_AXI_GP1 : integer;
attribute C_USE_S_AXI_GP1 of inst : label is 0;
attribute C_USE_S_AXI_HP0 : integer;
attribute C_USE_S_AXI_HP0 of inst : label is 1;
attribute C_USE_S_AXI_HP1 : integer;
attribute C_USE_S_AXI_HP1 of inst : label is 0;
attribute C_USE_S_AXI_HP2 : integer;
attribute C_USE_S_AXI_HP2 of inst : label is 0;
attribute C_USE_S_AXI_HP3 : integer;
attribute C_USE_S_AXI_HP3 of inst : label is 0;
attribute HW_HANDOFF : string;
attribute HW_HANDOFF of inst : label is "system_processing_system7_0_0.hwdef";
attribute POWER : string;
attribute POWER of inst : label is "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={10} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200.000000} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={S_AXI_HP0} dataWidth={64} clockFreq={100} usageRate={0.5} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>";
attribute USE_TRACE_DATA_EDGE_DETECTOR : integer;
attribute USE_TRACE_DATA_EDGE_DETECTOR of inst : label is 0;
begin
inst: entity work.system_processing_system7_0_0_processing_system7_v5_5_processing_system7
port map (
CAN0_PHY_RX => '0',
CAN0_PHY_TX => NLW_inst_CAN0_PHY_TX_UNCONNECTED,
CAN1_PHY_RX => '0',
CAN1_PHY_TX => NLW_inst_CAN1_PHY_TX_UNCONNECTED,
Core0_nFIQ => '0',
Core0_nIRQ => '0',
Core1_nFIQ => '0',
Core1_nIRQ => '0',
DDR_ARB(3 downto 0) => B"0000",
DDR_Addr(14 downto 0) => DDR_Addr(14 downto 0),
DDR_BankAddr(2 downto 0) => DDR_BankAddr(2 downto 0),
DDR_CAS_n => DDR_CAS_n,
DDR_CKE => DDR_CKE,
DDR_CS_n => DDR_CS_n,
DDR_Clk => DDR_Clk,
DDR_Clk_n => DDR_Clk_n,
DDR_DM(3 downto 0) => DDR_DM(3 downto 0),
DDR_DQ(31 downto 0) => DDR_DQ(31 downto 0),
DDR_DQS(3 downto 0) => DDR_DQS(3 downto 0),
DDR_DQS_n(3 downto 0) => DDR_DQS_n(3 downto 0),
DDR_DRSTB => DDR_DRSTB,
DDR_ODT => DDR_ODT,
DDR_RAS_n => DDR_RAS_n,
DDR_VRN => DDR_VRN,
DDR_VRP => DDR_VRP,
DDR_WEB => DDR_WEB,
DMA0_ACLK => '0',
DMA0_DAREADY => '0',
DMA0_DATYPE(1 downto 0) => NLW_inst_DMA0_DATYPE_UNCONNECTED(1 downto 0),
DMA0_DAVALID => NLW_inst_DMA0_DAVALID_UNCONNECTED,
DMA0_DRLAST => '0',
DMA0_DRREADY => NLW_inst_DMA0_DRREADY_UNCONNECTED,
DMA0_DRTYPE(1 downto 0) => B"00",
DMA0_DRVALID => '0',
DMA0_RSTN => NLW_inst_DMA0_RSTN_UNCONNECTED,
DMA1_ACLK => '0',
DMA1_DAREADY => '0',
DMA1_DATYPE(1 downto 0) => NLW_inst_DMA1_DATYPE_UNCONNECTED(1 downto 0),
DMA1_DAVALID => NLW_inst_DMA1_DAVALID_UNCONNECTED,
DMA1_DRLAST => '0',
DMA1_DRREADY => NLW_inst_DMA1_DRREADY_UNCONNECTED,
DMA1_DRTYPE(1 downto 0) => B"00",
DMA1_DRVALID => '0',
DMA1_RSTN => NLW_inst_DMA1_RSTN_UNCONNECTED,
DMA2_ACLK => '0',
DMA2_DAREADY => '0',
DMA2_DATYPE(1 downto 0) => NLW_inst_DMA2_DATYPE_UNCONNECTED(1 downto 0),
DMA2_DAVALID => NLW_inst_DMA2_DAVALID_UNCONNECTED,
DMA2_DRLAST => '0',
DMA2_DRREADY => NLW_inst_DMA2_DRREADY_UNCONNECTED,
DMA2_DRTYPE(1 downto 0) => B"00",
DMA2_DRVALID => '0',
DMA2_RSTN => NLW_inst_DMA2_RSTN_UNCONNECTED,
DMA3_ACLK => '0',
DMA3_DAREADY => '0',
DMA3_DATYPE(1 downto 0) => NLW_inst_DMA3_DATYPE_UNCONNECTED(1 downto 0),
DMA3_DAVALID => NLW_inst_DMA3_DAVALID_UNCONNECTED,
DMA3_DRLAST => '0',
DMA3_DRREADY => NLW_inst_DMA3_DRREADY_UNCONNECTED,
DMA3_DRTYPE(1 downto 0) => B"00",
DMA3_DRVALID => '0',
DMA3_RSTN => NLW_inst_DMA3_RSTN_UNCONNECTED,
ENET0_EXT_INTIN => '0',
ENET0_GMII_COL => '0',
ENET0_GMII_CRS => '0',
ENET0_GMII_RXD(7 downto 0) => B"00000000",
ENET0_GMII_RX_CLK => '0',
ENET0_GMII_RX_DV => '0',
ENET0_GMII_RX_ER => '0',
ENET0_GMII_TXD(7 downto 0) => NLW_inst_ENET0_GMII_TXD_UNCONNECTED(7 downto 0),
ENET0_GMII_TX_CLK => '0',
ENET0_GMII_TX_EN => NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED,
ENET0_GMII_TX_ER => NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED,
ENET0_MDIO_I => '0',
ENET0_MDIO_MDC => NLW_inst_ENET0_MDIO_MDC_UNCONNECTED,
ENET0_MDIO_O => NLW_inst_ENET0_MDIO_O_UNCONNECTED,
ENET0_MDIO_T => NLW_inst_ENET0_MDIO_T_UNCONNECTED,
ENET0_PTP_DELAY_REQ_RX => NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED,
ENET0_PTP_DELAY_REQ_TX => NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED,
ENET0_PTP_PDELAY_REQ_RX => NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED,
ENET0_PTP_PDELAY_REQ_TX => NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED,
ENET0_PTP_PDELAY_RESP_RX => NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED,
ENET0_PTP_PDELAY_RESP_TX => NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED,
ENET0_PTP_SYNC_FRAME_RX => NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED,
ENET0_PTP_SYNC_FRAME_TX => NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED,
ENET0_SOF_RX => NLW_inst_ENET0_SOF_RX_UNCONNECTED,
ENET0_SOF_TX => NLW_inst_ENET0_SOF_TX_UNCONNECTED,
ENET1_EXT_INTIN => '0',
ENET1_GMII_COL => '0',
ENET1_GMII_CRS => '0',
ENET1_GMII_RXD(7 downto 0) => B"00000000",
ENET1_GMII_RX_CLK => '0',
ENET1_GMII_RX_DV => '0',
ENET1_GMII_RX_ER => '0',
ENET1_GMII_TXD(7 downto 0) => NLW_inst_ENET1_GMII_TXD_UNCONNECTED(7 downto 0),
ENET1_GMII_TX_CLK => '0',
ENET1_GMII_TX_EN => NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED,
ENET1_GMII_TX_ER => NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED,
ENET1_MDIO_I => '0',
ENET1_MDIO_MDC => NLW_inst_ENET1_MDIO_MDC_UNCONNECTED,
ENET1_MDIO_O => NLW_inst_ENET1_MDIO_O_UNCONNECTED,
ENET1_MDIO_T => NLW_inst_ENET1_MDIO_T_UNCONNECTED,
ENET1_PTP_DELAY_REQ_RX => NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED,
ENET1_PTP_DELAY_REQ_TX => NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED,
ENET1_PTP_PDELAY_REQ_RX => NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED,
ENET1_PTP_PDELAY_REQ_TX => NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED,
ENET1_PTP_PDELAY_RESP_RX => NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED,
ENET1_PTP_PDELAY_RESP_TX => NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED,
ENET1_PTP_SYNC_FRAME_RX => NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED,
ENET1_PTP_SYNC_FRAME_TX => NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED,
ENET1_SOF_RX => NLW_inst_ENET1_SOF_RX_UNCONNECTED,
ENET1_SOF_TX => NLW_inst_ENET1_SOF_TX_UNCONNECTED,
EVENT_EVENTI => '0',
EVENT_EVENTO => NLW_inst_EVENT_EVENTO_UNCONNECTED,
EVENT_STANDBYWFE(1 downto 0) => NLW_inst_EVENT_STANDBYWFE_UNCONNECTED(1 downto 0),
EVENT_STANDBYWFI(1 downto 0) => NLW_inst_EVENT_STANDBYWFI_UNCONNECTED(1 downto 0),
FCLK_CLK0 => FCLK_CLK0,
FCLK_CLK1 => NLW_inst_FCLK_CLK1_UNCONNECTED,
FCLK_CLK2 => NLW_inst_FCLK_CLK2_UNCONNECTED,
FCLK_CLK3 => NLW_inst_FCLK_CLK3_UNCONNECTED,
FCLK_CLKTRIG0_N => '0',
FCLK_CLKTRIG1_N => '0',
FCLK_CLKTRIG2_N => '0',
FCLK_CLKTRIG3_N => '0',
FCLK_RESET0_N => FCLK_RESET0_N,
FCLK_RESET1_N => NLW_inst_FCLK_RESET1_N_UNCONNECTED,
FCLK_RESET2_N => NLW_inst_FCLK_RESET2_N_UNCONNECTED,
FCLK_RESET3_N => NLW_inst_FCLK_RESET3_N_UNCONNECTED,
FPGA_IDLE_N => '0',
FTMD_TRACEIN_ATID(3 downto 0) => B"0000",
FTMD_TRACEIN_CLK => '0',
FTMD_TRACEIN_DATA(31 downto 0) => B"00000000000000000000000000000000",
FTMD_TRACEIN_VALID => '0',
FTMT_F2P_DEBUG(31 downto 0) => B"00000000000000000000000000000000",
FTMT_F2P_TRIGACK_0 => NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED,
FTMT_F2P_TRIGACK_1 => NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED,
FTMT_F2P_TRIGACK_2 => NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED,
FTMT_F2P_TRIGACK_3 => NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED,
FTMT_F2P_TRIG_0 => '0',
FTMT_F2P_TRIG_1 => '0',
FTMT_F2P_TRIG_2 => '0',
FTMT_F2P_TRIG_3 => '0',
FTMT_P2F_DEBUG(31 downto 0) => NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED(31 downto 0),
FTMT_P2F_TRIGACK_0 => '0',
FTMT_P2F_TRIGACK_1 => '0',
FTMT_P2F_TRIGACK_2 => '0',
FTMT_P2F_TRIGACK_3 => '0',
FTMT_P2F_TRIG_0 => NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED,
FTMT_P2F_TRIG_1 => NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED,
FTMT_P2F_TRIG_2 => NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED,
FTMT_P2F_TRIG_3 => NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED,
GPIO_I(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
GPIO_O(63 downto 0) => NLW_inst_GPIO_O_UNCONNECTED(63 downto 0),
GPIO_T(63 downto 0) => NLW_inst_GPIO_T_UNCONNECTED(63 downto 0),
I2C0_SCL_I => '0',
I2C0_SCL_O => NLW_inst_I2C0_SCL_O_UNCONNECTED,
I2C0_SCL_T => NLW_inst_I2C0_SCL_T_UNCONNECTED,
I2C0_SDA_I => '0',
I2C0_SDA_O => NLW_inst_I2C0_SDA_O_UNCONNECTED,
I2C0_SDA_T => NLW_inst_I2C0_SDA_T_UNCONNECTED,
I2C1_SCL_I => '0',
I2C1_SCL_O => NLW_inst_I2C1_SCL_O_UNCONNECTED,
I2C1_SCL_T => NLW_inst_I2C1_SCL_T_UNCONNECTED,
I2C1_SDA_I => '0',
I2C1_SDA_O => NLW_inst_I2C1_SDA_O_UNCONNECTED,
I2C1_SDA_T => NLW_inst_I2C1_SDA_T_UNCONNECTED,
IRQ_F2P(1 downto 0) => IRQ_F2P(1 downto 0),
IRQ_P2F_CAN0 => NLW_inst_IRQ_P2F_CAN0_UNCONNECTED,
IRQ_P2F_CAN1 => NLW_inst_IRQ_P2F_CAN1_UNCONNECTED,
IRQ_P2F_CTI => NLW_inst_IRQ_P2F_CTI_UNCONNECTED,
IRQ_P2F_DMAC0 => NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED,
IRQ_P2F_DMAC1 => NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED,
IRQ_P2F_DMAC2 => NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED,
IRQ_P2F_DMAC3 => NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED,
IRQ_P2F_DMAC4 => NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED,
IRQ_P2F_DMAC5 => NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED,
IRQ_P2F_DMAC6 => NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED,
IRQ_P2F_DMAC7 => NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED,
IRQ_P2F_DMAC_ABORT => NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED,
IRQ_P2F_ENET0 => NLW_inst_IRQ_P2F_ENET0_UNCONNECTED,
IRQ_P2F_ENET1 => NLW_inst_IRQ_P2F_ENET1_UNCONNECTED,
IRQ_P2F_ENET_WAKE0 => NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED,
IRQ_P2F_ENET_WAKE1 => NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED,
IRQ_P2F_GPIO => NLW_inst_IRQ_P2F_GPIO_UNCONNECTED,
IRQ_P2F_I2C0 => NLW_inst_IRQ_P2F_I2C0_UNCONNECTED,
IRQ_P2F_I2C1 => NLW_inst_IRQ_P2F_I2C1_UNCONNECTED,
IRQ_P2F_QSPI => NLW_inst_IRQ_P2F_QSPI_UNCONNECTED,
IRQ_P2F_SDIO0 => NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED,
IRQ_P2F_SDIO1 => NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED,
IRQ_P2F_SMC => NLW_inst_IRQ_P2F_SMC_UNCONNECTED,
IRQ_P2F_SPI0 => NLW_inst_IRQ_P2F_SPI0_UNCONNECTED,
IRQ_P2F_SPI1 => NLW_inst_IRQ_P2F_SPI1_UNCONNECTED,
IRQ_P2F_UART0 => NLW_inst_IRQ_P2F_UART0_UNCONNECTED,
IRQ_P2F_UART1 => NLW_inst_IRQ_P2F_UART1_UNCONNECTED,
IRQ_P2F_USB0 => NLW_inst_IRQ_P2F_USB0_UNCONNECTED,
IRQ_P2F_USB1 => NLW_inst_IRQ_P2F_USB1_UNCONNECTED,
MIO(53 downto 0) => MIO(53 downto 0),
M_AXI_GP0_ACLK => M_AXI_GP0_ACLK,
M_AXI_GP0_ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0),
M_AXI_GP0_ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0),
M_AXI_GP0_ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0),
M_AXI_GP0_ARESETN => NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED,
M_AXI_GP0_ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0),
M_AXI_GP0_ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0),
M_AXI_GP0_ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0),
M_AXI_GP0_ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0),
M_AXI_GP0_ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0),
M_AXI_GP0_ARREADY => M_AXI_GP0_ARREADY,
M_AXI_GP0_ARSIZE(2 downto 0) => M_AXI_GP0_ARSIZE(2 downto 0),
M_AXI_GP0_ARVALID => M_AXI_GP0_ARVALID,
M_AXI_GP0_AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0),
M_AXI_GP0_AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0),
M_AXI_GP0_AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0),
M_AXI_GP0_AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0),
M_AXI_GP0_AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0),
M_AXI_GP0_AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0),
M_AXI_GP0_AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0),
M_AXI_GP0_AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0),
M_AXI_GP0_AWREADY => M_AXI_GP0_AWREADY,
M_AXI_GP0_AWSIZE(2 downto 0) => M_AXI_GP0_AWSIZE(2 downto 0),
M_AXI_GP0_AWVALID => M_AXI_GP0_AWVALID,
M_AXI_GP0_BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0),
M_AXI_GP0_BREADY => M_AXI_GP0_BREADY,
M_AXI_GP0_BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0),
M_AXI_GP0_BVALID => M_AXI_GP0_BVALID,
M_AXI_GP0_RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0),
M_AXI_GP0_RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0),
M_AXI_GP0_RLAST => M_AXI_GP0_RLAST,
M_AXI_GP0_RREADY => M_AXI_GP0_RREADY,
M_AXI_GP0_RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0),
M_AXI_GP0_RVALID => M_AXI_GP0_RVALID,
M_AXI_GP0_WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0),
M_AXI_GP0_WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0),
M_AXI_GP0_WLAST => M_AXI_GP0_WLAST,
M_AXI_GP0_WREADY => M_AXI_GP0_WREADY,
M_AXI_GP0_WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0),
M_AXI_GP0_WVALID => M_AXI_GP0_WVALID,
M_AXI_GP1_ACLK => '0',
M_AXI_GP1_ARADDR(31 downto 0) => NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED(31 downto 0),
M_AXI_GP1_ARBURST(1 downto 0) => NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED(1 downto 0),
M_AXI_GP1_ARCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARESETN => NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED,
M_AXI_GP1_ARID(11 downto 0) => NLW_inst_M_AXI_GP1_ARID_UNCONNECTED(11 downto 0),
M_AXI_GP1_ARLEN(3 downto 0) => NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED(1 downto 0),
M_AXI_GP1_ARPROT(2 downto 0) => NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED(2 downto 0),
M_AXI_GP1_ARQOS(3 downto 0) => NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED(3 downto 0),
M_AXI_GP1_ARREADY => '0',
M_AXI_GP1_ARSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED(2 downto 0),
M_AXI_GP1_ARVALID => NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED,
M_AXI_GP1_AWADDR(31 downto 0) => NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED(31 downto 0),
M_AXI_GP1_AWBURST(1 downto 0) => NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED(1 downto 0),
M_AXI_GP1_AWCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWID(11 downto 0) => NLW_inst_M_AXI_GP1_AWID_UNCONNECTED(11 downto 0),
M_AXI_GP1_AWLEN(3 downto 0) => NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED(1 downto 0),
M_AXI_GP1_AWPROT(2 downto 0) => NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED(2 downto 0),
M_AXI_GP1_AWQOS(3 downto 0) => NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED(3 downto 0),
M_AXI_GP1_AWREADY => '0',
M_AXI_GP1_AWSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED(2 downto 0),
M_AXI_GP1_AWVALID => NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED,
M_AXI_GP1_BID(11 downto 0) => B"000000000000",
M_AXI_GP1_BREADY => NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED,
M_AXI_GP1_BRESP(1 downto 0) => B"00",
M_AXI_GP1_BVALID => '0',
M_AXI_GP1_RDATA(31 downto 0) => B"00000000000000000000000000000000",
M_AXI_GP1_RID(11 downto 0) => B"000000000000",
M_AXI_GP1_RLAST => '0',
M_AXI_GP1_RREADY => NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED,
M_AXI_GP1_RRESP(1 downto 0) => B"00",
M_AXI_GP1_RVALID => '0',
M_AXI_GP1_WDATA(31 downto 0) => NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED(31 downto 0),
M_AXI_GP1_WID(11 downto 0) => NLW_inst_M_AXI_GP1_WID_UNCONNECTED(11 downto 0),
M_AXI_GP1_WLAST => NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED,
M_AXI_GP1_WREADY => '0',
M_AXI_GP1_WSTRB(3 downto 0) => NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED(3 downto 0),
M_AXI_GP1_WVALID => NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED,
PJTAG_TCK => '0',
PJTAG_TDI => '0',
PJTAG_TDO => NLW_inst_PJTAG_TDO_UNCONNECTED,
PJTAG_TMS => '0',
PS_CLK => PS_CLK,
PS_PORB => PS_PORB,
PS_SRSTB => PS_SRSTB,
SDIO0_BUSPOW => NLW_inst_SDIO0_BUSPOW_UNCONNECTED,
SDIO0_BUSVOLT(2 downto 0) => NLW_inst_SDIO0_BUSVOLT_UNCONNECTED(2 downto 0),
SDIO0_CDN => '0',
SDIO0_CLK => NLW_inst_SDIO0_CLK_UNCONNECTED,
SDIO0_CLK_FB => '0',
SDIO0_CMD_I => '0',
SDIO0_CMD_O => NLW_inst_SDIO0_CMD_O_UNCONNECTED,
SDIO0_CMD_T => NLW_inst_SDIO0_CMD_T_UNCONNECTED,
SDIO0_DATA_I(3 downto 0) => B"0000",
SDIO0_DATA_O(3 downto 0) => NLW_inst_SDIO0_DATA_O_UNCONNECTED(3 downto 0),
SDIO0_DATA_T(3 downto 0) => NLW_inst_SDIO0_DATA_T_UNCONNECTED(3 downto 0),
SDIO0_LED => NLW_inst_SDIO0_LED_UNCONNECTED,
SDIO0_WP => '0',
SDIO1_BUSPOW => NLW_inst_SDIO1_BUSPOW_UNCONNECTED,
SDIO1_BUSVOLT(2 downto 0) => NLW_inst_SDIO1_BUSVOLT_UNCONNECTED(2 downto 0),
SDIO1_CDN => '0',
SDIO1_CLK => NLW_inst_SDIO1_CLK_UNCONNECTED,
SDIO1_CLK_FB => '0',
SDIO1_CMD_I => '0',
SDIO1_CMD_O => NLW_inst_SDIO1_CMD_O_UNCONNECTED,
SDIO1_CMD_T => NLW_inst_SDIO1_CMD_T_UNCONNECTED,
SDIO1_DATA_I(3 downto 0) => B"0000",
SDIO1_DATA_O(3 downto 0) => NLW_inst_SDIO1_DATA_O_UNCONNECTED(3 downto 0),
SDIO1_DATA_T(3 downto 0) => NLW_inst_SDIO1_DATA_T_UNCONNECTED(3 downto 0),
SDIO1_LED => NLW_inst_SDIO1_LED_UNCONNECTED,
SDIO1_WP => '0',
SPI0_MISO_I => '0',
SPI0_MISO_O => NLW_inst_SPI0_MISO_O_UNCONNECTED,
SPI0_MISO_T => NLW_inst_SPI0_MISO_T_UNCONNECTED,
SPI0_MOSI_I => '0',
SPI0_MOSI_O => NLW_inst_SPI0_MOSI_O_UNCONNECTED,
SPI0_MOSI_T => NLW_inst_SPI0_MOSI_T_UNCONNECTED,
SPI0_SCLK_I => '0',
SPI0_SCLK_O => NLW_inst_SPI0_SCLK_O_UNCONNECTED,
SPI0_SCLK_T => NLW_inst_SPI0_SCLK_T_UNCONNECTED,
SPI0_SS1_O => NLW_inst_SPI0_SS1_O_UNCONNECTED,
SPI0_SS2_O => NLW_inst_SPI0_SS2_O_UNCONNECTED,
SPI0_SS_I => '0',
SPI0_SS_O => NLW_inst_SPI0_SS_O_UNCONNECTED,
SPI0_SS_T => NLW_inst_SPI0_SS_T_UNCONNECTED,
SPI1_MISO_I => '0',
SPI1_MISO_O => NLW_inst_SPI1_MISO_O_UNCONNECTED,
SPI1_MISO_T => NLW_inst_SPI1_MISO_T_UNCONNECTED,
SPI1_MOSI_I => '0',
SPI1_MOSI_O => NLW_inst_SPI1_MOSI_O_UNCONNECTED,
SPI1_MOSI_T => NLW_inst_SPI1_MOSI_T_UNCONNECTED,
SPI1_SCLK_I => '0',
SPI1_SCLK_O => NLW_inst_SPI1_SCLK_O_UNCONNECTED,
SPI1_SCLK_T => NLW_inst_SPI1_SCLK_T_UNCONNECTED,
SPI1_SS1_O => NLW_inst_SPI1_SS1_O_UNCONNECTED,
SPI1_SS2_O => NLW_inst_SPI1_SS2_O_UNCONNECTED,
SPI1_SS_I => '0',
SPI1_SS_O => NLW_inst_SPI1_SS_O_UNCONNECTED,
SPI1_SS_T => NLW_inst_SPI1_SS_T_UNCONNECTED,
SRAM_INTIN => '0',
S_AXI_ACP_ACLK => '0',
S_AXI_ACP_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_ACP_ARBURST(1 downto 0) => B"00",
S_AXI_ACP_ARCACHE(3 downto 0) => B"0000",
S_AXI_ACP_ARESETN => NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED,
S_AXI_ACP_ARID(2 downto 0) => B"000",
S_AXI_ACP_ARLEN(3 downto 0) => B"0000",
S_AXI_ACP_ARLOCK(1 downto 0) => B"00",
S_AXI_ACP_ARPROT(2 downto 0) => B"000",
S_AXI_ACP_ARQOS(3 downto 0) => B"0000",
S_AXI_ACP_ARREADY => NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED,
S_AXI_ACP_ARSIZE(2 downto 0) => B"000",
S_AXI_ACP_ARUSER(4 downto 0) => B"00000",
S_AXI_ACP_ARVALID => '0',
S_AXI_ACP_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_ACP_AWBURST(1 downto 0) => B"00",
S_AXI_ACP_AWCACHE(3 downto 0) => B"0000",
S_AXI_ACP_AWID(2 downto 0) => B"000",
S_AXI_ACP_AWLEN(3 downto 0) => B"0000",
S_AXI_ACP_AWLOCK(1 downto 0) => B"00",
S_AXI_ACP_AWPROT(2 downto 0) => B"000",
S_AXI_ACP_AWQOS(3 downto 0) => B"0000",
S_AXI_ACP_AWREADY => NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED,
S_AXI_ACP_AWSIZE(2 downto 0) => B"000",
S_AXI_ACP_AWUSER(4 downto 0) => B"00000",
S_AXI_ACP_AWVALID => '0',
S_AXI_ACP_BID(2 downto 0) => NLW_inst_S_AXI_ACP_BID_UNCONNECTED(2 downto 0),
S_AXI_ACP_BREADY => '0',
S_AXI_ACP_BRESP(1 downto 0) => NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED(1 downto 0),
S_AXI_ACP_BVALID => NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED,
S_AXI_ACP_RDATA(63 downto 0) => NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED(63 downto 0),
S_AXI_ACP_RID(2 downto 0) => NLW_inst_S_AXI_ACP_RID_UNCONNECTED(2 downto 0),
S_AXI_ACP_RLAST => NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED,
S_AXI_ACP_RREADY => '0',
S_AXI_ACP_RRESP(1 downto 0) => NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED(1 downto 0),
S_AXI_ACP_RVALID => NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED,
S_AXI_ACP_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_ACP_WID(2 downto 0) => B"000",
S_AXI_ACP_WLAST => '0',
S_AXI_ACP_WREADY => NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED,
S_AXI_ACP_WSTRB(7 downto 0) => B"00000000",
S_AXI_ACP_WVALID => '0',
S_AXI_GP0_ACLK => '0',
S_AXI_GP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_ARBURST(1 downto 0) => B"00",
S_AXI_GP0_ARCACHE(3 downto 0) => B"0000",
S_AXI_GP0_ARESETN => NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED,
S_AXI_GP0_ARID(5 downto 0) => B"000000",
S_AXI_GP0_ARLEN(3 downto 0) => B"0000",
S_AXI_GP0_ARLOCK(1 downto 0) => B"00",
S_AXI_GP0_ARPROT(2 downto 0) => B"000",
S_AXI_GP0_ARQOS(3 downto 0) => B"0000",
S_AXI_GP0_ARREADY => NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED,
S_AXI_GP0_ARSIZE(2 downto 0) => B"000",
S_AXI_GP0_ARVALID => '0',
S_AXI_GP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_AWBURST(1 downto 0) => B"00",
S_AXI_GP0_AWCACHE(3 downto 0) => B"0000",
S_AXI_GP0_AWID(5 downto 0) => B"000000",
S_AXI_GP0_AWLEN(3 downto 0) => B"0000",
S_AXI_GP0_AWLOCK(1 downto 0) => B"00",
S_AXI_GP0_AWPROT(2 downto 0) => B"000",
S_AXI_GP0_AWQOS(3 downto 0) => B"0000",
S_AXI_GP0_AWREADY => NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED,
S_AXI_GP0_AWSIZE(2 downto 0) => B"000",
S_AXI_GP0_AWVALID => '0',
S_AXI_GP0_BID(5 downto 0) => NLW_inst_S_AXI_GP0_BID_UNCONNECTED(5 downto 0),
S_AXI_GP0_BREADY => '0',
S_AXI_GP0_BRESP(1 downto 0) => NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED(1 downto 0),
S_AXI_GP0_BVALID => NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED,
S_AXI_GP0_RDATA(31 downto 0) => NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED(31 downto 0),
S_AXI_GP0_RID(5 downto 0) => NLW_inst_S_AXI_GP0_RID_UNCONNECTED(5 downto 0),
S_AXI_GP0_RLAST => NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED,
S_AXI_GP0_RREADY => '0',
S_AXI_GP0_RRESP(1 downto 0) => NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED(1 downto 0),
S_AXI_GP0_RVALID => NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED,
S_AXI_GP0_WDATA(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP0_WID(5 downto 0) => B"000000",
S_AXI_GP0_WLAST => '0',
S_AXI_GP0_WREADY => NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED,
S_AXI_GP0_WSTRB(3 downto 0) => B"0000",
S_AXI_GP0_WVALID => '0',
S_AXI_GP1_ACLK => '0',
S_AXI_GP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_ARBURST(1 downto 0) => B"00",
S_AXI_GP1_ARCACHE(3 downto 0) => B"0000",
S_AXI_GP1_ARESETN => NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED,
S_AXI_GP1_ARID(5 downto 0) => B"000000",
S_AXI_GP1_ARLEN(3 downto 0) => B"0000",
S_AXI_GP1_ARLOCK(1 downto 0) => B"00",
S_AXI_GP1_ARPROT(2 downto 0) => B"000",
S_AXI_GP1_ARQOS(3 downto 0) => B"0000",
S_AXI_GP1_ARREADY => NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED,
S_AXI_GP1_ARSIZE(2 downto 0) => B"000",
S_AXI_GP1_ARVALID => '0',
S_AXI_GP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_AWBURST(1 downto 0) => B"00",
S_AXI_GP1_AWCACHE(3 downto 0) => B"0000",
S_AXI_GP1_AWID(5 downto 0) => B"000000",
S_AXI_GP1_AWLEN(3 downto 0) => B"0000",
S_AXI_GP1_AWLOCK(1 downto 0) => B"00",
S_AXI_GP1_AWPROT(2 downto 0) => B"000",
S_AXI_GP1_AWQOS(3 downto 0) => B"0000",
S_AXI_GP1_AWREADY => NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED,
S_AXI_GP1_AWSIZE(2 downto 0) => B"000",
S_AXI_GP1_AWVALID => '0',
S_AXI_GP1_BID(5 downto 0) => NLW_inst_S_AXI_GP1_BID_UNCONNECTED(5 downto 0),
S_AXI_GP1_BREADY => '0',
S_AXI_GP1_BRESP(1 downto 0) => NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED(1 downto 0),
S_AXI_GP1_BVALID => NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED,
S_AXI_GP1_RDATA(31 downto 0) => NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED(31 downto 0),
S_AXI_GP1_RID(5 downto 0) => NLW_inst_S_AXI_GP1_RID_UNCONNECTED(5 downto 0),
S_AXI_GP1_RLAST => NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED,
S_AXI_GP1_RREADY => '0',
S_AXI_GP1_RRESP(1 downto 0) => NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED(1 downto 0),
S_AXI_GP1_RVALID => NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED,
S_AXI_GP1_WDATA(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_GP1_WID(5 downto 0) => B"000000",
S_AXI_GP1_WLAST => '0',
S_AXI_GP1_WREADY => NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED,
S_AXI_GP1_WSTRB(3 downto 0) => B"0000",
S_AXI_GP1_WVALID => '0',
S_AXI_HP0_ACLK => S_AXI_HP0_ACLK,
S_AXI_HP0_ARADDR(31 downto 0) => S_AXI_HP0_ARADDR(31 downto 0),
S_AXI_HP0_ARBURST(1 downto 0) => S_AXI_HP0_ARBURST(1 downto 0),
S_AXI_HP0_ARCACHE(3 downto 0) => S_AXI_HP0_ARCACHE(3 downto 0),
S_AXI_HP0_ARESETN => NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED,
S_AXI_HP0_ARID(5 downto 0) => S_AXI_HP0_ARID(5 downto 0),
S_AXI_HP0_ARLEN(3 downto 0) => S_AXI_HP0_ARLEN(3 downto 0),
S_AXI_HP0_ARLOCK(1 downto 0) => S_AXI_HP0_ARLOCK(1 downto 0),
S_AXI_HP0_ARPROT(2 downto 0) => S_AXI_HP0_ARPROT(2 downto 0),
S_AXI_HP0_ARQOS(3 downto 0) => S_AXI_HP0_ARQOS(3 downto 0),
S_AXI_HP0_ARREADY => S_AXI_HP0_ARREADY,
S_AXI_HP0_ARSIZE(2 downto 0) => S_AXI_HP0_ARSIZE(2 downto 0),
S_AXI_HP0_ARVALID => S_AXI_HP0_ARVALID,
S_AXI_HP0_AWADDR(31 downto 0) => S_AXI_HP0_AWADDR(31 downto 0),
S_AXI_HP0_AWBURST(1 downto 0) => S_AXI_HP0_AWBURST(1 downto 0),
S_AXI_HP0_AWCACHE(3 downto 0) => S_AXI_HP0_AWCACHE(3 downto 0),
S_AXI_HP0_AWID(5 downto 0) => S_AXI_HP0_AWID(5 downto 0),
S_AXI_HP0_AWLEN(3 downto 0) => S_AXI_HP0_AWLEN(3 downto 0),
S_AXI_HP0_AWLOCK(1 downto 0) => S_AXI_HP0_AWLOCK(1 downto 0),
S_AXI_HP0_AWPROT(2 downto 0) => S_AXI_HP0_AWPROT(2 downto 0),
S_AXI_HP0_AWQOS(3 downto 0) => S_AXI_HP0_AWQOS(3 downto 0),
S_AXI_HP0_AWREADY => S_AXI_HP0_AWREADY,
S_AXI_HP0_AWSIZE(2 downto 0) => S_AXI_HP0_AWSIZE(2 downto 0),
S_AXI_HP0_AWVALID => S_AXI_HP0_AWVALID,
S_AXI_HP0_BID(5 downto 0) => S_AXI_HP0_BID(5 downto 0),
S_AXI_HP0_BREADY => S_AXI_HP0_BREADY,
S_AXI_HP0_BRESP(1 downto 0) => S_AXI_HP0_BRESP(1 downto 0),
S_AXI_HP0_BVALID => S_AXI_HP0_BVALID,
S_AXI_HP0_RACOUNT(2 downto 0) => S_AXI_HP0_RACOUNT(2 downto 0),
S_AXI_HP0_RCOUNT(7 downto 0) => S_AXI_HP0_RCOUNT(7 downto 0),
S_AXI_HP0_RDATA(63 downto 0) => S_AXI_HP0_RDATA(63 downto 0),
S_AXI_HP0_RDISSUECAP1_EN => S_AXI_HP0_RDISSUECAP1_EN,
S_AXI_HP0_RID(5 downto 0) => S_AXI_HP0_RID(5 downto 0),
S_AXI_HP0_RLAST => S_AXI_HP0_RLAST,
S_AXI_HP0_RREADY => S_AXI_HP0_RREADY,
S_AXI_HP0_RRESP(1 downto 0) => S_AXI_HP0_RRESP(1 downto 0),
S_AXI_HP0_RVALID => S_AXI_HP0_RVALID,
S_AXI_HP0_WACOUNT(5 downto 0) => S_AXI_HP0_WACOUNT(5 downto 0),
S_AXI_HP0_WCOUNT(7 downto 0) => S_AXI_HP0_WCOUNT(7 downto 0),
S_AXI_HP0_WDATA(63 downto 0) => S_AXI_HP0_WDATA(63 downto 0),
S_AXI_HP0_WID(5 downto 0) => S_AXI_HP0_WID(5 downto 0),
S_AXI_HP0_WLAST => S_AXI_HP0_WLAST,
S_AXI_HP0_WREADY => S_AXI_HP0_WREADY,
S_AXI_HP0_WRISSUECAP1_EN => S_AXI_HP0_WRISSUECAP1_EN,
S_AXI_HP0_WSTRB(7 downto 0) => S_AXI_HP0_WSTRB(7 downto 0),
S_AXI_HP0_WVALID => S_AXI_HP0_WVALID,
S_AXI_HP1_ACLK => '0',
S_AXI_HP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP1_ARBURST(1 downto 0) => B"00",
S_AXI_HP1_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP1_ARESETN => NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED,
S_AXI_HP1_ARID(5 downto 0) => B"000000",
S_AXI_HP1_ARLEN(3 downto 0) => B"0000",
S_AXI_HP1_ARLOCK(1 downto 0) => B"00",
S_AXI_HP1_ARPROT(2 downto 0) => B"000",
S_AXI_HP1_ARQOS(3 downto 0) => B"0000",
S_AXI_HP1_ARREADY => NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED,
S_AXI_HP1_ARSIZE(2 downto 0) => B"000",
S_AXI_HP1_ARVALID => '0',
S_AXI_HP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP1_AWBURST(1 downto 0) => B"00",
S_AXI_HP1_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP1_AWID(5 downto 0) => B"000000",
S_AXI_HP1_AWLEN(3 downto 0) => B"0000",
S_AXI_HP1_AWLOCK(1 downto 0) => B"00",
S_AXI_HP1_AWPROT(2 downto 0) => B"000",
S_AXI_HP1_AWQOS(3 downto 0) => B"0000",
S_AXI_HP1_AWREADY => NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED,
S_AXI_HP1_AWSIZE(2 downto 0) => B"000",
S_AXI_HP1_AWVALID => '0',
S_AXI_HP1_BID(5 downto 0) => NLW_inst_S_AXI_HP1_BID_UNCONNECTED(5 downto 0),
S_AXI_HP1_BREADY => '0',
S_AXI_HP1_BRESP(1 downto 0) => NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP1_BVALID => NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED,
S_AXI_HP1_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP1_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP1_RDATA(63 downto 0) => NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP1_RDISSUECAP1_EN => '0',
S_AXI_HP1_RID(5 downto 0) => NLW_inst_S_AXI_HP1_RID_UNCONNECTED(5 downto 0),
S_AXI_HP1_RLAST => NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED,
S_AXI_HP1_RREADY => '0',
S_AXI_HP1_RRESP(1 downto 0) => NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP1_RVALID => NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED,
S_AXI_HP1_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP1_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP1_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP1_WID(5 downto 0) => B"000000",
S_AXI_HP1_WLAST => '0',
S_AXI_HP1_WREADY => NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED,
S_AXI_HP1_WRISSUECAP1_EN => '0',
S_AXI_HP1_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP1_WVALID => '0',
S_AXI_HP2_ACLK => '0',
S_AXI_HP2_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP2_ARBURST(1 downto 0) => B"00",
S_AXI_HP2_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP2_ARESETN => NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED,
S_AXI_HP2_ARID(5 downto 0) => B"000000",
S_AXI_HP2_ARLEN(3 downto 0) => B"0000",
S_AXI_HP2_ARLOCK(1 downto 0) => B"00",
S_AXI_HP2_ARPROT(2 downto 0) => B"000",
S_AXI_HP2_ARQOS(3 downto 0) => B"0000",
S_AXI_HP2_ARREADY => NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED,
S_AXI_HP2_ARSIZE(2 downto 0) => B"000",
S_AXI_HP2_ARVALID => '0',
S_AXI_HP2_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP2_AWBURST(1 downto 0) => B"00",
S_AXI_HP2_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP2_AWID(5 downto 0) => B"000000",
S_AXI_HP2_AWLEN(3 downto 0) => B"0000",
S_AXI_HP2_AWLOCK(1 downto 0) => B"00",
S_AXI_HP2_AWPROT(2 downto 0) => B"000",
S_AXI_HP2_AWQOS(3 downto 0) => B"0000",
S_AXI_HP2_AWREADY => NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED,
S_AXI_HP2_AWSIZE(2 downto 0) => B"000",
S_AXI_HP2_AWVALID => '0',
S_AXI_HP2_BID(5 downto 0) => NLW_inst_S_AXI_HP2_BID_UNCONNECTED(5 downto 0),
S_AXI_HP2_BREADY => '0',
S_AXI_HP2_BRESP(1 downto 0) => NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP2_BVALID => NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED,
S_AXI_HP2_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP2_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP2_RDATA(63 downto 0) => NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP2_RDISSUECAP1_EN => '0',
S_AXI_HP2_RID(5 downto 0) => NLW_inst_S_AXI_HP2_RID_UNCONNECTED(5 downto 0),
S_AXI_HP2_RLAST => NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED,
S_AXI_HP2_RREADY => '0',
S_AXI_HP2_RRESP(1 downto 0) => NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP2_RVALID => NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED,
S_AXI_HP2_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP2_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP2_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP2_WID(5 downto 0) => B"000000",
S_AXI_HP2_WLAST => '0',
S_AXI_HP2_WREADY => NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED,
S_AXI_HP2_WRISSUECAP1_EN => '0',
S_AXI_HP2_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP2_WVALID => '0',
S_AXI_HP3_ACLK => '0',
S_AXI_HP3_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP3_ARBURST(1 downto 0) => B"00",
S_AXI_HP3_ARCACHE(3 downto 0) => B"0000",
S_AXI_HP3_ARESETN => NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED,
S_AXI_HP3_ARID(5 downto 0) => B"000000",
S_AXI_HP3_ARLEN(3 downto 0) => B"0000",
S_AXI_HP3_ARLOCK(1 downto 0) => B"00",
S_AXI_HP3_ARPROT(2 downto 0) => B"000",
S_AXI_HP3_ARQOS(3 downto 0) => B"0000",
S_AXI_HP3_ARREADY => NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED,
S_AXI_HP3_ARSIZE(2 downto 0) => B"000",
S_AXI_HP3_ARVALID => '0',
S_AXI_HP3_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
S_AXI_HP3_AWBURST(1 downto 0) => B"00",
S_AXI_HP3_AWCACHE(3 downto 0) => B"0000",
S_AXI_HP3_AWID(5 downto 0) => B"000000",
S_AXI_HP3_AWLEN(3 downto 0) => B"0000",
S_AXI_HP3_AWLOCK(1 downto 0) => B"00",
S_AXI_HP3_AWPROT(2 downto 0) => B"000",
S_AXI_HP3_AWQOS(3 downto 0) => B"0000",
S_AXI_HP3_AWREADY => NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED,
S_AXI_HP3_AWSIZE(2 downto 0) => B"000",
S_AXI_HP3_AWVALID => '0',
S_AXI_HP3_BID(5 downto 0) => NLW_inst_S_AXI_HP3_BID_UNCONNECTED(5 downto 0),
S_AXI_HP3_BREADY => '0',
S_AXI_HP3_BRESP(1 downto 0) => NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED(1 downto 0),
S_AXI_HP3_BVALID => NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED,
S_AXI_HP3_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED(2 downto 0),
S_AXI_HP3_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP3_RDATA(63 downto 0) => NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED(63 downto 0),
S_AXI_HP3_RDISSUECAP1_EN => '0',
S_AXI_HP3_RID(5 downto 0) => NLW_inst_S_AXI_HP3_RID_UNCONNECTED(5 downto 0),
S_AXI_HP3_RLAST => NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED,
S_AXI_HP3_RREADY => '0',
S_AXI_HP3_RRESP(1 downto 0) => NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED(1 downto 0),
S_AXI_HP3_RVALID => NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED,
S_AXI_HP3_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED(5 downto 0),
S_AXI_HP3_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED(7 downto 0),
S_AXI_HP3_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
S_AXI_HP3_WID(5 downto 0) => B"000000",
S_AXI_HP3_WLAST => '0',
S_AXI_HP3_WREADY => NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED,
S_AXI_HP3_WRISSUECAP1_EN => '0',
S_AXI_HP3_WSTRB(7 downto 0) => B"00000000",
S_AXI_HP3_WVALID => '0',
TRACE_CLK => '0',
TRACE_CLK_OUT => NLW_inst_TRACE_CLK_OUT_UNCONNECTED,
TRACE_CTL => NLW_inst_TRACE_CTL_UNCONNECTED,
TRACE_DATA(1 downto 0) => NLW_inst_TRACE_DATA_UNCONNECTED(1 downto 0),
TTC0_CLK0_IN => '0',
TTC0_CLK1_IN => '0',
TTC0_CLK2_IN => '0',
TTC0_WAVE0_OUT => TTC0_WAVE0_OUT,
TTC0_WAVE1_OUT => TTC0_WAVE1_OUT,
TTC0_WAVE2_OUT => TTC0_WAVE2_OUT,
TTC1_CLK0_IN => '0',
TTC1_CLK1_IN => '0',
TTC1_CLK2_IN => '0',
TTC1_WAVE0_OUT => NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED,
TTC1_WAVE1_OUT => NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED,
TTC1_WAVE2_OUT => NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED,
UART0_CTSN => '0',
UART0_DCDN => '0',
UART0_DSRN => '0',
UART0_DTRN => NLW_inst_UART0_DTRN_UNCONNECTED,
UART0_RIN => '0',
UART0_RTSN => NLW_inst_UART0_RTSN_UNCONNECTED,
UART0_RX => '1',
UART0_TX => NLW_inst_UART0_TX_UNCONNECTED,
UART1_CTSN => '0',
UART1_DCDN => '0',
UART1_DSRN => '0',
UART1_DTRN => NLW_inst_UART1_DTRN_UNCONNECTED,
UART1_RIN => '0',
UART1_RTSN => NLW_inst_UART1_RTSN_UNCONNECTED,
UART1_RX => '1',
UART1_TX => NLW_inst_UART1_TX_UNCONNECTED,
USB0_PORT_INDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0),
USB0_VBUS_PWRFAULT => USB0_VBUS_PWRFAULT,
USB0_VBUS_PWRSELECT => USB0_VBUS_PWRSELECT,
USB1_PORT_INDCTL(1 downto 0) => NLW_inst_USB1_PORT_INDCTL_UNCONNECTED(1 downto 0),
USB1_VBUS_PWRFAULT => '0',
USB1_VBUS_PWRSELECT => NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED,
WDT_CLK_IN => '0',
WDT_RST_OUT => NLW_inst_WDT_RST_OUT_UNCONNECTED
);
end STRUCTURE;
|
------------------------------------------------------
-- A simple up/down counter in the [0,4] range
-- whose direction is controlled by an input switch;
-- the value of the counter is displayed by four LEDs
--
-- Author: Aleksandar Mitrevski
------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.all;
entity upDownCounter is
Port (clk: in STD_LOGIC;
inputSwitch : in STD_LOGIC;
led0 : out STD_LOGIC;
led1 : out STD_LOGIC;
led2 : out STD_LOGIC;
led3 : out STD_LOGIC;
counter : inout integer range 0 to 4;
clockCounter : inout integer range 0 to 50000000);
end upDownCounter;
architecture Behavioral of upDownCounter is
Signal ledArrayValues : std_logic_vector(0 to 3);
begin
counterUpdate: Process(clk, clockCounter, counter, ledArrayValues)
begin
if (rising_edge(clk)) then
if clockCounter = 50000000 then
clockCounter <= 0;
if inputSwitch = '1' then
if counter = 0 then
counter <= 4;
ledArrayValues <= "1111";
else
if counter = 1 then
ledArrayValues <= "0000";
elsif counter = 2 then
ledArrayValues <= "1000";
elsif counter = 3 then
ledArrayValues <= "1100";
else
ledArrayValues <= "1110";
end if;
counter <= counter - 1;
end if;
else
if counter = 4 then
counter <= 0;
ledArrayValues <= "0000";
else
if counter = 0 then
ledArrayValues <= "1000";
elsif counter = 1 then
ledArrayValues <= "1100";
elsif counter = 2 then
ledArrayValues <= "1110";
else
ledArrayValues <= "1111";
end if;
counter <= counter + 1;
end if;
end if;
else
clockCounter <= clockCounter + 1;
end if;
end if;
end Process;
led0 <= ledArrayValues(0);
led1 <= ledArrayValues(1);
led2 <= ledArrayValues(2);
led3 <= ledArrayValues(3);
end Behavioral; |
--Copyright (C) 2017 Konstantin Shibin
------------------------------------------------------------
-- File name: immortal_slack_monitor_instrument.vhd
------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
USE ieee.numeric_std.ALL;
entity immortal_slack_monitor_instrument is
port (
-- IJTAG connection
TCK : in std_logic;
RST : in std_logic;
SEL : in std_logic;
SI : in std_logic;
SE : in std_logic;
UE : in std_logic;
CE : in std_logic;
SO : out std_logic;
toF : out std_logic;
toC : out std_logic;
-- Monitor connections
control : out std_logic_vector(2 downto 0);
data : in std_logic_vector(31 downto 0)
);
end immortal_slack_monitor_instrument;
architecture rtl of immortal_slack_monitor_instrument is
component SReg is
Generic ( Size : positive := 32);
Port ( -- Scan Interface scan_client ----------
SI : in STD_LOGIC; -- ScanInPort
SO : out STD_LOGIC; -- ScanOutPort
SEL : in STD_LOGIC; -- SelectPort
----------------------------------------
SE : in STD_LOGIC; -- ShiftEnPort
CE : in STD_LOGIC; -- CaptureEnPort
UE : in STD_LOGIC; -- UpdateEnPort
RST : in STD_LOGIC; -- ResetPort
TCK : in STD_LOGIC; -- TCKPort
DI : in STD_LOGIC_VECTOR (Size-1 downto 0); --DataInPort
DO : out STD_LOGIC_VECTOR (Size-1 downto 0)); --DataOutPort
end component;
signal update_strobe : std_logic;
signal shiftreg_update : std_logic_vector (31 downto 0);
signal threshold_H : std_logic_vector (4 downto 0);
signal threshold_L : std_logic_vector (4 downto 0);
signal monitor_controls : std_logic_vector (2 downto 0);
signal threshold_compare_dir : std_logic;
signal f_output_enable : std_logic;
signal threshold_H_active : std_logic;
signal threshold_L_active : std_logic;
signal threshold_H_GT : std_logic;
signal threshold_H_LE : std_logic;
signal threshold_L_GT : std_logic;
signal threshold_L_LE : std_logic;
signal data_sync, data_sync_first : std_logic_vector (31 downto 0);
signal xored_edges : std_logic_vector (30 downto 0);
signal edge_loc_binary : std_logic_vector (4 downto 0);
signal UE_prev : std_logic;
function one_hot_to_binary (onehot : std_logic_vector; size : natural) return std_logic_vector is
variable binary_vector : std_logic_vector (size-1 downto 0);
begin
binary_vector := (others => '0');
for i in onehot'range loop
if onehot(i) = '1' then
binary_vector := std_logic_vector(to_unsigned(i, size));
end if ;
end loop;
return binary_vector;
end function;
begin
-- Shift register for capturing data from monitor and updating control and compare threshold
shiftreg : SReg
Generic map ( Size => 32)
Port map ( -- Scan Interface scan_client ----------
SI => SI, -- Input Port SI = SI
SO => SO,
SEL => SEL,
SE => SE,
CE => CE,
UE => UE,
RST => RST,
TCK => TCK,
DI => data_sync,
DO => shiftreg_update);
-- shiftreg_update description:
-- [4:0] threshold H
-- [9:5] threshold L
-- [10] threshold comparison direction: 0: slack >= threshold; 1: slack < threshold
-- [11] F flag output enabled
-- [12] threshold value update enable
-- [30:28] control signals
-- [31] control signals update enable
synchronizer_data : process(TCK,RST)
begin
if RST = '1' then
data_sync_first <= (others => '0');
data_sync <= (others => '0');
elsif TCK'event and TCK = '1' then
data_sync_first <= data;
data_sync <= data_sync_first;
end if ;
end process ; -- synchronizer
update_strobes: process(TCK)
begin
if TCK'event and TCK = '0' then
UE_prev <= UE;
update_strobe <= not UE_prev and UE and SEL;
end if;
end process;
threshold_controls_set: process(TCK, RST)
begin
if RST = '1' then
threshold_H <= (others => '0');
threshold_L <= (others => '0');
threshold_compare_dir <= '0';
f_output_enable <= '0';
monitor_controls <= (others => '0');
elsif TCK'event and TCK = '0' then
if update_strobe = '1' then
if shiftreg_update(12) = '1' then -- update thresholds only when bit 12 allows it
threshold_H <= shiftreg_update(4 downto 0);
threshold_L <= shiftreg_update(9 downto 5);
threshold_compare_dir <= shiftreg_update(10);
f_output_enable <= shiftreg_update(11);
end if;
if shiftreg_update(31) = '1' then -- update controls only when bit 31 allows it
monitor_controls <= shiftreg_update(30 downto 28);
end if;
end if;
end if;
end process;
control <= monitor_controls;
xor_edge_detector: for i in 0 to 30 generate
xored_edges(i) <= data_sync(i) xnor data_sync(i+1);
end generate;
edge_loc_binary <= one_hot_to_binary(xored_edges, edge_loc_binary'length);
threshold_H_GT <= '1' when (to_integer(unsigned(threshold_H)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_LE <= '1' when (to_integer(unsigned(threshold_H)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_GT <= '1' when (to_integer(unsigned(threshold_L)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_LE <= '1' when (to_integer(unsigned(threshold_L)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_active <= (threshold_H_GT and threshold_compare_dir) or (threshold_H_LE and not threshold_compare_dir);
threshold_L_active <= (threshold_L_GT and threshold_compare_dir) or (threshold_L_LE and not threshold_compare_dir);
toF <= (threshold_H_active or threshold_L_active) and f_output_enable;
toC <= not (threshold_H_active and f_output_enable);
end;
|
--Copyright (C) 2017 Konstantin Shibin
------------------------------------------------------------
-- File name: immortal_slack_monitor_instrument.vhd
------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
USE ieee.numeric_std.ALL;
entity immortal_slack_monitor_instrument is
port (
-- IJTAG connection
TCK : in std_logic;
RST : in std_logic;
SEL : in std_logic;
SI : in std_logic;
SE : in std_logic;
UE : in std_logic;
CE : in std_logic;
SO : out std_logic;
toF : out std_logic;
toC : out std_logic;
-- Monitor connections
control : out std_logic_vector(2 downto 0);
data : in std_logic_vector(31 downto 0)
);
end immortal_slack_monitor_instrument;
architecture rtl of immortal_slack_monitor_instrument is
component SReg is
Generic ( Size : positive := 32);
Port ( -- Scan Interface scan_client ----------
SI : in STD_LOGIC; -- ScanInPort
SO : out STD_LOGIC; -- ScanOutPort
SEL : in STD_LOGIC; -- SelectPort
----------------------------------------
SE : in STD_LOGIC; -- ShiftEnPort
CE : in STD_LOGIC; -- CaptureEnPort
UE : in STD_LOGIC; -- UpdateEnPort
RST : in STD_LOGIC; -- ResetPort
TCK : in STD_LOGIC; -- TCKPort
DI : in STD_LOGIC_VECTOR (Size-1 downto 0); --DataInPort
DO : out STD_LOGIC_VECTOR (Size-1 downto 0)); --DataOutPort
end component;
signal update_strobe : std_logic;
signal shiftreg_update : std_logic_vector (31 downto 0);
signal threshold_H : std_logic_vector (4 downto 0);
signal threshold_L : std_logic_vector (4 downto 0);
signal monitor_controls : std_logic_vector (2 downto 0);
signal threshold_compare_dir : std_logic;
signal f_output_enable : std_logic;
signal threshold_H_active : std_logic;
signal threshold_L_active : std_logic;
signal threshold_H_GT : std_logic;
signal threshold_H_LE : std_logic;
signal threshold_L_GT : std_logic;
signal threshold_L_LE : std_logic;
signal data_sync, data_sync_first : std_logic_vector (31 downto 0);
signal xored_edges : std_logic_vector (30 downto 0);
signal edge_loc_binary : std_logic_vector (4 downto 0);
signal UE_prev : std_logic;
function one_hot_to_binary (onehot : std_logic_vector; size : natural) return std_logic_vector is
variable binary_vector : std_logic_vector (size-1 downto 0);
begin
binary_vector := (others => '0');
for i in onehot'range loop
if onehot(i) = '1' then
binary_vector := std_logic_vector(to_unsigned(i, size));
end if ;
end loop;
return binary_vector;
end function;
begin
-- Shift register for capturing data from monitor and updating control and compare threshold
shiftreg : SReg
Generic map ( Size => 32)
Port map ( -- Scan Interface scan_client ----------
SI => SI, -- Input Port SI = SI
SO => SO,
SEL => SEL,
SE => SE,
CE => CE,
UE => UE,
RST => RST,
TCK => TCK,
DI => data_sync,
DO => shiftreg_update);
-- shiftreg_update description:
-- [4:0] threshold H
-- [9:5] threshold L
-- [10] threshold comparison direction: 0: slack >= threshold; 1: slack < threshold
-- [11] F flag output enabled
-- [12] threshold value update enable
-- [30:28] control signals
-- [31] control signals update enable
synchronizer_data : process(TCK,RST)
begin
if RST = '1' then
data_sync_first <= (others => '0');
data_sync <= (others => '0');
elsif TCK'event and TCK = '1' then
data_sync_first <= data;
data_sync <= data_sync_first;
end if ;
end process ; -- synchronizer
update_strobes: process(TCK)
begin
if TCK'event and TCK = '0' then
UE_prev <= UE;
update_strobe <= not UE_prev and UE and SEL;
end if;
end process;
threshold_controls_set: process(TCK, RST)
begin
if RST = '1' then
threshold_H <= (others => '0');
threshold_L <= (others => '0');
threshold_compare_dir <= '0';
f_output_enable <= '0';
monitor_controls <= (others => '0');
elsif TCK'event and TCK = '0' then
if update_strobe = '1' then
if shiftreg_update(12) = '1' then -- update thresholds only when bit 12 allows it
threshold_H <= shiftreg_update(4 downto 0);
threshold_L <= shiftreg_update(9 downto 5);
threshold_compare_dir <= shiftreg_update(10);
f_output_enable <= shiftreg_update(11);
end if;
if shiftreg_update(31) = '1' then -- update controls only when bit 31 allows it
monitor_controls <= shiftreg_update(30 downto 28);
end if;
end if;
end if;
end process;
control <= monitor_controls;
xor_edge_detector: for i in 0 to 30 generate
xored_edges(i) <= data_sync(i) xnor data_sync(i+1);
end generate;
edge_loc_binary <= one_hot_to_binary(xored_edges, edge_loc_binary'length);
threshold_H_GT <= '1' when (to_integer(unsigned(threshold_H)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_LE <= '1' when (to_integer(unsigned(threshold_H)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_GT <= '1' when (to_integer(unsigned(threshold_L)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_LE <= '1' when (to_integer(unsigned(threshold_L)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_active <= (threshold_H_GT and threshold_compare_dir) or (threshold_H_LE and not threshold_compare_dir);
threshold_L_active <= (threshold_L_GT and threshold_compare_dir) or (threshold_L_LE and not threshold_compare_dir);
toF <= (threshold_H_active or threshold_L_active) and f_output_enable;
toC <= not (threshold_H_active and f_output_enable);
end;
|
--Copyright (C) 2017 Konstantin Shibin
------------------------------------------------------------
-- File name: immortal_slack_monitor_instrument.vhd
------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
USE ieee.numeric_std.ALL;
entity immortal_slack_monitor_instrument is
port (
-- IJTAG connection
TCK : in std_logic;
RST : in std_logic;
SEL : in std_logic;
SI : in std_logic;
SE : in std_logic;
UE : in std_logic;
CE : in std_logic;
SO : out std_logic;
toF : out std_logic;
toC : out std_logic;
-- Monitor connections
control : out std_logic_vector(2 downto 0);
data : in std_logic_vector(31 downto 0)
);
end immortal_slack_monitor_instrument;
architecture rtl of immortal_slack_monitor_instrument is
component SReg is
Generic ( Size : positive := 32);
Port ( -- Scan Interface scan_client ----------
SI : in STD_LOGIC; -- ScanInPort
SO : out STD_LOGIC; -- ScanOutPort
SEL : in STD_LOGIC; -- SelectPort
----------------------------------------
SE : in STD_LOGIC; -- ShiftEnPort
CE : in STD_LOGIC; -- CaptureEnPort
UE : in STD_LOGIC; -- UpdateEnPort
RST : in STD_LOGIC; -- ResetPort
TCK : in STD_LOGIC; -- TCKPort
DI : in STD_LOGIC_VECTOR (Size-1 downto 0); --DataInPort
DO : out STD_LOGIC_VECTOR (Size-1 downto 0)); --DataOutPort
end component;
signal update_strobe : std_logic;
signal shiftreg_update : std_logic_vector (31 downto 0);
signal threshold_H : std_logic_vector (4 downto 0);
signal threshold_L : std_logic_vector (4 downto 0);
signal monitor_controls : std_logic_vector (2 downto 0);
signal threshold_compare_dir : std_logic;
signal f_output_enable : std_logic;
signal threshold_H_active : std_logic;
signal threshold_L_active : std_logic;
signal threshold_H_GT : std_logic;
signal threshold_H_LE : std_logic;
signal threshold_L_GT : std_logic;
signal threshold_L_LE : std_logic;
signal data_sync, data_sync_first : std_logic_vector (31 downto 0);
signal xored_edges : std_logic_vector (30 downto 0);
signal edge_loc_binary : std_logic_vector (4 downto 0);
signal UE_prev : std_logic;
function one_hot_to_binary (onehot : std_logic_vector; size : natural) return std_logic_vector is
variable binary_vector : std_logic_vector (size-1 downto 0);
begin
binary_vector := (others => '0');
for i in onehot'range loop
if onehot(i) = '1' then
binary_vector := std_logic_vector(to_unsigned(i, size));
end if ;
end loop;
return binary_vector;
end function;
begin
-- Shift register for capturing data from monitor and updating control and compare threshold
shiftreg : SReg
Generic map ( Size => 32)
Port map ( -- Scan Interface scan_client ----------
SI => SI, -- Input Port SI = SI
SO => SO,
SEL => SEL,
SE => SE,
CE => CE,
UE => UE,
RST => RST,
TCK => TCK,
DI => data_sync,
DO => shiftreg_update);
-- shiftreg_update description:
-- [4:0] threshold H
-- [9:5] threshold L
-- [10] threshold comparison direction: 0: slack >= threshold; 1: slack < threshold
-- [11] F flag output enabled
-- [12] threshold value update enable
-- [30:28] control signals
-- [31] control signals update enable
synchronizer_data : process(TCK,RST)
begin
if RST = '1' then
data_sync_first <= (others => '0');
data_sync <= (others => '0');
elsif TCK'event and TCK = '1' then
data_sync_first <= data;
data_sync <= data_sync_first;
end if ;
end process ; -- synchronizer
update_strobes: process(TCK)
begin
if TCK'event and TCK = '0' then
UE_prev <= UE;
update_strobe <= not UE_prev and UE and SEL;
end if;
end process;
threshold_controls_set: process(TCK, RST)
begin
if RST = '1' then
threshold_H <= (others => '0');
threshold_L <= (others => '0');
threshold_compare_dir <= '0';
f_output_enable <= '0';
monitor_controls <= (others => '0');
elsif TCK'event and TCK = '0' then
if update_strobe = '1' then
if shiftreg_update(12) = '1' then -- update thresholds only when bit 12 allows it
threshold_H <= shiftreg_update(4 downto 0);
threshold_L <= shiftreg_update(9 downto 5);
threshold_compare_dir <= shiftreg_update(10);
f_output_enable <= shiftreg_update(11);
end if;
if shiftreg_update(31) = '1' then -- update controls only when bit 31 allows it
monitor_controls <= shiftreg_update(30 downto 28);
end if;
end if;
end if;
end process;
control <= monitor_controls;
xor_edge_detector: for i in 0 to 30 generate
xored_edges(i) <= data_sync(i) xnor data_sync(i+1);
end generate;
edge_loc_binary <= one_hot_to_binary(xored_edges, edge_loc_binary'length);
threshold_H_GT <= '1' when (to_integer(unsigned(threshold_H)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_LE <= '1' when (to_integer(unsigned(threshold_H)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_GT <= '1' when (to_integer(unsigned(threshold_L)) > to_integer(unsigned(edge_loc_binary))) else '0';
threshold_L_LE <= '1' when (to_integer(unsigned(threshold_L)) <= to_integer(unsigned(edge_loc_binary))) else '0';
threshold_H_active <= (threshold_H_GT and threshold_compare_dir) or (threshold_H_LE and not threshold_compare_dir);
threshold_L_active <= (threshold_L_GT and threshold_compare_dir) or (threshold_L_LE and not threshold_compare_dir);
toF <= (threshold_H_active or threshold_L_active) and f_output_enable;
toC <= not (threshold_H_active and f_output_enable);
end;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc257.vhd,v 1.2 2001-10-26 16:30:19 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p08n01i00257ent IS
END c03s01b02x00p08n01i00257ent;
ARCHITECTURE c03s01b02x00p08n01i00257arch OF c03s01b02x00p08n01i00257ent IS
-- The statement really creates two errors, one for underflow and one for overflow
subtype itest is integer range -2147483648 to 2147483648;
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c03s01b02x00p08n01i00257 - Integer declared outside bounds."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p08n01i00257arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc257.vhd,v 1.2 2001-10-26 16:30:19 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p08n01i00257ent IS
END c03s01b02x00p08n01i00257ent;
ARCHITECTURE c03s01b02x00p08n01i00257arch OF c03s01b02x00p08n01i00257ent IS
-- The statement really creates two errors, one for underflow and one for overflow
subtype itest is integer range -2147483648 to 2147483648;
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c03s01b02x00p08n01i00257 - Integer declared outside bounds."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p08n01i00257arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc257.vhd,v 1.2 2001-10-26 16:30:19 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s01b02x00p08n01i00257ent IS
END c03s01b02x00p08n01i00257ent;
ARCHITECTURE c03s01b02x00p08n01i00257arch OF c03s01b02x00p08n01i00257ent IS
-- The statement really creates two errors, one for underflow and one for overflow
subtype itest is integer range -2147483648 to 2147483648;
BEGIN
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c03s01b02x00p08n01i00257 - Integer declared outside bounds."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s01b02x00p08n01i00257arch;
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_20_fg_20_18.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
package timing_attributes is
attribute max_wire_delay : delay_length;
end package timing_attributes;
entity sequencer is
end entity sequencer;
-- code from book
library ieee; use ieee.std_logic_1164.all;
use work.timing_attributes.all;
architecture structural of sequencer is
signal recovered_clk1, recovered_clk2 : std_logic;
signal test_enable : std_logic;
signal test_data : std_logic_vector(0 to 15);
attribute max_wire_delay of
recovered_clk1, recovered_clk2 : signal is 100 ps;
attribute max_wire_delay of others : signal is 200 ps;
-- . . .
begin
-- . . .
-- not in book
assert false report time'image(recovered_clk1'max_wire_delay) severity note;
assert false report time'image(recovered_clk2'max_wire_delay) severity note;
assert false report time'image(test_enable'max_wire_delay) severity note;
assert false report time'image(test_data'max_wire_delay) severity note;
-- end not in book
end architecture structural;
-- code from book
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_20_fg_20_18.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
package timing_attributes is
attribute max_wire_delay : delay_length;
end package timing_attributes;
entity sequencer is
end entity sequencer;
-- code from book
library ieee; use ieee.std_logic_1164.all;
use work.timing_attributes.all;
architecture structural of sequencer is
signal recovered_clk1, recovered_clk2 : std_logic;
signal test_enable : std_logic;
signal test_data : std_logic_vector(0 to 15);
attribute max_wire_delay of
recovered_clk1, recovered_clk2 : signal is 100 ps;
attribute max_wire_delay of others : signal is 200 ps;
-- . . .
begin
-- . . .
-- not in book
assert false report time'image(recovered_clk1'max_wire_delay) severity note;
assert false report time'image(recovered_clk2'max_wire_delay) severity note;
assert false report time'image(test_enable'max_wire_delay) severity note;
assert false report time'image(test_data'max_wire_delay) severity note;
-- end not in book
end architecture structural;
-- code from book
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_20_fg_20_18.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
package timing_attributes is
attribute max_wire_delay : delay_length;
end package timing_attributes;
entity sequencer is
end entity sequencer;
-- code from book
library ieee; use ieee.std_logic_1164.all;
use work.timing_attributes.all;
architecture structural of sequencer is
signal recovered_clk1, recovered_clk2 : std_logic;
signal test_enable : std_logic;
signal test_data : std_logic_vector(0 to 15);
attribute max_wire_delay of
recovered_clk1, recovered_clk2 : signal is 100 ps;
attribute max_wire_delay of others : signal is 200 ps;
-- . . .
begin
-- . . .
-- not in book
assert false report time'image(recovered_clk1'max_wire_delay) severity note;
assert false report time'image(recovered_clk2'max_wire_delay) severity note;
assert false report time'image(test_enable'max_wire_delay) severity note;
assert false report time'image(test_data'max_wire_delay) severity note;
-- end not in book
end architecture structural;
-- code from book
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
prDLBAuaZRUeM+1/XIDsYaJCgjaUSJMWEoZwNsAN8Ze0s78nLFc7XU/atQG0XtTnwZ7ZvE9ToIlz
X6Te0v5qtw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WQPBOntDW4W4/l9+n8gHRqacjFo18pxvwHAHNi7SKq9KVvnXDv95yB/jDp22XbJqyQJnrvc19xDE
sWCjY4YJHX2d6P92UNL6a7U+u4aO3PETIDDoiqc7418PD06Lk3SKkJaN2Tnl84Kb76QAUscHuoBc
4MsLUaYdyipZcV2GhRM=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oXUpmJ2/cDzk2L1l2LiipKm55jQQpt8KlJ3rw2M3qwsbbsu0LeMrEFKPqUZSsItDiNWFqK0Zonjv
pWgIh2eh1g91duMTrRKgZxNqo1h4mQZX6plY/gCi9/iBwaCN4gjGCij1RvET/Flp2u4f5qUos2yj
rRbbO2JOaTkzMHdXd//h7DfPdEdXfUatbe9c0VK4XmIVuRSDkkEjMpO0CMQ6MAQZ+uyVtPkcIpYx
Gcx1dNUtW0gyfktz3TYftW8AHETMEi7ogHpiOOcurJaRFbI0/M73OW/h0y6DweFqd2IQMwSSLkQB
9mG4+mEum08vmSUZ+WSDJs9xe23ZhKjgu0cs5g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
Gah91k4xJl343rLNu56lOVQeIJawoX6eRDhMHRfseZpy5pXSrJiVq3I6MGWlcLteijLI/k/KCvgd
Eh43fPRZn2TW+I9DFVQbDR4OhnooU2KQyGUuB6/9fLJok02ABlZCdYscu+A6gERm8xZ+E7kqiBdc
BBroSum9fhzHnc7Uogs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fjS/YFI2KHIpw2UhUc5SGzkRmOSExbNhKCuOGDhw4c2O2pYXUInbd6f+OaoKCLBjf+SCgcjG+5CL
HisytuAqN9RG3pOTcmeJWs0CYOJwesZ923zUBXUxSUUu63nyTjZy+cd6s7zJZElPPADyvbRlcLFK
kPF6hFJGOppTJYJt1a60kEiX7XNDkXUq6Jvgv2JKK2PM0X0DxZTpuG3Br784A9OugeCFVg1Eft1f
ofdPzjxkESSggMOse80kFvy02KebFzN2R0UFlzxWROOgpCuB2djRe4Nco7ScIvcenNGZOxlkDEmu
PEe3OoDxVBKIqKY06ZZu/sNd4vwgs+z9CSEsjg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 14128)
`protect data_block
U84wBwDOj5h/quLH4FQGel1YOw3YlSC4t2aTedBA0w4q6ipyX3BwiA7zFrpwwGkxtS2aYoHQu4Qy
fZ35dAchtsuxSsAm0x1Gf1ClEL46c6Emj5lxxmm1u0heMwt1a4Y3oT/vMTARFXF5tI0+riRS29O+
iUHWOgA0Ignsmp+tVSgdiOIALD8/oczCmAR8CcrYQ9/W9m62ekgNUY+EIrD5UtIMhzC4uO88qf/6
m7R9vCWpSmCzlOgpKCZPfm6XwDnLmPdH2+TxW2qUmrVDu8BKWMBukknm5P8jc3COFn5LDWJnffXz
J0+IE28QnpH88rW/KXS5WKvH35CKeffLM+qP/Au6fuarCDyX/slcnDVTbRkW/6pwsOIGwAuGZIfz
EKRmmhFfUSQuCHkWQsHE00M7OIWBgZUkjVmidYk8znwrT2r7Js656RQw1lvH5mPnRHx5KsLN9wfm
2tVu008EoUYlRRKqdsSWU4VKG8zI8RFkNOPNsxUjMBOcpm7dGdg45WDaNEA41cygfHn08nAeTISC
vn11X8qwaq+FAXey/n7Ng6YNtuwgIWQ11Lhw+9Y5gSbgYRKe6NfqWeudnDJ7umrIYSa8QgOwcxUm
lyTx/Fa7cXwKiEHvnrG/ttUvWWiPdWQYTNaDD+1tZcHolf95pl4UB4NfAEqFSbL1MMdtU78KOpRf
+qpWxNhIIQu9Yq+IRzlYfiBrwTJbJXMKVwz5Q6wFoeJ41NrDGD0+0dEE44ftX2J9tpFicWuR1EBx
DNsPWTdTMRtujjAE8wAV2HRyq7vfRxtSUnzbBBVZVgokuUuZlBjFm1uaYVywLp3y2TFcy7zcCXB1
EJLZaEvCmGjbgG3MSg5fi1Wv1MB/3DlbRe9aDZZJ4x8Yg8qhF735yDvZj0lK/oP5F72oyQgoKAfQ
sMzYoCYliCmV1kj3ciw49gTsm59kf9xfB89P9kSWlhpMn/TVRtDCv8eVVinE73bs4DcibaHRsCH4
zFKCnzK5DM85pdw2y/yMRYAxpMj3I/J5U4cuifsHzLLQyDjiGsXQ+h3NkyOQjnFMrB6OWQAJyNj+
1uuyzkF3R/7ZYvDu3QPBK/IcrsSX0E7pRHxzjt3JhsK0uJvlxLs4Zy7nhyi2fxyhGe+dSkFYkhyh
TScv/lt6N1bRQkEmlgjpwX3gKTK9KxTKf3okUjo4eFedjgb9LGkSrqNKieQmuVCMysxnUhaSqfbU
mZHWw1vl6OQgZYNCxezAsvpVwj0f+52XSkncX1pDx6s2dlkmAKz5XQsok2SQ9kuzdQPD+bb06vjO
L5+vKFNO7922yEZfBqtB+jzjhkuQCupN/NuM4Zzbq+Mt8gKrhzgdTNXdCamBliV+BopkV7p7QYQ0
3mB0J1KQG9YsjTNbRd2LXVquHAxGlR6g3M+Kv9g2pbPGruqxhfuhc+diZ0O6lMHX+XFJfpRzK10P
r4vjHppYnXY/z+Mxu3DcPRTRDEmbFOpf88RbznIiTG4P7NDHmCiQyKJCEbSV3vn3C5fbE869Qxf0
UYVVE2oM8BuX4YwIbiujwzj4Q61X0q8TS+xB81n99fqLynAw4YCPkpm93WF4f1HTBtD4CVwu+MWl
yRE7X476wq6+379YL7LpEaEeHP8B0DXOpHijmjGs+Z5avEoTGwfs6ySRkZic/C9/2Y7JmwhwQffn
koGq/f3kW6BZ3CgamNhtWKil8uKBwy2HDET4JncB9IZ+iwXxTCHQkF0y98qPN1NzxKiTfFIx/zW2
DiNgQm/s5c4Eu5jGRk9aB9NhFVuTg3FT/S/c+Lb2O8Js7JTMoVN8D4FtoITbpCfgxyiue/QylXx8
4QWhhhcDUAu/OLX2j/zKEYMCy2u6QiY0f7PVeK0WdEMfcpVKL+y5YshDhxnkQwDJ05Ft0BdxNi9C
nV0twqNPu6xud5VXIX9xRsW6EZICUYD/gJLXrTyMlpTKiD6DU0aqW1PQCbvlaHVX3lZQZXyhjQu5
BLY4H2gn+8LMIssH7GdfQCKndGk1H+NvPA4aeYMAKNSfEBADQL/wzSbsIG6CmaGdvEH+1B0jJ7/X
2TcVRAfrIghyRAzrbCHvorvP5FF2oQRnPseZ2I85trG+ABGRxsfaqSaDRQapdUyz3dREUm+CHwpy
8LzJEc9jlFGp8SDYyn+ka4fh71tn6MDHTB7ZrZvd99LO4gSgWmC5PrEVKioTZEjx/Ki3xbduh27s
Z2trAOma4S4pTSvJ8E9xHZq05f0LL4Q9+fs2635Sn4sc8crCBIljjFhIXBSBOUV5jVN9NEWGH5QX
6nfGmHard3mH5EI6oFEdxE2m4D03rbEP28S3phOmSLDMnmB4TdHJw3MclyVxgUw2YSS6++wNZGXX
ppGGkI/q9F5qNZx/vvnbl1JKbLywJ0L8+W7RHAOqmSESlmZzsPzJ204LldU/umWUzYSvleCH5WA7
d2Wcugx93daHTPLAPPxyTs87D51Ozwjn4pZKoEehtamWs2MWp96mJh/dsL1QQDGNKX9cpYksRySN
LGDHiwzAg0TXp/uQlaY184iyveSbpiPVZNIW+ExnSxD+FUyn4WXLBF87KLY6o+fq/BdXNx2/ZGGF
vkIvbw+vWK61B1pwRy63FCPaBhn6NGQ1ZYiINEF+9a3Ed+UN2X2gC0wRyZVuhb67T/Ucr6NupBqD
fdC7+uMeKA7JI7wakgAJbZGxQ0nv2TrGOU+YnSR26wNQ9thvx5hCyoPU/kHVHxHuNpwcRBKLnQ1Q
pz60hYnf//q3d9M4cITQTxD7IXljqgFcSD1qCKFj6PMEL12Sc84eNoo/lbrKrviUPr11ENzY1dPb
lph3Gi0vjmMDJnktmTGBtJ9UKaV6CcGT2jOyn3aiFUFQQJ3oTCZ7CrEfo9UH9foRqDefaieQI2MB
SzINMrP02xizWYwZ/Opn8gjwJGr6mZTQkXsT01ijSOXwIoqlV05K5WJ8mRvCnJ6ROtS5ehyb+ceb
eVNB3XrD+UvvbEhNb/hjLUFLugUNMHS3CKrbfG2io+BbqvthmxaFe50UzJsS+saPXKKbdb9vflfl
xB8U1ejtszOMMv/e0sDYzUbXfFTFFGCH/icXftPdiPby0TcRtCfnPeCvlhbWGIOO/Zx9KIiVX8ZM
IKw+d0zJaC0SOeZmX13gr7do7YYublYYahXVqvLiXUQSphTr4AmIoyMERiO6TiSbgu5qbiN45aIj
htFx/gCiPUfdNE8MMbCfxRnTQq8mwbCUKS2IM6e1rJEG6gtFL1h2aY6lUbtM+a+LdBnRPE4aq4oL
UPHYPm0qWLpad74O/CApqMj0rQZzkcJ3SxkxWmdToGdl7eG4E5+Qe0dsom4qH3UQmviK9VD1aIFz
DamovBOUC8KjCnriPFVE0pkTMrOtagjyfhZgKqfmKc3MUJ8OfQVrrfD8YVLSKK3lVZ3lwHDni/uO
e+6DtyodGoF7rRTKg+KTmDVYAT1YXHF1mjl3IKmV9w74qseu2oP5O06bgYPfkeDUVMEngimQ34ey
hHXMJI068mM+g8pbxwPcgq3dbf2SHk0S6+fpTPaS8gCnB5U8CkgsHOwHe+r5l3z8flTPrhykq83Q
kFUBCxF67pIzIFetKQk8sf2E0/UhpwBj7bMW/hBNuX56cTES7/Fiau6PlHA5PY+AbPTNFlSVmW2L
sREUYVYr8wEhPh+6j20As7yoyiC/uqlnGYHKy718A/zhS40PvnuntjO5RIT3oRoVhKcLOsnwioaj
jhVKZ4NznayAjDtal80Aydo69hmPYmqONWb7pU+KJ9Rp6xzaSDw21sy0aJcHKA5MdvO+gEnDy1ZD
P/3rXp2Qz5Qs3dxzRySNMYE9EE7XTIU7biaYHMqMqfSZ3dEpscF4t/qRwNXKLVlqy4KURAyOk8+U
+Evxd9QAXejMOGZfYK32SZXnh7LcPYYnvO+AkxmOX+15CDW2OP42AveygwnqvGlLNArr9l6injgs
4AB9TBRFtd/qMEIYLMNS+z2xF3qPH6OLfU0x8agEV+MmHllW3oQrAvGo2r7DDun2HppvcZ/7Woqf
Ruj04yvSWxFckTWnZX+884k9V/6sEq4gljgruUWunuxQ/vvgEhAeIEK6c5xJCNnknsTXzx9iCATy
iVq03hNxI9VK6lHd7UW0v+Z6g4ytRuA7BbpEho/L2qorYb3G+18idlV07qSLBDlGEi3fTInGgroQ
NGjs5QjL0YogYWKhmxRorbBUCd2RokkXgRLWLzkpST2Bdupi+1bvH765/gSTEw8q7jL6JlKYfkxl
EpUzO3cOBckHUE2mKOvOeKo9l0vM/PQ130tRyyGX75SpNoqtg1moOwexV47YSTC3mf+8EC6lX3uE
+oDmtxKyIAGoV9v0PbtSADmAny1uvXfGVedDy0NMykPYFHXdbJW4Vt1Y7zFGwGQmndumkOOVMXK5
C6TYAk35bOlCkm1ShIOkmDQ0WWOm8JpIWE6M3EgpTS6C0a2YoSk0I84qecgy66Mz/a3WIIiJK75r
5HBefZqwqeojpAQuL3jn7Mh/aCTXF+o/ulmrIIvQkXFwbiXvEbkFpxlpk9SkhJelb5Pcfzi1BPvn
Fhpqg69TKIg+5bhnHhVpSAT3ksdCVGzemZfLcnXcqqWdK32IR0PkpiNaeX4DNTCIFrvkdsV5ITiH
SCHaC4sUtWVCzoB3KMDQCKMd4h6Utc4BYfje9TphS5VcDuqCh/lYa1wttgHLXZm4II4sxs8ZMoaY
J3VCf0kX2yFSXtEx44GzCfzZVj/E045im2SYpnBzlG4xOqSLsbmL68VDq677RvQkoQoP3Ch73oyj
9plLXqQsD1M3Rvk00v+DiruZ53tT8HMybmdKcpDqeUe/DHPpZSeBzXuSo4/ht1k1BaczVursihRa
O9Zbk2Gq3ptIdBH0M+iZwpyiy5cqaPV78qBn1Mkx9BV2wwhuLfqtthOBAglwRPWEQTmX29PosCwP
8e5kUluPcMWV/VjYCO4I6uhocO9J48NQ0U6cRJKCYwhFJp0PIYS+kWpQhEdT6/K8vghPsOwjnbP0
Rtf+VN2e46WljErbB82ap3hmDJZs9ORtGRHI+qHgXEg0LdRhXHbeOj1cqwd1bJcOS4cqrILQEfle
oElu7FqkDaB5iLrSED6TAKUzhdeSbMvsTin9Zh5jr0A+TqVbp4CATRPle3OibdQmOAJ0vKQ92ric
+tNg25B2o7h24utEnxPmXJF9UtH4pdoKrZLw4di0saBaIUDolFEYxewRtxiy7lUa5+dThN6+Q60G
IbQwj2uhfRyAANG9E9x7Ql8fAh+opoM4doVCixGMzNysQCrBF9H6FXPtXeeDDhE5kNZwQgedSoNw
UP2M8pZk48IS3TqxivE6p3KsBm5Ujvv46oL/O1uotNTCwMVyd7dC7x0F47K4LY0nhTnnXJYc8T2P
85WKt7xtxGvuOw2Aq2jZe8Ra6kSHVHAXZFtfDms8N0/3DpVfzTMl28M3hOvNN1LcM5oxhxnluZgD
30iPXsMAmYAqZU5MgztUofxOUkCAwwrdTLdIuh8PQef5+Zf8vtPloI6gpmG/oruqvRwE4R0duP0C
PlC0mH+8MWNd9eGfLqvxwDVPUZgIcFWsptUdBz+ris2toJc1taetUeEnSttqqi+V+4bV2ZXZKeVl
Uonb+BgzUPUh21nN8H9AAXhqroSYdjj46WntF0ryKm1wZ/jWWmSPhowCdryZNNG9RrabPWFYvBdb
nW/bSpmmnbxQyYDk34mkqyhFW2t/kosPv4QJq6Y8JBKomZrWMmXUp/oDw2sUK1iKf6hONOm0EQrh
5LtpdUEmiZmTugmudw05dAmJZNEkZKJqHaoSjjtHmzp8Fni3XkYkv82b8BZ4bHh0mF/KQy99Eu07
GvZTWI6DA33f7XINfO1SL4wCEdxijPNz+aXyRckBf09nvU/ztupoSS/fsdAntER7nSiZhr3Q0Odl
TmZ35J0z6CfdXRNw8IKJZ1hnn4EzF07ZK7pCc3ULMtMwMH8lcy1cng57p2QGXNlA2Ypl1wM6c+W0
qhh7GNSI4T8ZM1EQncvrjIs6XftmadwSgNjEceqTeTXJDP/b5TO4FQ3rwHsVDh312mdEfA9tO1a7
l8elQttvH6g62tsMIdlmioZ4QS1I+/rxTIDDYvlYwcLju2ifdJateJtypJ2o1jUKxW2jKBJyT+bs
O5cLED5chk/SKay0eNZGQ/z96jWbZH/D1rLshJWrzynRYwEQXt3RezVLjggr2egxBpEx8T86tAUU
v4p/XGADfX8AGV1DvostEMRSZq6z3xzIAqhxxGrQSP5DDBaqpiHfy0qTce363aUX0cAmPnYvfFuu
ZnNJXtFtckD58I/Lc5q6XkI2hcqtFkfL7asfNbTY5GDlym+lJOvXececF1JRjxbR1Mps6bxawJXU
WXztTliLpzHQ+zXL8QmST56iemms9Qk4BKuEGCGQVNY8RXYnN/5xrp5zPn1R0xrPnmlG4I2UljwN
/UsTUhalVpgUuqsO/LrDJ7EvucXHnaIrFO0JLC3Iea6yTmqxFYItTM8UOwD8aX5MaKFknRa6mneV
YmsoXscZaRlwJ0v31GSAZUpI6g9J7TLGnAuZIL+XU9EgtuX1Gr3Mgw7kInJIrddIp+WE8Bmlcff4
DV2Pe4frqnePfD8byTQgAB5nWKUWZNiBTWTQkeCq6zkIsD7g40q5P3S5t/ABPYC/fdxXGp3FU/Dl
/Vh/SnRaENP3afiV3aQIih9z9tihqszJvBpY3p/ryPLUV8xVG3BwjXC/tlu49VLwrZyhkWWJ02cG
vlBpoW5seuKPvlZasaEcWGudUO/Qq6GzRcDAVFMaqJryquV8P9Cm9BgmpPCcuVla8QUMpMIinX+6
XCNXLG127erz288N1vd/0M5IpiXapL+9RM/gFSudXuXuInRPx55aZRu9lHAG6sDNAPD/8uzGfU6O
p+o+w1jzKgSEXhjzD6x/crWYfzDhtPQY0rwxZ2xAQ1hqtiUe0X4+8feDzkYb5qDAFHT2HbVSx42R
IplplNDI77zTYp58TB9uDaboLnqJvu0e4fxkCkpwwiL0wZpMCcTP1VjsG3gtJ2k7E2+Qmdj5XQB5
O4Ognhxhab6q6Mj5GsjfUfNAhVX+AI86GQzGrv14SNMpBQoP8sAfvpkLAuavsyy6ymZNIKgsc3kQ
gA0MVxm17iLikoiWBYYnlxMpAk00XFWuukjHLM0uiGo2YpDGF05+EiEnefLwEUSJSCI2mtEO0Tl3
I/qeCC6qxoWcmEDHz1wsrTQrJBZSROBYJ21Ucvy2AXQ5YSFUG9P3jyRIYjvcwP6a6r0+7TjXcDeX
BZukGeDk+gFdHZYflJ9oDqSmF2P22N9sluI7NT4LQkAMDFn833lKd+aY00Zj4tm6V7fNM3q4ZbOG
QIz/xD0BU69t98uIjYx+0kdjLBUdMk63AVzbEQU+0aiePYUpTdUIHVrDznztfFaze9vhTrKION1h
GVempVYLn9qY9kD5XJbl2MB9TA8wD9UbSQZ5cw83XNa1QOQxjw5OeJU8eb6J1UTug5su9fda0YkY
2T0lO9uIXEaZpksdJKvBKv+Apm+Vl0p4kyoKzCw5pQ0ezjrca3pXtNnU4oh26bntT4COsQG0KOOI
wSKBTVNbmfzT0SDU+nw2sL9Rv8XtP3PQLnQF/S6iTk65rUyoE8p5tRg7USreAo/kHQTV5m+S9Q+1
PiHuYStiE+Y2ZYDnYyPJ5tLRHtBg1OiCybOusx/8BGnYY4xkvMLYskuElAiUgX32miDfY6nLq+b/
DSn/8dUKYi6y0fByE1a5d9Sbx7V8vFKVq0T7NG8GvT10nI/jM6zd+I2Zae/KiZ8yk50qaHneENeL
F1LPxtwrYREZ8q5Yl3EzJi5UiIhLmaXA88oexY+Sa4W2w+Z/mdkZK9qD0skoyiyMty4o9MJrXO/B
yq4yVul+8RQ0UJP0pixooy6cbGmulD/cd/txxlEL/50276hwgGmZblG3CPdLKPrR4rjEns5ielgX
ACoXZuzVgDI64tyLEQc/sjQ9yMWJRluGWqw7VB/ipVIkgLM6MjfsF/5/wcdxM7LO+840hYRuhndL
r4py6qiFzU/ZVxyRRXD8l8fNrvk8xKH805IYcZHx33k3VyOFTB/WATpi2xV3zLHuGvIhajkvAw7F
pVLbJLyBXbfyd+t1qEJqJ/ECp8uYT/9fzLC6ZqX9MEB2jTMCvsBeixu1Q5S3X3N/HCAFUPAADcgl
+Qmi8TEyAMBD/zCPwqw6YNpLlr4DdyvE1TngLeXYpqHlqdmyCcYeigKx6doLluSIbeqa1Qf6p9cC
gu+MKTgsnwg+7gsfJpkf58nmegUmtPoT92UypxQOqXtemla8e4tSEL1LPVyL12cy7o8UCwmCwDUv
PuMGsvou9jtIvbnF7AMCOm+z0czvEEPN04G/EnwvU9gAqmbV2UDICtgkmK5ZMHYKZmnut4Z99d6A
1B830Xvdc0QzWSh4kxEUeRxPy/nmkYXmz6tgSsNd3KpZIB9zrYKYM6sgKrDBF+oeOXmw+lWGwCXt
58xwEOQ6n+nQZ6Bqhvd4n699CLnNViqy41mXql5g1f+SLtSB5RQDcgsr3qjOA5qtNXsu74BWjcqK
3tmWjCFX3Y0asgQXkLDeZL1XBR7ehGW50AjGT2dJBtcvYfwQiASU+WYVMtB6Ofr3S5ksYXTkvs/e
OXQkcI43e1yoTc3orpLnTNVrj7uq+51vD2ChiCC5DN1kGDiXYf7hGi33v4vp3CEznpzUKOmAW+S7
IicC+w5KFMb7ibMBhmR2hZym6fN+30dW1nzei37Z0fwKu7MRgaN3p2n/5XpEYeIhsYtxVEgI6Bqs
6g+85aM85HaSxctChaEsn70DLe+NDeTV4VljsSSjHLxqnc7FVkg+8dEII/m1seIK/ib9nJHxcPvL
B0kyuQEoosZT22LWW5SP+EiselmGt1U6tr00Y4DtI4Yh95H2ZGSWRE4RkL8zj+FUI7X0nNASCkh7
ifAug4d54pCq5xx0GUPQy2Ad22cON5tB2cyO7WTyH5YusrOXBzRj6O1Uai2n+xOXQtM35d0MEilf
VX8GXjOmx+rULekL6P0OU5BW9jv3Ve9wWtnA0/GHdMFXnBVrjKN0U6746x8sTOeMQXCfcMpGVz63
eW8RvS1EV8dJB+0BbUr6V3t9mF+Xh2dZpvsP3kNUmFaJMUPr3wVOLKvXaRJRK98BRs89LX57zX92
naRuB9sHNVWU+EgWvQWmEALq5Yu6fCJVAUcQIjYOCfGCNh9AS6B7vugsns1g1Zof9R1DkKg8VzBV
Q9q0J8Dn3Z2Tz3UojbqukpjR9XnYWCi7I7MlaSOQS+wcgXGrikV5q3Mc3jytzOisxs7rwOKhMmJV
V6iv2lXtUBKogq0ikLiu4d1yywbTym5qCreRde3yn9TXLV0oa5CdoLXkZn3GhJNMh/SjUCfPbS7b
UZL2JhacALySrTOMUUnf46tufhfO5FVxGvWoyZqyKzXedpWu10F3WEgV68AbXEfG6Bkp6c3DQXY1
rUwpNeEuWoC0z5kGdi5/HfEqhJll8kHlkOknZnb0eLKDoB3DjqeStgLWsBvbT8unQGNiQaBASyNB
xO/NkiqEJjxIWUm0aU6naAiElkFOV+CoE3qA8ceAHgLZz3GKqVRxqIoW0U06r6NgDuOLkkMBnhSd
DlUR+FYFpUgg9U5tHlORZE8Nu4bcAgeN3LvSpfH0P4P7x0x8yGECLJWDQddvVY/t2MWRDazb/qtr
Fw2Cu0IPQjJ4R+IhzS2a39fCngOq+1YxpmZSNuZDRXBudjFrA4tBf9Ma8Jy4AswE/dE5E1lb6a9B
DuvA2YJMJTPtqeEsnGpekaa3YUgdnVpDkS4ydnjrVG7IrMFkTqJtx2lH/+SKFG+TdayqSQjxSwXV
698NqhsxraBknoIZ7AVw9g91cUVn65Yae50Tm9PU3FPuJ9G0Z8TeCqUh0wXum+aDlRJysjAylWqq
95Ev0KMY7/oIQlgjrCdxAlKCxx8OizsowwQAbSyHfpBZmhjlMBjsri018uY5rlI11v5gWha6t0Px
f8ZpzwJskUwNGKTv2DRF2dLqgWOGoJPLoHHAi/xihGZSgxvOals+pDFyLESJVfS4odv5dput+Weu
NjJ2FlYiXvqcH2+DiY7nGySblCAszSawrreGPHOJi10RLnAErYFShowm7HrDVi3jfckiRm51VtbN
6l8Q4UCElDn5AQQCF1NrWlbEX53GhOVbjFefG0MmwbrVznjpQWZNlDBi+L5I+XycTz37+mcNbt+D
gBQXQGaAGc2jcjLvA8qakPnZ4PbSCORX++O2xPD9iHzZy13VxzyI6sVjH9RI3Js2C7N6N7/Z85PQ
zp83SfQ4Buh1R528TIlndrwqQF1QFyU0d/w/msSnmWkCkY3lQGGx0IQQZBlCAmn0/k8bjQwgMGwY
fzB3/iX4RQci5jm63X3mtyq0mCFLk2TiIGOcc3b9lbSm0V/bjcJ5pUNSun+oI1VV9M5NNbMlXmdY
4VDVrNDXexHJzX3/tTVDqU4nUspDij7c4DA+2G06gWJMS5g+v/FpQW3zZWXOQyeEjmktBwPiAyaN
ueV7dbRYwLCOFADoYACH6OvzJnUekYhmAhAkj2QYrZKf6a0VFQGNxRRDGKiXPqtANYW6/nqWkA7M
lLs1CWqDVfn2+yGzW5MtMEUJkkE5vzh1eIs3st2W1FPHdEoEYiZ6YL8j8hB2jVQk2qpQtZUaTU62
vTrZNz+um/eyuTcPHOZfBxIUBUx3xquLMP+CD4Sy+KC6IWY8H5o2bhT2Dl88+a02BLfrKBj6g33+
/yTxPzA363oRHxwaaVXQoHpo4YpQqwUlZnBFVhxJiYd2TFjcFT0GgIx8uMKgbzhr1njRey6IiCTO
CkA3at295LN3HkxV0dN33TXnA7x9eWUdChybXKPRjmTcv6+Yvdwg3FN9xdPooraJZxOZn/Ajk/Da
iF40mtpOpHvVaM4gEK7Uwpbel+aftpB5273dv5olHEauZ45jvB56xT71VG94GWaXrG8wV3iIGOsK
VBXhh9sWT+mu1z37RDQmI8iEz619O/znxlUd2RHgcw6jJ8ZWUO2Awv4MuFR8yCN+nguAwSsp4qut
3mo5C2hqhC1qho/HCT7cL8U8IzhsNgIPlyvNcD/fkKYX7okn/dnJLnol8pJvvyjpikN125TN2ocX
IT7OgcoAn8cA98iaIQbN23Y2DOjCprl3GaKuYM++nY46efWuBKyrnyKjl/va0foaQ1pMms86L5Ku
3Su6nfDygdHoBc5ZBtdV9ln0fGiwoRlnylJj8cHOJWZObyXaY29HG2EC3pnNownzev9FYigZ98+r
38Y8jrgs70Ag8L/8Ex9mx58eWZDqkynIeb2CCQsm1y40WO6NiB0ekAzLyB8o5sz/UkL4ibmzRwK0
VXDTNsYKuFV2kgWxdOSNxu4RRUz2yKJ6TQlFoYeH5UalIfVsrf/BRuifTsqL1A7qvaBuhFzI1IND
EdvWYP0l5kJKuWvusXv6yZmCE4XRJt8U89xkPefQahZmAbKm1m4vZk8tfA+GSt8pUVakS+Y4JRAp
KVjZ90qXJkK3EFfRHb8amNn7f8yk1E3W9cn9HIvQO6U7ycyDVYUeVc+1wi1TeVY/BMvHO8xX0ILG
qe70P2WSovgggr50IKuKIJzSx9Cq4nwsJXuLGm4udwtQYfVGINEOrBgkOSYEtGkRru7dYnhDc/LO
ZBntzTXgtw443NNlUeU6ohboUyzWNlbzJ/nrvCgQVdW4F8G0GLCy0XjQcZs+wiYqqGZcuhWG5Fcb
bhsro2ayiVLcvf+grCW3a5gOmSah5I5pS8EeVNTJ2ucsohtUgkuRK9GW6dTqFBR3ZDHRC/DvMwj8
B1A5hpW6E9R3PkNxfeXep4PPmaW3zjqrVIleuJIv4DmdAzeO/O4t6TuLBFtnrWI/hxdmNpCbNdwQ
6k1qeBTjW/4gI69S7J9/45EOGrnp6jqA1SWkr2BrZhynqfnYg/vs29cACl6M9dHwhT4R7nznOS0U
tTqMiegiXUhMcbe7SfoHv+/VtTr9yobcHNBG0SsPfiiHqaHZBgHmjXKVNQfJ90GTrfcsNsYD8kxW
aYnR5S782IiSc3EdNNgtnEL93cIhQMoscRdOLbH2tBempLwGrvsxgb4BQA+lo8CLpzjLO91YniYv
13TpEts8fllqbFY64nNAVDbMbPcS/+8piNAcXIfCzP7eGFh7pQGK1l9RQOx/mUnV9LO1Nh4OnWFr
SidnyZxa8zwme2G0XrSGbJNWX+aPIBv+xltPqAVrzPV9a4lp1FtX+UbbDCAh7i3ugyv/NBezNv0u
OPkrrqviwxbDkKTEjfC5PKoYyk9XkSv2QOfJZEJJNgQ7A+2m46uZ8RFq7kWwemcwVgSozqJKdfCl
v0nr7MdCjfhzGi9xERQub8V2LhdLyyA4qmVS/6aixx9dEjP89QqGcV8dZOi4O7iVUDh2fMG4Pqtn
QTk9JpRSmN2FSIcCVHbkQk6xvSlxQRbuLlQwz5ukvHKQuwQ21Wk5ZXZ2y7Z/lBy9WJN4aIgAUC+h
1kof1p/d+bGwNYCROU3k27i7+SUYw1jxUeUVnrx5NvV7U08CciqF850x+qs+zLahpQ929eLIFXWk
dY4PHq6Nyq/XGYSGsG4adEhp3W3TCfzNRgS/r+i4i3FLmwRQD7fee61FPJ3rLkpTUskjumPv+MJZ
1mP0AedrWeM+oouuMiTK5TydV2PSzACbGRpV98c1Trj0HDKRf2zQPZZA2WeC0tX3bVgmC2scUX52
Ai+qlacM7ch+AHGCers1RiRRhxJ+D8Swtxj850Og+BjX2FCbvuglg/RXMbi4z6JMTOqeR9ICTc1N
FcC+uDS1m9uJuXfpmK+xh7HL+Cir47jBU36Varjvl+ecG99iOCujijNRKtwwUqbFFVkmnS3jecVK
nSHZOolsX3le8xIKXjB8Ub7omcI2v5rtdGWSKV7gCEz27I2QPAPBeQUklX31eCnmUmZIxtQlDjx2
X5PgVYvB5pxiyG8JQqLnG+tyAZJMA6AT9siwbp3oDWFvf3BNZnRhxy3qWvZeXmCaB759LVsOP/tr
RmRMXkbOu23fFXNX/JxEMumkpIxbAChy033aJ/nq4miL9fb0X0v50C8aCqGeRVdh+qek/Ke2jhzh
5giWdrUw6GFCNVL6hHvnkcbze0gUKFmNXbBw6efNI2ICQXR6TgVb4nlm1CSdwdnNAB49WYrme2yH
5kFu+8JdTZHsnPdCpxcnsXhNJW1kOcsbIHNb9T4vQBRHo4n4KCMsxIB5bLO5c4OaE9c6+41zrwRR
NQ+6vQAB4VaarPJSwMOc1QbTojRCPuQD3jfhmhZs1GzUquTVE8lYkZotb0LsfOHt82kh8AesRAfB
uXrn8T5WXZzuXfE5btDPhaOhlDCVZ1dkoyEvZ9lY5DuEclS4IP9OxzZQ50qOackliwXSIHtqK0oR
rPZ1Vp5ExEPEeeWEUc3pbzIMuQ33fGmS0mFEBmblt/tNTxuvCOSHcJS/reQo39AsWh1LqsHqEEe5
PbigytfND2VxjjS7GcsRDjDiHesZ0N/UphMBM83VeBg2nDpF/rDIjxb83iL9+sBvo/+895Z6KHtd
MLRFgZJCxwv5SQOGJFyK/XUvgDOWJrTm9/Atr016r6xkkCvmq/mB4yPjo0Jio8NWxN5xppshjygE
M0pzEBpySIbsLi514w6Ww63biuFQzfb+nD6xokCI5mm1B4jA2BPc6EzB+5pj4mbg/+CUONqN7qFq
rzNqEfEimw0VZytFmXfi9hogTk84OtcZvEFVIQYw8SjpjpRDKbz6hoekJuAAfbQ3/ZX0K91IMeuQ
xTqvyygpDG2W5B8zVxLiBrRygfr33AVB6KAoWTV5JeKlSflwLrrrHcK3+NMkmf84FkzEzukfuXjt
pQp21y6o4ZPzCingNgQky2yM8Zmzj1M9TR3zG8cUrFz06HBj+lnUP5ngkRdTocziWD1RENoJ/xzW
f8QPxo8rkXkdJnnSRTuaUyyKwpnn3bdxCJ36axr8YPTBo8D3wLnHyPu2/MuPGtZLxKyddc1eV8+q
uPIXQWp1JZVcv7124FfuGfIwz6f92sjjZvBcszlGEjKw6/TWNKTuMMOBJtl+J5UN9Utf9My3TF6Y
H4B3zB6sMQoDuvkw7jPkGVXNZwGt3cKHbwiudI4waL1OyudfLJboIG+t415oKhvuPzc0rntdoaYA
1B2707ufuRG9hFQjkumnepbi7fMl8KLJN76q2+312aNR0F/eith6BgID4Ohfi9l5GS2LGCRDqIN8
3AEQHjqyNYBSO47vhxovPDgL+seW+ykQcBwykGqXjfvBMn5IrwHtHFNwelV7rWVNWvxNND2zdPC3
8SAeaHhNRCQsO/l5pTs5pO0o3wVofKFkXOmycHtZ7ZdzJUZLuorwoCTFtt0QBMQk6ghSCVkXqPfH
Bu65TBqj/ULO9xq6vWCDYJ0G4av5vIsGS3c5xBeHTJiwM4OkpqC0GI14K0KXPk8laVEiAGOjPAJC
m7ggC7ShEHxLoQL/S5IYT/u21HW4iHGwb1/AUsjRmYb9YT0l4zmYt3UkkHbbgMCFHVKh0O2r8uGE
ujnWgr2xbzhuIzGOPOCGzZmCI4TmCLfQzv3xhTVbKEqbA4LeJsZntJmibCPBLdjZxetgjXgC4N1l
GGVJQkQovjfsfObB8NQonvz46cxD7ulmYreYZVf8W16wDdGCnMfzWfLtkKj48Mwi049yOfOWXKGn
5YF2R4N6e6ANgcTxp6glJO3wko0QD5XshJ/Bdz4PGFBDlhUMbtJZY9Y0eZmuDavUKSkMRT+o6j9y
z2jDMBr73blyzAH9LSlTnXxAoS6d9hCq+lfjozSdAMLm8JVSzIe2TR+VTgaW3ORy1r4OLzKgzgX6
Vpaa4MdCDjrA/HzQKTim61a3wwo4klW09R0IqpD9cizJJl3av2gOrrxbJZDFHrcQ4BdI9kwUUfYH
iidLTdXt7zyBPcZQI//YuAU/ohq/CkyZD8rML8Fr5N05QVj0lcfSdvfGYUAAUJ6zG8UkIJdUKX/9
R18qICM6W7kvZuQN14oHpUa2oH9QLfCbJPdvljAfTn85SzJF1YnyfKPh82BqBgBcunUWuFoa5UiS
ZA5WIBggAbAxar2y07My9GLipMPDNfErKsNoKyCYjb7+lHA5HsmIS6l6cxzZLXWCXX9IFA3g7PFf
nnQqnSOFMhUjOAVbZ8/5ws42/ZOfkovQHVlZSG25KAgIHuVaVJm+Gfi6cTpkUTg52KjSQQAAoMUd
oHkI3sU+smqcAtwqH49mCbFHlcZerWtKYyJZQo/6KmGr3vyRPTFCHCIpEmUU4qXMKyGeF6BXbuME
7bAh0wV+NdGc2tO2jaDhjp37rvIyv+az1YngiehFwdWB6WnO3rr9bc8Ek1MS5btIPRjmc6ZaH9QV
AZ+0g6bIOpBpKLJwF9x+lg15S0X4HRg6aytL4KUOLs7qovNhGaB736u8eNY3O5k9xciteh8Tvi/2
7dr80CLRWvT2MnEHcZPNhhRhFyE9z62Q59lBbdO8PZOQVDkNF4m59y+fEm1eKOFBWzhI3pmdj7bP
V4PcGQ9wVy3xcuU6wqaUlw4u8i60cQV+8LhPWnSl4Xgvc5nVPnd6vl9oppUIFZVowyR5pbYXA6d3
OxGfN7vN6FMZDk3PSLz6pIEw5ynuZwJgTXsie27+/mQmakMAkDidAShQxJVT929GenDarYa/U5RT
5GzliIt1F7ILRVSEqgDryNe1DS+FmAGoWxgQKxJwnlKydTlEOZ0ksbiaI6li6Y7H/77U5yd+B6+V
1l7TW/SzNOseY6/SqTLbpC6rBd21dbNUXEF1rFH660/EI/Duzph1aOsx0xXI0dhaBrkjV6YXOoFH
z6lG/L+W1CoeyTyOT4l3PjU5CKe79xUhgqEGZf337Q8CECoWmo8YjNichQx7LB5WQn2V2xG07pXw
Na3jEwrnYE8UJ4STaWPEEycZKBAie44ageXpWC4f1k6Q3ptVUjhgaP6PcrVKBrUPLQP0oe0wKwXQ
jHNQn7oykOmxtragtst4WX3GE0kuNwoU7DCgdePoNdtRZJr9LgfohmgbFUSvWaEO5zYKhrsd9IZL
oki0aD6DFLY+f84nU1CtZJqm0vqaWnILWVhtlUPzk5oxONnxz9y90pixgdaVgrLCGbUAimhVdWQv
E/3PQwVxsW6or/zz8wX/5L1h9jYDeKVeNbEyTO14gtkYcE6bXQ1/sqqRebT4ds+PePnAzTs7RhvH
5g9YXGZaepKOXchMzN5msqx0SNCpN6yADpXHXY0RdP9/CTz2CdjkxZJsDsDuCjhFfFR7lJTl3M9G
oE8YCBAtn+Q/60Pl4tl5nx2QDTCYekiWZlGCSKFBMFkOYgmTPpmFTpgfew01KgVqmrM98PCXbrDk
Kcl5J1i2S1S4cFfJms2PaVCvCZXmA8XtjlwdKbCJgfQtRdlU44sKSsmuqx93Vkg6X5ps5tM9geNW
C1OON7qVhh6Wuu49eKjTSaOzCmNyfKk8txLfQ4ceb8vV1HdY3h2U6XpDDlpSqUpW/My/zZGiPa5L
XWVjSnMEru0GlwgESnvYBkH9rnIHT3ea7PqX07P6VZw9iuI/v+ajXGsL77Kfzt68U+US/6rHxiI6
LDJM/SctdQCNtlkFNYy8IX6Je0P8tuwErYe1UWCk8lqWXFJVpRz68miWtrYdt0pf2Lyjl08rMgTp
obGH2ab5zXNLd3rftIUYZgFl/9eG9QR2zl8MBeCtRwqqZ86RicQQ4uls5HHpiQU1lSo5fTJ/ui0O
cTTLitmDNa5UYgaF+N5BfmRcIG2gmJOUWm3/t8oHATvQvnB3Eq6GvkhIo2btQ7pki2ubPmujzTRY
IefpjOOW1LIpp26v042033M4c0gvSafeAvMnSdBtH797oR0xUa9B3/KlVvWGQWg6yq5Uu0+PGuva
YsjyMGQf+CkMmBWo6REcoLWmJPmHOdhsm9iUWAYbyemMXBynE5gnHGwhZ3iaKYocYpVDqIZsXYZu
RYFVfpipTtmUNCEgd1gZMFjSRKDmSAjBLmeoGgU6f+zsTFNzOrPkDMV65FGef6WckxQvpE+TRYZx
audpAus66Jv60GAyKfnNiEgXrLQm17IM4jMNMe5cX229aS/Mc4ybyiRFwIDkQgX3F8jOL3VKonBm
KXYSI2atqHPM4IHVUtw2/0twgy16Z/BSg86ApZVBcUTZ2P8k40p7HAqTU8hRvUIKfocAXJB3EdDJ
/TnGC5pFC+8tyoEqCSU1Oxv+0lbnzqY07yCUZKT5KHXpi+vfdUPdr9cvf+b7F1pd6khpzU5oM3Gh
goPZFt73lQm0cOgV5zSufYUJ2GL8a/dHEam52Wi6TbmpcmPQaoBziOG+wft8uoUGc788p3+2GKr0
J4sYDbPcuORIbREyYTULSCV/sf8AGlcsjP7dvFWaOq4zO9uwNO4T3mmYc8g+Qbs84XgH0kj59WML
KyJgjwsoaQ8I6sn+MHbtV1vAVN6xYemDrcJ8W3+2E3M+sxNhYaIf5VHDcla5PJAYSIsl0+LL0Uf/
dM/fDv/Wpjk15T5xclaslnegqRfVHITTeKBMQ6/Lvh7VE38jZvz0ehAfgpe5xYHwKRY8ZaBUZzzH
lpXXRuK74a4bKkA0ycNeW33w/SxpN52RzF5qDKiypHE+BGi88FSFi2SflJtrGV0nO8DUuWFaFWyB
7mBEzR1KSvTeqZiV0OGgZ9mlCP4g7kCyc7I2s5qRI1t8HtEr8j924e+AcRJOPS3pIJ29nRy8ljKh
jNL1OALhkkiul/2mlIzReb/jNXYz9FZlxefVKV5sDjzLKMU6VYPIkctpZA8uiHD+SZyj+p5DkWOy
BobWUa/HVswvl5uIWJ1jU83CqegT8TmOAVxiVQ6Atm4BrxmYemuRKMnBNTHATK0yMcWtjq5a1beP
nRvhCWFBMMScj2AVI0yuMnsj7oAwpS780W+1e4kSJcSIjAVeKNgt7dzZP/6U0gg93J1S9ME4HgZm
vWRIeU3oRoaYivjkprzI4/yfwWQdaNiotsBWtxjSwm5Zcp8kZOU8ynk5QfwGHla69K10R9dwOlPz
KKEFTNNn1YbN1pr4BeF7JV3EIHo0mWCZiuUaC1QdyoId7PjoxYI6G+e+Tw2Ik3BFLviOLYqxmHpr
0DCylN7jEuyYGqG7hPmuPfDmepK8XQo+rxWcbD1WgWS9HCj29gYbl8HaO58HZRiBJxuzXeMS7qBh
C2NUKD73l2T5kGJXzgCKhMVN2gDX9kNcVzHC9S8VVKFhydQYe7rMXpcQaVsoKH4GAMrByvlyKmkq
3sHxHcE+Q4qUBgtQuamMV0c6NYJwL5oFabXAZ+62TVgmhiBp1+dqFvQeeJny9wM6u684g8psxvAV
ODln/KiWrFYX+vYtNFJ5AuXJ44a4uwMW6KcKAQSVPLQKZVCUDcwG8mSh0h3XQ+6zgQbUPzPKyppx
M3hNtLYqcFac6BDkrudjFaC8mmkCY8FulUv4jQh/4qq1fxQFfDyYYge4O4kjdAupRBdos8Ses68M
RGqvRZaWDCnTxdahTD1DOUwf4UzcJbuOXTT0frmbb2ONvJld7ThY2oouBXigbrQ4Et+RkE/ij3+T
NfFHsckyRtPbnGUeVOfsSVZ77v2MTJ6uxO2Ui24DfvM1FcierxHKcnkDZ3hKAyguOFqWB53ftIGx
ufVlyYqAeZ7ID+qukPdXAEAp8TituVwRY94MLkLmtjWdZTC/fYiRcS2orMw4bBU+HyLlhG6Z9gWO
H3w1P6CgL/hbx+12/Wan0815p3lgUOm4WRKDFW7frszYLmRrsPTwB/JN/irKHIZdkQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
prDLBAuaZRUeM+1/XIDsYaJCgjaUSJMWEoZwNsAN8Ze0s78nLFc7XU/atQG0XtTnwZ7ZvE9ToIlz
X6Te0v5qtw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WQPBOntDW4W4/l9+n8gHRqacjFo18pxvwHAHNi7SKq9KVvnXDv95yB/jDp22XbJqyQJnrvc19xDE
sWCjY4YJHX2d6P92UNL6a7U+u4aO3PETIDDoiqc7418PD06Lk3SKkJaN2Tnl84Kb76QAUscHuoBc
4MsLUaYdyipZcV2GhRM=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oXUpmJ2/cDzk2L1l2LiipKm55jQQpt8KlJ3rw2M3qwsbbsu0LeMrEFKPqUZSsItDiNWFqK0Zonjv
pWgIh2eh1g91duMTrRKgZxNqo1h4mQZX6plY/gCi9/iBwaCN4gjGCij1RvET/Flp2u4f5qUos2yj
rRbbO2JOaTkzMHdXd//h7DfPdEdXfUatbe9c0VK4XmIVuRSDkkEjMpO0CMQ6MAQZ+uyVtPkcIpYx
Gcx1dNUtW0gyfktz3TYftW8AHETMEi7ogHpiOOcurJaRFbI0/M73OW/h0y6DweFqd2IQMwSSLkQB
9mG4+mEum08vmSUZ+WSDJs9xe23ZhKjgu0cs5g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
Gah91k4xJl343rLNu56lOVQeIJawoX6eRDhMHRfseZpy5pXSrJiVq3I6MGWlcLteijLI/k/KCvgd
Eh43fPRZn2TW+I9DFVQbDR4OhnooU2KQyGUuB6/9fLJok02ABlZCdYscu+A6gERm8xZ+E7kqiBdc
BBroSum9fhzHnc7Uogs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fjS/YFI2KHIpw2UhUc5SGzkRmOSExbNhKCuOGDhw4c2O2pYXUInbd6f+OaoKCLBjf+SCgcjG+5CL
HisytuAqN9RG3pOTcmeJWs0CYOJwesZ923zUBXUxSUUu63nyTjZy+cd6s7zJZElPPADyvbRlcLFK
kPF6hFJGOppTJYJt1a60kEiX7XNDkXUq6Jvgv2JKK2PM0X0DxZTpuG3Br784A9OugeCFVg1Eft1f
ofdPzjxkESSggMOse80kFvy02KebFzN2R0UFlzxWROOgpCuB2djRe4Nco7ScIvcenNGZOxlkDEmu
PEe3OoDxVBKIqKY06ZZu/sNd4vwgs+z9CSEsjg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 14128)
`protect data_block
U84wBwDOj5h/quLH4FQGel1YOw3YlSC4t2aTedBA0w4q6ipyX3BwiA7zFrpwwGkxtS2aYoHQu4Qy
fZ35dAchtsuxSsAm0x1Gf1ClEL46c6Emj5lxxmm1u0heMwt1a4Y3oT/vMTARFXF5tI0+riRS29O+
iUHWOgA0Ignsmp+tVSgdiOIALD8/oczCmAR8CcrYQ9/W9m62ekgNUY+EIrD5UtIMhzC4uO88qf/6
m7R9vCWpSmCzlOgpKCZPfm6XwDnLmPdH2+TxW2qUmrVDu8BKWMBukknm5P8jc3COFn5LDWJnffXz
J0+IE28QnpH88rW/KXS5WKvH35CKeffLM+qP/Au6fuarCDyX/slcnDVTbRkW/6pwsOIGwAuGZIfz
EKRmmhFfUSQuCHkWQsHE00M7OIWBgZUkjVmidYk8znwrT2r7Js656RQw1lvH5mPnRHx5KsLN9wfm
2tVu008EoUYlRRKqdsSWU4VKG8zI8RFkNOPNsxUjMBOcpm7dGdg45WDaNEA41cygfHn08nAeTISC
vn11X8qwaq+FAXey/n7Ng6YNtuwgIWQ11Lhw+9Y5gSbgYRKe6NfqWeudnDJ7umrIYSa8QgOwcxUm
lyTx/Fa7cXwKiEHvnrG/ttUvWWiPdWQYTNaDD+1tZcHolf95pl4UB4NfAEqFSbL1MMdtU78KOpRf
+qpWxNhIIQu9Yq+IRzlYfiBrwTJbJXMKVwz5Q6wFoeJ41NrDGD0+0dEE44ftX2J9tpFicWuR1EBx
DNsPWTdTMRtujjAE8wAV2HRyq7vfRxtSUnzbBBVZVgokuUuZlBjFm1uaYVywLp3y2TFcy7zcCXB1
EJLZaEvCmGjbgG3MSg5fi1Wv1MB/3DlbRe9aDZZJ4x8Yg8qhF735yDvZj0lK/oP5F72oyQgoKAfQ
sMzYoCYliCmV1kj3ciw49gTsm59kf9xfB89P9kSWlhpMn/TVRtDCv8eVVinE73bs4DcibaHRsCH4
zFKCnzK5DM85pdw2y/yMRYAxpMj3I/J5U4cuifsHzLLQyDjiGsXQ+h3NkyOQjnFMrB6OWQAJyNj+
1uuyzkF3R/7ZYvDu3QPBK/IcrsSX0E7pRHxzjt3JhsK0uJvlxLs4Zy7nhyi2fxyhGe+dSkFYkhyh
TScv/lt6N1bRQkEmlgjpwX3gKTK9KxTKf3okUjo4eFedjgb9LGkSrqNKieQmuVCMysxnUhaSqfbU
mZHWw1vl6OQgZYNCxezAsvpVwj0f+52XSkncX1pDx6s2dlkmAKz5XQsok2SQ9kuzdQPD+bb06vjO
L5+vKFNO7922yEZfBqtB+jzjhkuQCupN/NuM4Zzbq+Mt8gKrhzgdTNXdCamBliV+BopkV7p7QYQ0
3mB0J1KQG9YsjTNbRd2LXVquHAxGlR6g3M+Kv9g2pbPGruqxhfuhc+diZ0O6lMHX+XFJfpRzK10P
r4vjHppYnXY/z+Mxu3DcPRTRDEmbFOpf88RbznIiTG4P7NDHmCiQyKJCEbSV3vn3C5fbE869Qxf0
UYVVE2oM8BuX4YwIbiujwzj4Q61X0q8TS+xB81n99fqLynAw4YCPkpm93WF4f1HTBtD4CVwu+MWl
yRE7X476wq6+379YL7LpEaEeHP8B0DXOpHijmjGs+Z5avEoTGwfs6ySRkZic/C9/2Y7JmwhwQffn
koGq/f3kW6BZ3CgamNhtWKil8uKBwy2HDET4JncB9IZ+iwXxTCHQkF0y98qPN1NzxKiTfFIx/zW2
DiNgQm/s5c4Eu5jGRk9aB9NhFVuTg3FT/S/c+Lb2O8Js7JTMoVN8D4FtoITbpCfgxyiue/QylXx8
4QWhhhcDUAu/OLX2j/zKEYMCy2u6QiY0f7PVeK0WdEMfcpVKL+y5YshDhxnkQwDJ05Ft0BdxNi9C
nV0twqNPu6xud5VXIX9xRsW6EZICUYD/gJLXrTyMlpTKiD6DU0aqW1PQCbvlaHVX3lZQZXyhjQu5
BLY4H2gn+8LMIssH7GdfQCKndGk1H+NvPA4aeYMAKNSfEBADQL/wzSbsIG6CmaGdvEH+1B0jJ7/X
2TcVRAfrIghyRAzrbCHvorvP5FF2oQRnPseZ2I85trG+ABGRxsfaqSaDRQapdUyz3dREUm+CHwpy
8LzJEc9jlFGp8SDYyn+ka4fh71tn6MDHTB7ZrZvd99LO4gSgWmC5PrEVKioTZEjx/Ki3xbduh27s
Z2trAOma4S4pTSvJ8E9xHZq05f0LL4Q9+fs2635Sn4sc8crCBIljjFhIXBSBOUV5jVN9NEWGH5QX
6nfGmHard3mH5EI6oFEdxE2m4D03rbEP28S3phOmSLDMnmB4TdHJw3MclyVxgUw2YSS6++wNZGXX
ppGGkI/q9F5qNZx/vvnbl1JKbLywJ0L8+W7RHAOqmSESlmZzsPzJ204LldU/umWUzYSvleCH5WA7
d2Wcugx93daHTPLAPPxyTs87D51Ozwjn4pZKoEehtamWs2MWp96mJh/dsL1QQDGNKX9cpYksRySN
LGDHiwzAg0TXp/uQlaY184iyveSbpiPVZNIW+ExnSxD+FUyn4WXLBF87KLY6o+fq/BdXNx2/ZGGF
vkIvbw+vWK61B1pwRy63FCPaBhn6NGQ1ZYiINEF+9a3Ed+UN2X2gC0wRyZVuhb67T/Ucr6NupBqD
fdC7+uMeKA7JI7wakgAJbZGxQ0nv2TrGOU+YnSR26wNQ9thvx5hCyoPU/kHVHxHuNpwcRBKLnQ1Q
pz60hYnf//q3d9M4cITQTxD7IXljqgFcSD1qCKFj6PMEL12Sc84eNoo/lbrKrviUPr11ENzY1dPb
lph3Gi0vjmMDJnktmTGBtJ9UKaV6CcGT2jOyn3aiFUFQQJ3oTCZ7CrEfo9UH9foRqDefaieQI2MB
SzINMrP02xizWYwZ/Opn8gjwJGr6mZTQkXsT01ijSOXwIoqlV05K5WJ8mRvCnJ6ROtS5ehyb+ceb
eVNB3XrD+UvvbEhNb/hjLUFLugUNMHS3CKrbfG2io+BbqvthmxaFe50UzJsS+saPXKKbdb9vflfl
xB8U1ejtszOMMv/e0sDYzUbXfFTFFGCH/icXftPdiPby0TcRtCfnPeCvlhbWGIOO/Zx9KIiVX8ZM
IKw+d0zJaC0SOeZmX13gr7do7YYublYYahXVqvLiXUQSphTr4AmIoyMERiO6TiSbgu5qbiN45aIj
htFx/gCiPUfdNE8MMbCfxRnTQq8mwbCUKS2IM6e1rJEG6gtFL1h2aY6lUbtM+a+LdBnRPE4aq4oL
UPHYPm0qWLpad74O/CApqMj0rQZzkcJ3SxkxWmdToGdl7eG4E5+Qe0dsom4qH3UQmviK9VD1aIFz
DamovBOUC8KjCnriPFVE0pkTMrOtagjyfhZgKqfmKc3MUJ8OfQVrrfD8YVLSKK3lVZ3lwHDni/uO
e+6DtyodGoF7rRTKg+KTmDVYAT1YXHF1mjl3IKmV9w74qseu2oP5O06bgYPfkeDUVMEngimQ34ey
hHXMJI068mM+g8pbxwPcgq3dbf2SHk0S6+fpTPaS8gCnB5U8CkgsHOwHe+r5l3z8flTPrhykq83Q
kFUBCxF67pIzIFetKQk8sf2E0/UhpwBj7bMW/hBNuX56cTES7/Fiau6PlHA5PY+AbPTNFlSVmW2L
sREUYVYr8wEhPh+6j20As7yoyiC/uqlnGYHKy718A/zhS40PvnuntjO5RIT3oRoVhKcLOsnwioaj
jhVKZ4NznayAjDtal80Aydo69hmPYmqONWb7pU+KJ9Rp6xzaSDw21sy0aJcHKA5MdvO+gEnDy1ZD
P/3rXp2Qz5Qs3dxzRySNMYE9EE7XTIU7biaYHMqMqfSZ3dEpscF4t/qRwNXKLVlqy4KURAyOk8+U
+Evxd9QAXejMOGZfYK32SZXnh7LcPYYnvO+AkxmOX+15CDW2OP42AveygwnqvGlLNArr9l6injgs
4AB9TBRFtd/qMEIYLMNS+z2xF3qPH6OLfU0x8agEV+MmHllW3oQrAvGo2r7DDun2HppvcZ/7Woqf
Ruj04yvSWxFckTWnZX+884k9V/6sEq4gljgruUWunuxQ/vvgEhAeIEK6c5xJCNnknsTXzx9iCATy
iVq03hNxI9VK6lHd7UW0v+Z6g4ytRuA7BbpEho/L2qorYb3G+18idlV07qSLBDlGEi3fTInGgroQ
NGjs5QjL0YogYWKhmxRorbBUCd2RokkXgRLWLzkpST2Bdupi+1bvH765/gSTEw8q7jL6JlKYfkxl
EpUzO3cOBckHUE2mKOvOeKo9l0vM/PQ130tRyyGX75SpNoqtg1moOwexV47YSTC3mf+8EC6lX3uE
+oDmtxKyIAGoV9v0PbtSADmAny1uvXfGVedDy0NMykPYFHXdbJW4Vt1Y7zFGwGQmndumkOOVMXK5
C6TYAk35bOlCkm1ShIOkmDQ0WWOm8JpIWE6M3EgpTS6C0a2YoSk0I84qecgy66Mz/a3WIIiJK75r
5HBefZqwqeojpAQuL3jn7Mh/aCTXF+o/ulmrIIvQkXFwbiXvEbkFpxlpk9SkhJelb5Pcfzi1BPvn
Fhpqg69TKIg+5bhnHhVpSAT3ksdCVGzemZfLcnXcqqWdK32IR0PkpiNaeX4DNTCIFrvkdsV5ITiH
SCHaC4sUtWVCzoB3KMDQCKMd4h6Utc4BYfje9TphS5VcDuqCh/lYa1wttgHLXZm4II4sxs8ZMoaY
J3VCf0kX2yFSXtEx44GzCfzZVj/E045im2SYpnBzlG4xOqSLsbmL68VDq677RvQkoQoP3Ch73oyj
9plLXqQsD1M3Rvk00v+DiruZ53tT8HMybmdKcpDqeUe/DHPpZSeBzXuSo4/ht1k1BaczVursihRa
O9Zbk2Gq3ptIdBH0M+iZwpyiy5cqaPV78qBn1Mkx9BV2wwhuLfqtthOBAglwRPWEQTmX29PosCwP
8e5kUluPcMWV/VjYCO4I6uhocO9J48NQ0U6cRJKCYwhFJp0PIYS+kWpQhEdT6/K8vghPsOwjnbP0
Rtf+VN2e46WljErbB82ap3hmDJZs9ORtGRHI+qHgXEg0LdRhXHbeOj1cqwd1bJcOS4cqrILQEfle
oElu7FqkDaB5iLrSED6TAKUzhdeSbMvsTin9Zh5jr0A+TqVbp4CATRPle3OibdQmOAJ0vKQ92ric
+tNg25B2o7h24utEnxPmXJF9UtH4pdoKrZLw4di0saBaIUDolFEYxewRtxiy7lUa5+dThN6+Q60G
IbQwj2uhfRyAANG9E9x7Ql8fAh+opoM4doVCixGMzNysQCrBF9H6FXPtXeeDDhE5kNZwQgedSoNw
UP2M8pZk48IS3TqxivE6p3KsBm5Ujvv46oL/O1uotNTCwMVyd7dC7x0F47K4LY0nhTnnXJYc8T2P
85WKt7xtxGvuOw2Aq2jZe8Ra6kSHVHAXZFtfDms8N0/3DpVfzTMl28M3hOvNN1LcM5oxhxnluZgD
30iPXsMAmYAqZU5MgztUofxOUkCAwwrdTLdIuh8PQef5+Zf8vtPloI6gpmG/oruqvRwE4R0duP0C
PlC0mH+8MWNd9eGfLqvxwDVPUZgIcFWsptUdBz+ris2toJc1taetUeEnSttqqi+V+4bV2ZXZKeVl
Uonb+BgzUPUh21nN8H9AAXhqroSYdjj46WntF0ryKm1wZ/jWWmSPhowCdryZNNG9RrabPWFYvBdb
nW/bSpmmnbxQyYDk34mkqyhFW2t/kosPv4QJq6Y8JBKomZrWMmXUp/oDw2sUK1iKf6hONOm0EQrh
5LtpdUEmiZmTugmudw05dAmJZNEkZKJqHaoSjjtHmzp8Fni3XkYkv82b8BZ4bHh0mF/KQy99Eu07
GvZTWI6DA33f7XINfO1SL4wCEdxijPNz+aXyRckBf09nvU/ztupoSS/fsdAntER7nSiZhr3Q0Odl
TmZ35J0z6CfdXRNw8IKJZ1hnn4EzF07ZK7pCc3ULMtMwMH8lcy1cng57p2QGXNlA2Ypl1wM6c+W0
qhh7GNSI4T8ZM1EQncvrjIs6XftmadwSgNjEceqTeTXJDP/b5TO4FQ3rwHsVDh312mdEfA9tO1a7
l8elQttvH6g62tsMIdlmioZ4QS1I+/rxTIDDYvlYwcLju2ifdJateJtypJ2o1jUKxW2jKBJyT+bs
O5cLED5chk/SKay0eNZGQ/z96jWbZH/D1rLshJWrzynRYwEQXt3RezVLjggr2egxBpEx8T86tAUU
v4p/XGADfX8AGV1DvostEMRSZq6z3xzIAqhxxGrQSP5DDBaqpiHfy0qTce363aUX0cAmPnYvfFuu
ZnNJXtFtckD58I/Lc5q6XkI2hcqtFkfL7asfNbTY5GDlym+lJOvXececF1JRjxbR1Mps6bxawJXU
WXztTliLpzHQ+zXL8QmST56iemms9Qk4BKuEGCGQVNY8RXYnN/5xrp5zPn1R0xrPnmlG4I2UljwN
/UsTUhalVpgUuqsO/LrDJ7EvucXHnaIrFO0JLC3Iea6yTmqxFYItTM8UOwD8aX5MaKFknRa6mneV
YmsoXscZaRlwJ0v31GSAZUpI6g9J7TLGnAuZIL+XU9EgtuX1Gr3Mgw7kInJIrddIp+WE8Bmlcff4
DV2Pe4frqnePfD8byTQgAB5nWKUWZNiBTWTQkeCq6zkIsD7g40q5P3S5t/ABPYC/fdxXGp3FU/Dl
/Vh/SnRaENP3afiV3aQIih9z9tihqszJvBpY3p/ryPLUV8xVG3BwjXC/tlu49VLwrZyhkWWJ02cG
vlBpoW5seuKPvlZasaEcWGudUO/Qq6GzRcDAVFMaqJryquV8P9Cm9BgmpPCcuVla8QUMpMIinX+6
XCNXLG127erz288N1vd/0M5IpiXapL+9RM/gFSudXuXuInRPx55aZRu9lHAG6sDNAPD/8uzGfU6O
p+o+w1jzKgSEXhjzD6x/crWYfzDhtPQY0rwxZ2xAQ1hqtiUe0X4+8feDzkYb5qDAFHT2HbVSx42R
IplplNDI77zTYp58TB9uDaboLnqJvu0e4fxkCkpwwiL0wZpMCcTP1VjsG3gtJ2k7E2+Qmdj5XQB5
O4Ognhxhab6q6Mj5GsjfUfNAhVX+AI86GQzGrv14SNMpBQoP8sAfvpkLAuavsyy6ymZNIKgsc3kQ
gA0MVxm17iLikoiWBYYnlxMpAk00XFWuukjHLM0uiGo2YpDGF05+EiEnefLwEUSJSCI2mtEO0Tl3
I/qeCC6qxoWcmEDHz1wsrTQrJBZSROBYJ21Ucvy2AXQ5YSFUG9P3jyRIYjvcwP6a6r0+7TjXcDeX
BZukGeDk+gFdHZYflJ9oDqSmF2P22N9sluI7NT4LQkAMDFn833lKd+aY00Zj4tm6V7fNM3q4ZbOG
QIz/xD0BU69t98uIjYx+0kdjLBUdMk63AVzbEQU+0aiePYUpTdUIHVrDznztfFaze9vhTrKION1h
GVempVYLn9qY9kD5XJbl2MB9TA8wD9UbSQZ5cw83XNa1QOQxjw5OeJU8eb6J1UTug5su9fda0YkY
2T0lO9uIXEaZpksdJKvBKv+Apm+Vl0p4kyoKzCw5pQ0ezjrca3pXtNnU4oh26bntT4COsQG0KOOI
wSKBTVNbmfzT0SDU+nw2sL9Rv8XtP3PQLnQF/S6iTk65rUyoE8p5tRg7USreAo/kHQTV5m+S9Q+1
PiHuYStiE+Y2ZYDnYyPJ5tLRHtBg1OiCybOusx/8BGnYY4xkvMLYskuElAiUgX32miDfY6nLq+b/
DSn/8dUKYi6y0fByE1a5d9Sbx7V8vFKVq0T7NG8GvT10nI/jM6zd+I2Zae/KiZ8yk50qaHneENeL
F1LPxtwrYREZ8q5Yl3EzJi5UiIhLmaXA88oexY+Sa4W2w+Z/mdkZK9qD0skoyiyMty4o9MJrXO/B
yq4yVul+8RQ0UJP0pixooy6cbGmulD/cd/txxlEL/50276hwgGmZblG3CPdLKPrR4rjEns5ielgX
ACoXZuzVgDI64tyLEQc/sjQ9yMWJRluGWqw7VB/ipVIkgLM6MjfsF/5/wcdxM7LO+840hYRuhndL
r4py6qiFzU/ZVxyRRXD8l8fNrvk8xKH805IYcZHx33k3VyOFTB/WATpi2xV3zLHuGvIhajkvAw7F
pVLbJLyBXbfyd+t1qEJqJ/ECp8uYT/9fzLC6ZqX9MEB2jTMCvsBeixu1Q5S3X3N/HCAFUPAADcgl
+Qmi8TEyAMBD/zCPwqw6YNpLlr4DdyvE1TngLeXYpqHlqdmyCcYeigKx6doLluSIbeqa1Qf6p9cC
gu+MKTgsnwg+7gsfJpkf58nmegUmtPoT92UypxQOqXtemla8e4tSEL1LPVyL12cy7o8UCwmCwDUv
PuMGsvou9jtIvbnF7AMCOm+z0czvEEPN04G/EnwvU9gAqmbV2UDICtgkmK5ZMHYKZmnut4Z99d6A
1B830Xvdc0QzWSh4kxEUeRxPy/nmkYXmz6tgSsNd3KpZIB9zrYKYM6sgKrDBF+oeOXmw+lWGwCXt
58xwEOQ6n+nQZ6Bqhvd4n699CLnNViqy41mXql5g1f+SLtSB5RQDcgsr3qjOA5qtNXsu74BWjcqK
3tmWjCFX3Y0asgQXkLDeZL1XBR7ehGW50AjGT2dJBtcvYfwQiASU+WYVMtB6Ofr3S5ksYXTkvs/e
OXQkcI43e1yoTc3orpLnTNVrj7uq+51vD2ChiCC5DN1kGDiXYf7hGi33v4vp3CEznpzUKOmAW+S7
IicC+w5KFMb7ibMBhmR2hZym6fN+30dW1nzei37Z0fwKu7MRgaN3p2n/5XpEYeIhsYtxVEgI6Bqs
6g+85aM85HaSxctChaEsn70DLe+NDeTV4VljsSSjHLxqnc7FVkg+8dEII/m1seIK/ib9nJHxcPvL
B0kyuQEoosZT22LWW5SP+EiselmGt1U6tr00Y4DtI4Yh95H2ZGSWRE4RkL8zj+FUI7X0nNASCkh7
ifAug4d54pCq5xx0GUPQy2Ad22cON5tB2cyO7WTyH5YusrOXBzRj6O1Uai2n+xOXQtM35d0MEilf
VX8GXjOmx+rULekL6P0OU5BW9jv3Ve9wWtnA0/GHdMFXnBVrjKN0U6746x8sTOeMQXCfcMpGVz63
eW8RvS1EV8dJB+0BbUr6V3t9mF+Xh2dZpvsP3kNUmFaJMUPr3wVOLKvXaRJRK98BRs89LX57zX92
naRuB9sHNVWU+EgWvQWmEALq5Yu6fCJVAUcQIjYOCfGCNh9AS6B7vugsns1g1Zof9R1DkKg8VzBV
Q9q0J8Dn3Z2Tz3UojbqukpjR9XnYWCi7I7MlaSOQS+wcgXGrikV5q3Mc3jytzOisxs7rwOKhMmJV
V6iv2lXtUBKogq0ikLiu4d1yywbTym5qCreRde3yn9TXLV0oa5CdoLXkZn3GhJNMh/SjUCfPbS7b
UZL2JhacALySrTOMUUnf46tufhfO5FVxGvWoyZqyKzXedpWu10F3WEgV68AbXEfG6Bkp6c3DQXY1
rUwpNeEuWoC0z5kGdi5/HfEqhJll8kHlkOknZnb0eLKDoB3DjqeStgLWsBvbT8unQGNiQaBASyNB
xO/NkiqEJjxIWUm0aU6naAiElkFOV+CoE3qA8ceAHgLZz3GKqVRxqIoW0U06r6NgDuOLkkMBnhSd
DlUR+FYFpUgg9U5tHlORZE8Nu4bcAgeN3LvSpfH0P4P7x0x8yGECLJWDQddvVY/t2MWRDazb/qtr
Fw2Cu0IPQjJ4R+IhzS2a39fCngOq+1YxpmZSNuZDRXBudjFrA4tBf9Ma8Jy4AswE/dE5E1lb6a9B
DuvA2YJMJTPtqeEsnGpekaa3YUgdnVpDkS4ydnjrVG7IrMFkTqJtx2lH/+SKFG+TdayqSQjxSwXV
698NqhsxraBknoIZ7AVw9g91cUVn65Yae50Tm9PU3FPuJ9G0Z8TeCqUh0wXum+aDlRJysjAylWqq
95Ev0KMY7/oIQlgjrCdxAlKCxx8OizsowwQAbSyHfpBZmhjlMBjsri018uY5rlI11v5gWha6t0Px
f8ZpzwJskUwNGKTv2DRF2dLqgWOGoJPLoHHAi/xihGZSgxvOals+pDFyLESJVfS4odv5dput+Weu
NjJ2FlYiXvqcH2+DiY7nGySblCAszSawrreGPHOJi10RLnAErYFShowm7HrDVi3jfckiRm51VtbN
6l8Q4UCElDn5AQQCF1NrWlbEX53GhOVbjFefG0MmwbrVznjpQWZNlDBi+L5I+XycTz37+mcNbt+D
gBQXQGaAGc2jcjLvA8qakPnZ4PbSCORX++O2xPD9iHzZy13VxzyI6sVjH9RI3Js2C7N6N7/Z85PQ
zp83SfQ4Buh1R528TIlndrwqQF1QFyU0d/w/msSnmWkCkY3lQGGx0IQQZBlCAmn0/k8bjQwgMGwY
fzB3/iX4RQci5jm63X3mtyq0mCFLk2TiIGOcc3b9lbSm0V/bjcJ5pUNSun+oI1VV9M5NNbMlXmdY
4VDVrNDXexHJzX3/tTVDqU4nUspDij7c4DA+2G06gWJMS5g+v/FpQW3zZWXOQyeEjmktBwPiAyaN
ueV7dbRYwLCOFADoYACH6OvzJnUekYhmAhAkj2QYrZKf6a0VFQGNxRRDGKiXPqtANYW6/nqWkA7M
lLs1CWqDVfn2+yGzW5MtMEUJkkE5vzh1eIs3st2W1FPHdEoEYiZ6YL8j8hB2jVQk2qpQtZUaTU62
vTrZNz+um/eyuTcPHOZfBxIUBUx3xquLMP+CD4Sy+KC6IWY8H5o2bhT2Dl88+a02BLfrKBj6g33+
/yTxPzA363oRHxwaaVXQoHpo4YpQqwUlZnBFVhxJiYd2TFjcFT0GgIx8uMKgbzhr1njRey6IiCTO
CkA3at295LN3HkxV0dN33TXnA7x9eWUdChybXKPRjmTcv6+Yvdwg3FN9xdPooraJZxOZn/Ajk/Da
iF40mtpOpHvVaM4gEK7Uwpbel+aftpB5273dv5olHEauZ45jvB56xT71VG94GWaXrG8wV3iIGOsK
VBXhh9sWT+mu1z37RDQmI8iEz619O/znxlUd2RHgcw6jJ8ZWUO2Awv4MuFR8yCN+nguAwSsp4qut
3mo5C2hqhC1qho/HCT7cL8U8IzhsNgIPlyvNcD/fkKYX7okn/dnJLnol8pJvvyjpikN125TN2ocX
IT7OgcoAn8cA98iaIQbN23Y2DOjCprl3GaKuYM++nY46efWuBKyrnyKjl/va0foaQ1pMms86L5Ku
3Su6nfDygdHoBc5ZBtdV9ln0fGiwoRlnylJj8cHOJWZObyXaY29HG2EC3pnNownzev9FYigZ98+r
38Y8jrgs70Ag8L/8Ex9mx58eWZDqkynIeb2CCQsm1y40WO6NiB0ekAzLyB8o5sz/UkL4ibmzRwK0
VXDTNsYKuFV2kgWxdOSNxu4RRUz2yKJ6TQlFoYeH5UalIfVsrf/BRuifTsqL1A7qvaBuhFzI1IND
EdvWYP0l5kJKuWvusXv6yZmCE4XRJt8U89xkPefQahZmAbKm1m4vZk8tfA+GSt8pUVakS+Y4JRAp
KVjZ90qXJkK3EFfRHb8amNn7f8yk1E3W9cn9HIvQO6U7ycyDVYUeVc+1wi1TeVY/BMvHO8xX0ILG
qe70P2WSovgggr50IKuKIJzSx9Cq4nwsJXuLGm4udwtQYfVGINEOrBgkOSYEtGkRru7dYnhDc/LO
ZBntzTXgtw443NNlUeU6ohboUyzWNlbzJ/nrvCgQVdW4F8G0GLCy0XjQcZs+wiYqqGZcuhWG5Fcb
bhsro2ayiVLcvf+grCW3a5gOmSah5I5pS8EeVNTJ2ucsohtUgkuRK9GW6dTqFBR3ZDHRC/DvMwj8
B1A5hpW6E9R3PkNxfeXep4PPmaW3zjqrVIleuJIv4DmdAzeO/O4t6TuLBFtnrWI/hxdmNpCbNdwQ
6k1qeBTjW/4gI69S7J9/45EOGrnp6jqA1SWkr2BrZhynqfnYg/vs29cACl6M9dHwhT4R7nznOS0U
tTqMiegiXUhMcbe7SfoHv+/VtTr9yobcHNBG0SsPfiiHqaHZBgHmjXKVNQfJ90GTrfcsNsYD8kxW
aYnR5S782IiSc3EdNNgtnEL93cIhQMoscRdOLbH2tBempLwGrvsxgb4BQA+lo8CLpzjLO91YniYv
13TpEts8fllqbFY64nNAVDbMbPcS/+8piNAcXIfCzP7eGFh7pQGK1l9RQOx/mUnV9LO1Nh4OnWFr
SidnyZxa8zwme2G0XrSGbJNWX+aPIBv+xltPqAVrzPV9a4lp1FtX+UbbDCAh7i3ugyv/NBezNv0u
OPkrrqviwxbDkKTEjfC5PKoYyk9XkSv2QOfJZEJJNgQ7A+2m46uZ8RFq7kWwemcwVgSozqJKdfCl
v0nr7MdCjfhzGi9xERQub8V2LhdLyyA4qmVS/6aixx9dEjP89QqGcV8dZOi4O7iVUDh2fMG4Pqtn
QTk9JpRSmN2FSIcCVHbkQk6xvSlxQRbuLlQwz5ukvHKQuwQ21Wk5ZXZ2y7Z/lBy9WJN4aIgAUC+h
1kof1p/d+bGwNYCROU3k27i7+SUYw1jxUeUVnrx5NvV7U08CciqF850x+qs+zLahpQ929eLIFXWk
dY4PHq6Nyq/XGYSGsG4adEhp3W3TCfzNRgS/r+i4i3FLmwRQD7fee61FPJ3rLkpTUskjumPv+MJZ
1mP0AedrWeM+oouuMiTK5TydV2PSzACbGRpV98c1Trj0HDKRf2zQPZZA2WeC0tX3bVgmC2scUX52
Ai+qlacM7ch+AHGCers1RiRRhxJ+D8Swtxj850Og+BjX2FCbvuglg/RXMbi4z6JMTOqeR9ICTc1N
FcC+uDS1m9uJuXfpmK+xh7HL+Cir47jBU36Varjvl+ecG99iOCujijNRKtwwUqbFFVkmnS3jecVK
nSHZOolsX3le8xIKXjB8Ub7omcI2v5rtdGWSKV7gCEz27I2QPAPBeQUklX31eCnmUmZIxtQlDjx2
X5PgVYvB5pxiyG8JQqLnG+tyAZJMA6AT9siwbp3oDWFvf3BNZnRhxy3qWvZeXmCaB759LVsOP/tr
RmRMXkbOu23fFXNX/JxEMumkpIxbAChy033aJ/nq4miL9fb0X0v50C8aCqGeRVdh+qek/Ke2jhzh
5giWdrUw6GFCNVL6hHvnkcbze0gUKFmNXbBw6efNI2ICQXR6TgVb4nlm1CSdwdnNAB49WYrme2yH
5kFu+8JdTZHsnPdCpxcnsXhNJW1kOcsbIHNb9T4vQBRHo4n4KCMsxIB5bLO5c4OaE9c6+41zrwRR
NQ+6vQAB4VaarPJSwMOc1QbTojRCPuQD3jfhmhZs1GzUquTVE8lYkZotb0LsfOHt82kh8AesRAfB
uXrn8T5WXZzuXfE5btDPhaOhlDCVZ1dkoyEvZ9lY5DuEclS4IP9OxzZQ50qOackliwXSIHtqK0oR
rPZ1Vp5ExEPEeeWEUc3pbzIMuQ33fGmS0mFEBmblt/tNTxuvCOSHcJS/reQo39AsWh1LqsHqEEe5
PbigytfND2VxjjS7GcsRDjDiHesZ0N/UphMBM83VeBg2nDpF/rDIjxb83iL9+sBvo/+895Z6KHtd
MLRFgZJCxwv5SQOGJFyK/XUvgDOWJrTm9/Atr016r6xkkCvmq/mB4yPjo0Jio8NWxN5xppshjygE
M0pzEBpySIbsLi514w6Ww63biuFQzfb+nD6xokCI5mm1B4jA2BPc6EzB+5pj4mbg/+CUONqN7qFq
rzNqEfEimw0VZytFmXfi9hogTk84OtcZvEFVIQYw8SjpjpRDKbz6hoekJuAAfbQ3/ZX0K91IMeuQ
xTqvyygpDG2W5B8zVxLiBrRygfr33AVB6KAoWTV5JeKlSflwLrrrHcK3+NMkmf84FkzEzukfuXjt
pQp21y6o4ZPzCingNgQky2yM8Zmzj1M9TR3zG8cUrFz06HBj+lnUP5ngkRdTocziWD1RENoJ/xzW
f8QPxo8rkXkdJnnSRTuaUyyKwpnn3bdxCJ36axr8YPTBo8D3wLnHyPu2/MuPGtZLxKyddc1eV8+q
uPIXQWp1JZVcv7124FfuGfIwz6f92sjjZvBcszlGEjKw6/TWNKTuMMOBJtl+J5UN9Utf9My3TF6Y
H4B3zB6sMQoDuvkw7jPkGVXNZwGt3cKHbwiudI4waL1OyudfLJboIG+t415oKhvuPzc0rntdoaYA
1B2707ufuRG9hFQjkumnepbi7fMl8KLJN76q2+312aNR0F/eith6BgID4Ohfi9l5GS2LGCRDqIN8
3AEQHjqyNYBSO47vhxovPDgL+seW+ykQcBwykGqXjfvBMn5IrwHtHFNwelV7rWVNWvxNND2zdPC3
8SAeaHhNRCQsO/l5pTs5pO0o3wVofKFkXOmycHtZ7ZdzJUZLuorwoCTFtt0QBMQk6ghSCVkXqPfH
Bu65TBqj/ULO9xq6vWCDYJ0G4av5vIsGS3c5xBeHTJiwM4OkpqC0GI14K0KXPk8laVEiAGOjPAJC
m7ggC7ShEHxLoQL/S5IYT/u21HW4iHGwb1/AUsjRmYb9YT0l4zmYt3UkkHbbgMCFHVKh0O2r8uGE
ujnWgr2xbzhuIzGOPOCGzZmCI4TmCLfQzv3xhTVbKEqbA4LeJsZntJmibCPBLdjZxetgjXgC4N1l
GGVJQkQovjfsfObB8NQonvz46cxD7ulmYreYZVf8W16wDdGCnMfzWfLtkKj48Mwi049yOfOWXKGn
5YF2R4N6e6ANgcTxp6glJO3wko0QD5XshJ/Bdz4PGFBDlhUMbtJZY9Y0eZmuDavUKSkMRT+o6j9y
z2jDMBr73blyzAH9LSlTnXxAoS6d9hCq+lfjozSdAMLm8JVSzIe2TR+VTgaW3ORy1r4OLzKgzgX6
Vpaa4MdCDjrA/HzQKTim61a3wwo4klW09R0IqpD9cizJJl3av2gOrrxbJZDFHrcQ4BdI9kwUUfYH
iidLTdXt7zyBPcZQI//YuAU/ohq/CkyZD8rML8Fr5N05QVj0lcfSdvfGYUAAUJ6zG8UkIJdUKX/9
R18qICM6W7kvZuQN14oHpUa2oH9QLfCbJPdvljAfTn85SzJF1YnyfKPh82BqBgBcunUWuFoa5UiS
ZA5WIBggAbAxar2y07My9GLipMPDNfErKsNoKyCYjb7+lHA5HsmIS6l6cxzZLXWCXX9IFA3g7PFf
nnQqnSOFMhUjOAVbZ8/5ws42/ZOfkovQHVlZSG25KAgIHuVaVJm+Gfi6cTpkUTg52KjSQQAAoMUd
oHkI3sU+smqcAtwqH49mCbFHlcZerWtKYyJZQo/6KmGr3vyRPTFCHCIpEmUU4qXMKyGeF6BXbuME
7bAh0wV+NdGc2tO2jaDhjp37rvIyv+az1YngiehFwdWB6WnO3rr9bc8Ek1MS5btIPRjmc6ZaH9QV
AZ+0g6bIOpBpKLJwF9x+lg15S0X4HRg6aytL4KUOLs7qovNhGaB736u8eNY3O5k9xciteh8Tvi/2
7dr80CLRWvT2MnEHcZPNhhRhFyE9z62Q59lBbdO8PZOQVDkNF4m59y+fEm1eKOFBWzhI3pmdj7bP
V4PcGQ9wVy3xcuU6wqaUlw4u8i60cQV+8LhPWnSl4Xgvc5nVPnd6vl9oppUIFZVowyR5pbYXA6d3
OxGfN7vN6FMZDk3PSLz6pIEw5ynuZwJgTXsie27+/mQmakMAkDidAShQxJVT929GenDarYa/U5RT
5GzliIt1F7ILRVSEqgDryNe1DS+FmAGoWxgQKxJwnlKydTlEOZ0ksbiaI6li6Y7H/77U5yd+B6+V
1l7TW/SzNOseY6/SqTLbpC6rBd21dbNUXEF1rFH660/EI/Duzph1aOsx0xXI0dhaBrkjV6YXOoFH
z6lG/L+W1CoeyTyOT4l3PjU5CKe79xUhgqEGZf337Q8CECoWmo8YjNichQx7LB5WQn2V2xG07pXw
Na3jEwrnYE8UJ4STaWPEEycZKBAie44ageXpWC4f1k6Q3ptVUjhgaP6PcrVKBrUPLQP0oe0wKwXQ
jHNQn7oykOmxtragtst4WX3GE0kuNwoU7DCgdePoNdtRZJr9LgfohmgbFUSvWaEO5zYKhrsd9IZL
oki0aD6DFLY+f84nU1CtZJqm0vqaWnILWVhtlUPzk5oxONnxz9y90pixgdaVgrLCGbUAimhVdWQv
E/3PQwVxsW6or/zz8wX/5L1h9jYDeKVeNbEyTO14gtkYcE6bXQ1/sqqRebT4ds+PePnAzTs7RhvH
5g9YXGZaepKOXchMzN5msqx0SNCpN6yADpXHXY0RdP9/CTz2CdjkxZJsDsDuCjhFfFR7lJTl3M9G
oE8YCBAtn+Q/60Pl4tl5nx2QDTCYekiWZlGCSKFBMFkOYgmTPpmFTpgfew01KgVqmrM98PCXbrDk
Kcl5J1i2S1S4cFfJms2PaVCvCZXmA8XtjlwdKbCJgfQtRdlU44sKSsmuqx93Vkg6X5ps5tM9geNW
C1OON7qVhh6Wuu49eKjTSaOzCmNyfKk8txLfQ4ceb8vV1HdY3h2U6XpDDlpSqUpW/My/zZGiPa5L
XWVjSnMEru0GlwgESnvYBkH9rnIHT3ea7PqX07P6VZw9iuI/v+ajXGsL77Kfzt68U+US/6rHxiI6
LDJM/SctdQCNtlkFNYy8IX6Je0P8tuwErYe1UWCk8lqWXFJVpRz68miWtrYdt0pf2Lyjl08rMgTp
obGH2ab5zXNLd3rftIUYZgFl/9eG9QR2zl8MBeCtRwqqZ86RicQQ4uls5HHpiQU1lSo5fTJ/ui0O
cTTLitmDNa5UYgaF+N5BfmRcIG2gmJOUWm3/t8oHATvQvnB3Eq6GvkhIo2btQ7pki2ubPmujzTRY
IefpjOOW1LIpp26v042033M4c0gvSafeAvMnSdBtH797oR0xUa9B3/KlVvWGQWg6yq5Uu0+PGuva
YsjyMGQf+CkMmBWo6REcoLWmJPmHOdhsm9iUWAYbyemMXBynE5gnHGwhZ3iaKYocYpVDqIZsXYZu
RYFVfpipTtmUNCEgd1gZMFjSRKDmSAjBLmeoGgU6f+zsTFNzOrPkDMV65FGef6WckxQvpE+TRYZx
audpAus66Jv60GAyKfnNiEgXrLQm17IM4jMNMe5cX229aS/Mc4ybyiRFwIDkQgX3F8jOL3VKonBm
KXYSI2atqHPM4IHVUtw2/0twgy16Z/BSg86ApZVBcUTZ2P8k40p7HAqTU8hRvUIKfocAXJB3EdDJ
/TnGC5pFC+8tyoEqCSU1Oxv+0lbnzqY07yCUZKT5KHXpi+vfdUPdr9cvf+b7F1pd6khpzU5oM3Gh
goPZFt73lQm0cOgV5zSufYUJ2GL8a/dHEam52Wi6TbmpcmPQaoBziOG+wft8uoUGc788p3+2GKr0
J4sYDbPcuORIbREyYTULSCV/sf8AGlcsjP7dvFWaOq4zO9uwNO4T3mmYc8g+Qbs84XgH0kj59WML
KyJgjwsoaQ8I6sn+MHbtV1vAVN6xYemDrcJ8W3+2E3M+sxNhYaIf5VHDcla5PJAYSIsl0+LL0Uf/
dM/fDv/Wpjk15T5xclaslnegqRfVHITTeKBMQ6/Lvh7VE38jZvz0ehAfgpe5xYHwKRY8ZaBUZzzH
lpXXRuK74a4bKkA0ycNeW33w/SxpN52RzF5qDKiypHE+BGi88FSFi2SflJtrGV0nO8DUuWFaFWyB
7mBEzR1KSvTeqZiV0OGgZ9mlCP4g7kCyc7I2s5qRI1t8HtEr8j924e+AcRJOPS3pIJ29nRy8ljKh
jNL1OALhkkiul/2mlIzReb/jNXYz9FZlxefVKV5sDjzLKMU6VYPIkctpZA8uiHD+SZyj+p5DkWOy
BobWUa/HVswvl5uIWJ1jU83CqegT8TmOAVxiVQ6Atm4BrxmYemuRKMnBNTHATK0yMcWtjq5a1beP
nRvhCWFBMMScj2AVI0yuMnsj7oAwpS780W+1e4kSJcSIjAVeKNgt7dzZP/6U0gg93J1S9ME4HgZm
vWRIeU3oRoaYivjkprzI4/yfwWQdaNiotsBWtxjSwm5Zcp8kZOU8ynk5QfwGHla69K10R9dwOlPz
KKEFTNNn1YbN1pr4BeF7JV3EIHo0mWCZiuUaC1QdyoId7PjoxYI6G+e+Tw2Ik3BFLviOLYqxmHpr
0DCylN7jEuyYGqG7hPmuPfDmepK8XQo+rxWcbD1WgWS9HCj29gYbl8HaO58HZRiBJxuzXeMS7qBh
C2NUKD73l2T5kGJXzgCKhMVN2gDX9kNcVzHC9S8VVKFhydQYe7rMXpcQaVsoKH4GAMrByvlyKmkq
3sHxHcE+Q4qUBgtQuamMV0c6NYJwL5oFabXAZ+62TVgmhiBp1+dqFvQeeJny9wM6u684g8psxvAV
ODln/KiWrFYX+vYtNFJ5AuXJ44a4uwMW6KcKAQSVPLQKZVCUDcwG8mSh0h3XQ+6zgQbUPzPKyppx
M3hNtLYqcFac6BDkrudjFaC8mmkCY8FulUv4jQh/4qq1fxQFfDyYYge4O4kjdAupRBdos8Ses68M
RGqvRZaWDCnTxdahTD1DOUwf4UzcJbuOXTT0frmbb2ONvJld7ThY2oouBXigbrQ4Et+RkE/ij3+T
NfFHsckyRtPbnGUeVOfsSVZ77v2MTJ6uxO2Ui24DfvM1FcierxHKcnkDZ3hKAyguOFqWB53ftIGx
ufVlyYqAeZ7ID+qukPdXAEAp8TituVwRY94MLkLmtjWdZTC/fYiRcS2orMw4bBU+HyLlhG6Z9gWO
H3w1P6CgL/hbx+12/Wan0815p3lgUOm4WRKDFW7frszYLmRrsPTwB/JN/irKHIZdkQ==
`protect end_protected
|
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
prDLBAuaZRUeM+1/XIDsYaJCgjaUSJMWEoZwNsAN8Ze0s78nLFc7XU/atQG0XtTnwZ7ZvE9ToIlz
X6Te0v5qtw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
WQPBOntDW4W4/l9+n8gHRqacjFo18pxvwHAHNi7SKq9KVvnXDv95yB/jDp22XbJqyQJnrvc19xDE
sWCjY4YJHX2d6P92UNL6a7U+u4aO3PETIDDoiqc7418PD06Lk3SKkJaN2Tnl84Kb76QAUscHuoBc
4MsLUaYdyipZcV2GhRM=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oXUpmJ2/cDzk2L1l2LiipKm55jQQpt8KlJ3rw2M3qwsbbsu0LeMrEFKPqUZSsItDiNWFqK0Zonjv
pWgIh2eh1g91duMTrRKgZxNqo1h4mQZX6plY/gCi9/iBwaCN4gjGCij1RvET/Flp2u4f5qUos2yj
rRbbO2JOaTkzMHdXd//h7DfPdEdXfUatbe9c0VK4XmIVuRSDkkEjMpO0CMQ6MAQZ+uyVtPkcIpYx
Gcx1dNUtW0gyfktz3TYftW8AHETMEi7ogHpiOOcurJaRFbI0/M73OW/h0y6DweFqd2IQMwSSLkQB
9mG4+mEum08vmSUZ+WSDJs9xe23ZhKjgu0cs5g==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
Gah91k4xJl343rLNu56lOVQeIJawoX6eRDhMHRfseZpy5pXSrJiVq3I6MGWlcLteijLI/k/KCvgd
Eh43fPRZn2TW+I9DFVQbDR4OhnooU2KQyGUuB6/9fLJok02ABlZCdYscu+A6gERm8xZ+E7kqiBdc
BBroSum9fhzHnc7Uogs=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fjS/YFI2KHIpw2UhUc5SGzkRmOSExbNhKCuOGDhw4c2O2pYXUInbd6f+OaoKCLBjf+SCgcjG+5CL
HisytuAqN9RG3pOTcmeJWs0CYOJwesZ923zUBXUxSUUu63nyTjZy+cd6s7zJZElPPADyvbRlcLFK
kPF6hFJGOppTJYJt1a60kEiX7XNDkXUq6Jvgv2JKK2PM0X0DxZTpuG3Br784A9OugeCFVg1Eft1f
ofdPzjxkESSggMOse80kFvy02KebFzN2R0UFlzxWROOgpCuB2djRe4Nco7ScIvcenNGZOxlkDEmu
PEe3OoDxVBKIqKY06ZZu/sNd4vwgs+z9CSEsjg==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 14128)
`protect data_block
U84wBwDOj5h/quLH4FQGel1YOw3YlSC4t2aTedBA0w4q6ipyX3BwiA7zFrpwwGkxtS2aYoHQu4Qy
fZ35dAchtsuxSsAm0x1Gf1ClEL46c6Emj5lxxmm1u0heMwt1a4Y3oT/vMTARFXF5tI0+riRS29O+
iUHWOgA0Ignsmp+tVSgdiOIALD8/oczCmAR8CcrYQ9/W9m62ekgNUY+EIrD5UtIMhzC4uO88qf/6
m7R9vCWpSmCzlOgpKCZPfm6XwDnLmPdH2+TxW2qUmrVDu8BKWMBukknm5P8jc3COFn5LDWJnffXz
J0+IE28QnpH88rW/KXS5WKvH35CKeffLM+qP/Au6fuarCDyX/slcnDVTbRkW/6pwsOIGwAuGZIfz
EKRmmhFfUSQuCHkWQsHE00M7OIWBgZUkjVmidYk8znwrT2r7Js656RQw1lvH5mPnRHx5KsLN9wfm
2tVu008EoUYlRRKqdsSWU4VKG8zI8RFkNOPNsxUjMBOcpm7dGdg45WDaNEA41cygfHn08nAeTISC
vn11X8qwaq+FAXey/n7Ng6YNtuwgIWQ11Lhw+9Y5gSbgYRKe6NfqWeudnDJ7umrIYSa8QgOwcxUm
lyTx/Fa7cXwKiEHvnrG/ttUvWWiPdWQYTNaDD+1tZcHolf95pl4UB4NfAEqFSbL1MMdtU78KOpRf
+qpWxNhIIQu9Yq+IRzlYfiBrwTJbJXMKVwz5Q6wFoeJ41NrDGD0+0dEE44ftX2J9tpFicWuR1EBx
DNsPWTdTMRtujjAE8wAV2HRyq7vfRxtSUnzbBBVZVgokuUuZlBjFm1uaYVywLp3y2TFcy7zcCXB1
EJLZaEvCmGjbgG3MSg5fi1Wv1MB/3DlbRe9aDZZJ4x8Yg8qhF735yDvZj0lK/oP5F72oyQgoKAfQ
sMzYoCYliCmV1kj3ciw49gTsm59kf9xfB89P9kSWlhpMn/TVRtDCv8eVVinE73bs4DcibaHRsCH4
zFKCnzK5DM85pdw2y/yMRYAxpMj3I/J5U4cuifsHzLLQyDjiGsXQ+h3NkyOQjnFMrB6OWQAJyNj+
1uuyzkF3R/7ZYvDu3QPBK/IcrsSX0E7pRHxzjt3JhsK0uJvlxLs4Zy7nhyi2fxyhGe+dSkFYkhyh
TScv/lt6N1bRQkEmlgjpwX3gKTK9KxTKf3okUjo4eFedjgb9LGkSrqNKieQmuVCMysxnUhaSqfbU
mZHWw1vl6OQgZYNCxezAsvpVwj0f+52XSkncX1pDx6s2dlkmAKz5XQsok2SQ9kuzdQPD+bb06vjO
L5+vKFNO7922yEZfBqtB+jzjhkuQCupN/NuM4Zzbq+Mt8gKrhzgdTNXdCamBliV+BopkV7p7QYQ0
3mB0J1KQG9YsjTNbRd2LXVquHAxGlR6g3M+Kv9g2pbPGruqxhfuhc+diZ0O6lMHX+XFJfpRzK10P
r4vjHppYnXY/z+Mxu3DcPRTRDEmbFOpf88RbznIiTG4P7NDHmCiQyKJCEbSV3vn3C5fbE869Qxf0
UYVVE2oM8BuX4YwIbiujwzj4Q61X0q8TS+xB81n99fqLynAw4YCPkpm93WF4f1HTBtD4CVwu+MWl
yRE7X476wq6+379YL7LpEaEeHP8B0DXOpHijmjGs+Z5avEoTGwfs6ySRkZic/C9/2Y7JmwhwQffn
koGq/f3kW6BZ3CgamNhtWKil8uKBwy2HDET4JncB9IZ+iwXxTCHQkF0y98qPN1NzxKiTfFIx/zW2
DiNgQm/s5c4Eu5jGRk9aB9NhFVuTg3FT/S/c+Lb2O8Js7JTMoVN8D4FtoITbpCfgxyiue/QylXx8
4QWhhhcDUAu/OLX2j/zKEYMCy2u6QiY0f7PVeK0WdEMfcpVKL+y5YshDhxnkQwDJ05Ft0BdxNi9C
nV0twqNPu6xud5VXIX9xRsW6EZICUYD/gJLXrTyMlpTKiD6DU0aqW1PQCbvlaHVX3lZQZXyhjQu5
BLY4H2gn+8LMIssH7GdfQCKndGk1H+NvPA4aeYMAKNSfEBADQL/wzSbsIG6CmaGdvEH+1B0jJ7/X
2TcVRAfrIghyRAzrbCHvorvP5FF2oQRnPseZ2I85trG+ABGRxsfaqSaDRQapdUyz3dREUm+CHwpy
8LzJEc9jlFGp8SDYyn+ka4fh71tn6MDHTB7ZrZvd99LO4gSgWmC5PrEVKioTZEjx/Ki3xbduh27s
Z2trAOma4S4pTSvJ8E9xHZq05f0LL4Q9+fs2635Sn4sc8crCBIljjFhIXBSBOUV5jVN9NEWGH5QX
6nfGmHard3mH5EI6oFEdxE2m4D03rbEP28S3phOmSLDMnmB4TdHJw3MclyVxgUw2YSS6++wNZGXX
ppGGkI/q9F5qNZx/vvnbl1JKbLywJ0L8+W7RHAOqmSESlmZzsPzJ204LldU/umWUzYSvleCH5WA7
d2Wcugx93daHTPLAPPxyTs87D51Ozwjn4pZKoEehtamWs2MWp96mJh/dsL1QQDGNKX9cpYksRySN
LGDHiwzAg0TXp/uQlaY184iyveSbpiPVZNIW+ExnSxD+FUyn4WXLBF87KLY6o+fq/BdXNx2/ZGGF
vkIvbw+vWK61B1pwRy63FCPaBhn6NGQ1ZYiINEF+9a3Ed+UN2X2gC0wRyZVuhb67T/Ucr6NupBqD
fdC7+uMeKA7JI7wakgAJbZGxQ0nv2TrGOU+YnSR26wNQ9thvx5hCyoPU/kHVHxHuNpwcRBKLnQ1Q
pz60hYnf//q3d9M4cITQTxD7IXljqgFcSD1qCKFj6PMEL12Sc84eNoo/lbrKrviUPr11ENzY1dPb
lph3Gi0vjmMDJnktmTGBtJ9UKaV6CcGT2jOyn3aiFUFQQJ3oTCZ7CrEfo9UH9foRqDefaieQI2MB
SzINMrP02xizWYwZ/Opn8gjwJGr6mZTQkXsT01ijSOXwIoqlV05K5WJ8mRvCnJ6ROtS5ehyb+ceb
eVNB3XrD+UvvbEhNb/hjLUFLugUNMHS3CKrbfG2io+BbqvthmxaFe50UzJsS+saPXKKbdb9vflfl
xB8U1ejtszOMMv/e0sDYzUbXfFTFFGCH/icXftPdiPby0TcRtCfnPeCvlhbWGIOO/Zx9KIiVX8ZM
IKw+d0zJaC0SOeZmX13gr7do7YYublYYahXVqvLiXUQSphTr4AmIoyMERiO6TiSbgu5qbiN45aIj
htFx/gCiPUfdNE8MMbCfxRnTQq8mwbCUKS2IM6e1rJEG6gtFL1h2aY6lUbtM+a+LdBnRPE4aq4oL
UPHYPm0qWLpad74O/CApqMj0rQZzkcJ3SxkxWmdToGdl7eG4E5+Qe0dsom4qH3UQmviK9VD1aIFz
DamovBOUC8KjCnriPFVE0pkTMrOtagjyfhZgKqfmKc3MUJ8OfQVrrfD8YVLSKK3lVZ3lwHDni/uO
e+6DtyodGoF7rRTKg+KTmDVYAT1YXHF1mjl3IKmV9w74qseu2oP5O06bgYPfkeDUVMEngimQ34ey
hHXMJI068mM+g8pbxwPcgq3dbf2SHk0S6+fpTPaS8gCnB5U8CkgsHOwHe+r5l3z8flTPrhykq83Q
kFUBCxF67pIzIFetKQk8sf2E0/UhpwBj7bMW/hBNuX56cTES7/Fiau6PlHA5PY+AbPTNFlSVmW2L
sREUYVYr8wEhPh+6j20As7yoyiC/uqlnGYHKy718A/zhS40PvnuntjO5RIT3oRoVhKcLOsnwioaj
jhVKZ4NznayAjDtal80Aydo69hmPYmqONWb7pU+KJ9Rp6xzaSDw21sy0aJcHKA5MdvO+gEnDy1ZD
P/3rXp2Qz5Qs3dxzRySNMYE9EE7XTIU7biaYHMqMqfSZ3dEpscF4t/qRwNXKLVlqy4KURAyOk8+U
+Evxd9QAXejMOGZfYK32SZXnh7LcPYYnvO+AkxmOX+15CDW2OP42AveygwnqvGlLNArr9l6injgs
4AB9TBRFtd/qMEIYLMNS+z2xF3qPH6OLfU0x8agEV+MmHllW3oQrAvGo2r7DDun2HppvcZ/7Woqf
Ruj04yvSWxFckTWnZX+884k9V/6sEq4gljgruUWunuxQ/vvgEhAeIEK6c5xJCNnknsTXzx9iCATy
iVq03hNxI9VK6lHd7UW0v+Z6g4ytRuA7BbpEho/L2qorYb3G+18idlV07qSLBDlGEi3fTInGgroQ
NGjs5QjL0YogYWKhmxRorbBUCd2RokkXgRLWLzkpST2Bdupi+1bvH765/gSTEw8q7jL6JlKYfkxl
EpUzO3cOBckHUE2mKOvOeKo9l0vM/PQ130tRyyGX75SpNoqtg1moOwexV47YSTC3mf+8EC6lX3uE
+oDmtxKyIAGoV9v0PbtSADmAny1uvXfGVedDy0NMykPYFHXdbJW4Vt1Y7zFGwGQmndumkOOVMXK5
C6TYAk35bOlCkm1ShIOkmDQ0WWOm8JpIWE6M3EgpTS6C0a2YoSk0I84qecgy66Mz/a3WIIiJK75r
5HBefZqwqeojpAQuL3jn7Mh/aCTXF+o/ulmrIIvQkXFwbiXvEbkFpxlpk9SkhJelb5Pcfzi1BPvn
Fhpqg69TKIg+5bhnHhVpSAT3ksdCVGzemZfLcnXcqqWdK32IR0PkpiNaeX4DNTCIFrvkdsV5ITiH
SCHaC4sUtWVCzoB3KMDQCKMd4h6Utc4BYfje9TphS5VcDuqCh/lYa1wttgHLXZm4II4sxs8ZMoaY
J3VCf0kX2yFSXtEx44GzCfzZVj/E045im2SYpnBzlG4xOqSLsbmL68VDq677RvQkoQoP3Ch73oyj
9plLXqQsD1M3Rvk00v+DiruZ53tT8HMybmdKcpDqeUe/DHPpZSeBzXuSo4/ht1k1BaczVursihRa
O9Zbk2Gq3ptIdBH0M+iZwpyiy5cqaPV78qBn1Mkx9BV2wwhuLfqtthOBAglwRPWEQTmX29PosCwP
8e5kUluPcMWV/VjYCO4I6uhocO9J48NQ0U6cRJKCYwhFJp0PIYS+kWpQhEdT6/K8vghPsOwjnbP0
Rtf+VN2e46WljErbB82ap3hmDJZs9ORtGRHI+qHgXEg0LdRhXHbeOj1cqwd1bJcOS4cqrILQEfle
oElu7FqkDaB5iLrSED6TAKUzhdeSbMvsTin9Zh5jr0A+TqVbp4CATRPle3OibdQmOAJ0vKQ92ric
+tNg25B2o7h24utEnxPmXJF9UtH4pdoKrZLw4di0saBaIUDolFEYxewRtxiy7lUa5+dThN6+Q60G
IbQwj2uhfRyAANG9E9x7Ql8fAh+opoM4doVCixGMzNysQCrBF9H6FXPtXeeDDhE5kNZwQgedSoNw
UP2M8pZk48IS3TqxivE6p3KsBm5Ujvv46oL/O1uotNTCwMVyd7dC7x0F47K4LY0nhTnnXJYc8T2P
85WKt7xtxGvuOw2Aq2jZe8Ra6kSHVHAXZFtfDms8N0/3DpVfzTMl28M3hOvNN1LcM5oxhxnluZgD
30iPXsMAmYAqZU5MgztUofxOUkCAwwrdTLdIuh8PQef5+Zf8vtPloI6gpmG/oruqvRwE4R0duP0C
PlC0mH+8MWNd9eGfLqvxwDVPUZgIcFWsptUdBz+ris2toJc1taetUeEnSttqqi+V+4bV2ZXZKeVl
Uonb+BgzUPUh21nN8H9AAXhqroSYdjj46WntF0ryKm1wZ/jWWmSPhowCdryZNNG9RrabPWFYvBdb
nW/bSpmmnbxQyYDk34mkqyhFW2t/kosPv4QJq6Y8JBKomZrWMmXUp/oDw2sUK1iKf6hONOm0EQrh
5LtpdUEmiZmTugmudw05dAmJZNEkZKJqHaoSjjtHmzp8Fni3XkYkv82b8BZ4bHh0mF/KQy99Eu07
GvZTWI6DA33f7XINfO1SL4wCEdxijPNz+aXyRckBf09nvU/ztupoSS/fsdAntER7nSiZhr3Q0Odl
TmZ35J0z6CfdXRNw8IKJZ1hnn4EzF07ZK7pCc3ULMtMwMH8lcy1cng57p2QGXNlA2Ypl1wM6c+W0
qhh7GNSI4T8ZM1EQncvrjIs6XftmadwSgNjEceqTeTXJDP/b5TO4FQ3rwHsVDh312mdEfA9tO1a7
l8elQttvH6g62tsMIdlmioZ4QS1I+/rxTIDDYvlYwcLju2ifdJateJtypJ2o1jUKxW2jKBJyT+bs
O5cLED5chk/SKay0eNZGQ/z96jWbZH/D1rLshJWrzynRYwEQXt3RezVLjggr2egxBpEx8T86tAUU
v4p/XGADfX8AGV1DvostEMRSZq6z3xzIAqhxxGrQSP5DDBaqpiHfy0qTce363aUX0cAmPnYvfFuu
ZnNJXtFtckD58I/Lc5q6XkI2hcqtFkfL7asfNbTY5GDlym+lJOvXececF1JRjxbR1Mps6bxawJXU
WXztTliLpzHQ+zXL8QmST56iemms9Qk4BKuEGCGQVNY8RXYnN/5xrp5zPn1R0xrPnmlG4I2UljwN
/UsTUhalVpgUuqsO/LrDJ7EvucXHnaIrFO0JLC3Iea6yTmqxFYItTM8UOwD8aX5MaKFknRa6mneV
YmsoXscZaRlwJ0v31GSAZUpI6g9J7TLGnAuZIL+XU9EgtuX1Gr3Mgw7kInJIrddIp+WE8Bmlcff4
DV2Pe4frqnePfD8byTQgAB5nWKUWZNiBTWTQkeCq6zkIsD7g40q5P3S5t/ABPYC/fdxXGp3FU/Dl
/Vh/SnRaENP3afiV3aQIih9z9tihqszJvBpY3p/ryPLUV8xVG3BwjXC/tlu49VLwrZyhkWWJ02cG
vlBpoW5seuKPvlZasaEcWGudUO/Qq6GzRcDAVFMaqJryquV8P9Cm9BgmpPCcuVla8QUMpMIinX+6
XCNXLG127erz288N1vd/0M5IpiXapL+9RM/gFSudXuXuInRPx55aZRu9lHAG6sDNAPD/8uzGfU6O
p+o+w1jzKgSEXhjzD6x/crWYfzDhtPQY0rwxZ2xAQ1hqtiUe0X4+8feDzkYb5qDAFHT2HbVSx42R
IplplNDI77zTYp58TB9uDaboLnqJvu0e4fxkCkpwwiL0wZpMCcTP1VjsG3gtJ2k7E2+Qmdj5XQB5
O4Ognhxhab6q6Mj5GsjfUfNAhVX+AI86GQzGrv14SNMpBQoP8sAfvpkLAuavsyy6ymZNIKgsc3kQ
gA0MVxm17iLikoiWBYYnlxMpAk00XFWuukjHLM0uiGo2YpDGF05+EiEnefLwEUSJSCI2mtEO0Tl3
I/qeCC6qxoWcmEDHz1wsrTQrJBZSROBYJ21Ucvy2AXQ5YSFUG9P3jyRIYjvcwP6a6r0+7TjXcDeX
BZukGeDk+gFdHZYflJ9oDqSmF2P22N9sluI7NT4LQkAMDFn833lKd+aY00Zj4tm6V7fNM3q4ZbOG
QIz/xD0BU69t98uIjYx+0kdjLBUdMk63AVzbEQU+0aiePYUpTdUIHVrDznztfFaze9vhTrKION1h
GVempVYLn9qY9kD5XJbl2MB9TA8wD9UbSQZ5cw83XNa1QOQxjw5OeJU8eb6J1UTug5su9fda0YkY
2T0lO9uIXEaZpksdJKvBKv+Apm+Vl0p4kyoKzCw5pQ0ezjrca3pXtNnU4oh26bntT4COsQG0KOOI
wSKBTVNbmfzT0SDU+nw2sL9Rv8XtP3PQLnQF/S6iTk65rUyoE8p5tRg7USreAo/kHQTV5m+S9Q+1
PiHuYStiE+Y2ZYDnYyPJ5tLRHtBg1OiCybOusx/8BGnYY4xkvMLYskuElAiUgX32miDfY6nLq+b/
DSn/8dUKYi6y0fByE1a5d9Sbx7V8vFKVq0T7NG8GvT10nI/jM6zd+I2Zae/KiZ8yk50qaHneENeL
F1LPxtwrYREZ8q5Yl3EzJi5UiIhLmaXA88oexY+Sa4W2w+Z/mdkZK9qD0skoyiyMty4o9MJrXO/B
yq4yVul+8RQ0UJP0pixooy6cbGmulD/cd/txxlEL/50276hwgGmZblG3CPdLKPrR4rjEns5ielgX
ACoXZuzVgDI64tyLEQc/sjQ9yMWJRluGWqw7VB/ipVIkgLM6MjfsF/5/wcdxM7LO+840hYRuhndL
r4py6qiFzU/ZVxyRRXD8l8fNrvk8xKH805IYcZHx33k3VyOFTB/WATpi2xV3zLHuGvIhajkvAw7F
pVLbJLyBXbfyd+t1qEJqJ/ECp8uYT/9fzLC6ZqX9MEB2jTMCvsBeixu1Q5S3X3N/HCAFUPAADcgl
+Qmi8TEyAMBD/zCPwqw6YNpLlr4DdyvE1TngLeXYpqHlqdmyCcYeigKx6doLluSIbeqa1Qf6p9cC
gu+MKTgsnwg+7gsfJpkf58nmegUmtPoT92UypxQOqXtemla8e4tSEL1LPVyL12cy7o8UCwmCwDUv
PuMGsvou9jtIvbnF7AMCOm+z0czvEEPN04G/EnwvU9gAqmbV2UDICtgkmK5ZMHYKZmnut4Z99d6A
1B830Xvdc0QzWSh4kxEUeRxPy/nmkYXmz6tgSsNd3KpZIB9zrYKYM6sgKrDBF+oeOXmw+lWGwCXt
58xwEOQ6n+nQZ6Bqhvd4n699CLnNViqy41mXql5g1f+SLtSB5RQDcgsr3qjOA5qtNXsu74BWjcqK
3tmWjCFX3Y0asgQXkLDeZL1XBR7ehGW50AjGT2dJBtcvYfwQiASU+WYVMtB6Ofr3S5ksYXTkvs/e
OXQkcI43e1yoTc3orpLnTNVrj7uq+51vD2ChiCC5DN1kGDiXYf7hGi33v4vp3CEznpzUKOmAW+S7
IicC+w5KFMb7ibMBhmR2hZym6fN+30dW1nzei37Z0fwKu7MRgaN3p2n/5XpEYeIhsYtxVEgI6Bqs
6g+85aM85HaSxctChaEsn70DLe+NDeTV4VljsSSjHLxqnc7FVkg+8dEII/m1seIK/ib9nJHxcPvL
B0kyuQEoosZT22LWW5SP+EiselmGt1U6tr00Y4DtI4Yh95H2ZGSWRE4RkL8zj+FUI7X0nNASCkh7
ifAug4d54pCq5xx0GUPQy2Ad22cON5tB2cyO7WTyH5YusrOXBzRj6O1Uai2n+xOXQtM35d0MEilf
VX8GXjOmx+rULekL6P0OU5BW9jv3Ve9wWtnA0/GHdMFXnBVrjKN0U6746x8sTOeMQXCfcMpGVz63
eW8RvS1EV8dJB+0BbUr6V3t9mF+Xh2dZpvsP3kNUmFaJMUPr3wVOLKvXaRJRK98BRs89LX57zX92
naRuB9sHNVWU+EgWvQWmEALq5Yu6fCJVAUcQIjYOCfGCNh9AS6B7vugsns1g1Zof9R1DkKg8VzBV
Q9q0J8Dn3Z2Tz3UojbqukpjR9XnYWCi7I7MlaSOQS+wcgXGrikV5q3Mc3jytzOisxs7rwOKhMmJV
V6iv2lXtUBKogq0ikLiu4d1yywbTym5qCreRde3yn9TXLV0oa5CdoLXkZn3GhJNMh/SjUCfPbS7b
UZL2JhacALySrTOMUUnf46tufhfO5FVxGvWoyZqyKzXedpWu10F3WEgV68AbXEfG6Bkp6c3DQXY1
rUwpNeEuWoC0z5kGdi5/HfEqhJll8kHlkOknZnb0eLKDoB3DjqeStgLWsBvbT8unQGNiQaBASyNB
xO/NkiqEJjxIWUm0aU6naAiElkFOV+CoE3qA8ceAHgLZz3GKqVRxqIoW0U06r6NgDuOLkkMBnhSd
DlUR+FYFpUgg9U5tHlORZE8Nu4bcAgeN3LvSpfH0P4P7x0x8yGECLJWDQddvVY/t2MWRDazb/qtr
Fw2Cu0IPQjJ4R+IhzS2a39fCngOq+1YxpmZSNuZDRXBudjFrA4tBf9Ma8Jy4AswE/dE5E1lb6a9B
DuvA2YJMJTPtqeEsnGpekaa3YUgdnVpDkS4ydnjrVG7IrMFkTqJtx2lH/+SKFG+TdayqSQjxSwXV
698NqhsxraBknoIZ7AVw9g91cUVn65Yae50Tm9PU3FPuJ9G0Z8TeCqUh0wXum+aDlRJysjAylWqq
95Ev0KMY7/oIQlgjrCdxAlKCxx8OizsowwQAbSyHfpBZmhjlMBjsri018uY5rlI11v5gWha6t0Px
f8ZpzwJskUwNGKTv2DRF2dLqgWOGoJPLoHHAi/xihGZSgxvOals+pDFyLESJVfS4odv5dput+Weu
NjJ2FlYiXvqcH2+DiY7nGySblCAszSawrreGPHOJi10RLnAErYFShowm7HrDVi3jfckiRm51VtbN
6l8Q4UCElDn5AQQCF1NrWlbEX53GhOVbjFefG0MmwbrVznjpQWZNlDBi+L5I+XycTz37+mcNbt+D
gBQXQGaAGc2jcjLvA8qakPnZ4PbSCORX++O2xPD9iHzZy13VxzyI6sVjH9RI3Js2C7N6N7/Z85PQ
zp83SfQ4Buh1R528TIlndrwqQF1QFyU0d/w/msSnmWkCkY3lQGGx0IQQZBlCAmn0/k8bjQwgMGwY
fzB3/iX4RQci5jm63X3mtyq0mCFLk2TiIGOcc3b9lbSm0V/bjcJ5pUNSun+oI1VV9M5NNbMlXmdY
4VDVrNDXexHJzX3/tTVDqU4nUspDij7c4DA+2G06gWJMS5g+v/FpQW3zZWXOQyeEjmktBwPiAyaN
ueV7dbRYwLCOFADoYACH6OvzJnUekYhmAhAkj2QYrZKf6a0VFQGNxRRDGKiXPqtANYW6/nqWkA7M
lLs1CWqDVfn2+yGzW5MtMEUJkkE5vzh1eIs3st2W1FPHdEoEYiZ6YL8j8hB2jVQk2qpQtZUaTU62
vTrZNz+um/eyuTcPHOZfBxIUBUx3xquLMP+CD4Sy+KC6IWY8H5o2bhT2Dl88+a02BLfrKBj6g33+
/yTxPzA363oRHxwaaVXQoHpo4YpQqwUlZnBFVhxJiYd2TFjcFT0GgIx8uMKgbzhr1njRey6IiCTO
CkA3at295LN3HkxV0dN33TXnA7x9eWUdChybXKPRjmTcv6+Yvdwg3FN9xdPooraJZxOZn/Ajk/Da
iF40mtpOpHvVaM4gEK7Uwpbel+aftpB5273dv5olHEauZ45jvB56xT71VG94GWaXrG8wV3iIGOsK
VBXhh9sWT+mu1z37RDQmI8iEz619O/znxlUd2RHgcw6jJ8ZWUO2Awv4MuFR8yCN+nguAwSsp4qut
3mo5C2hqhC1qho/HCT7cL8U8IzhsNgIPlyvNcD/fkKYX7okn/dnJLnol8pJvvyjpikN125TN2ocX
IT7OgcoAn8cA98iaIQbN23Y2DOjCprl3GaKuYM++nY46efWuBKyrnyKjl/va0foaQ1pMms86L5Ku
3Su6nfDygdHoBc5ZBtdV9ln0fGiwoRlnylJj8cHOJWZObyXaY29HG2EC3pnNownzev9FYigZ98+r
38Y8jrgs70Ag8L/8Ex9mx58eWZDqkynIeb2CCQsm1y40WO6NiB0ekAzLyB8o5sz/UkL4ibmzRwK0
VXDTNsYKuFV2kgWxdOSNxu4RRUz2yKJ6TQlFoYeH5UalIfVsrf/BRuifTsqL1A7qvaBuhFzI1IND
EdvWYP0l5kJKuWvusXv6yZmCE4XRJt8U89xkPefQahZmAbKm1m4vZk8tfA+GSt8pUVakS+Y4JRAp
KVjZ90qXJkK3EFfRHb8amNn7f8yk1E3W9cn9HIvQO6U7ycyDVYUeVc+1wi1TeVY/BMvHO8xX0ILG
qe70P2WSovgggr50IKuKIJzSx9Cq4nwsJXuLGm4udwtQYfVGINEOrBgkOSYEtGkRru7dYnhDc/LO
ZBntzTXgtw443NNlUeU6ohboUyzWNlbzJ/nrvCgQVdW4F8G0GLCy0XjQcZs+wiYqqGZcuhWG5Fcb
bhsro2ayiVLcvf+grCW3a5gOmSah5I5pS8EeVNTJ2ucsohtUgkuRK9GW6dTqFBR3ZDHRC/DvMwj8
B1A5hpW6E9R3PkNxfeXep4PPmaW3zjqrVIleuJIv4DmdAzeO/O4t6TuLBFtnrWI/hxdmNpCbNdwQ
6k1qeBTjW/4gI69S7J9/45EOGrnp6jqA1SWkr2BrZhynqfnYg/vs29cACl6M9dHwhT4R7nznOS0U
tTqMiegiXUhMcbe7SfoHv+/VtTr9yobcHNBG0SsPfiiHqaHZBgHmjXKVNQfJ90GTrfcsNsYD8kxW
aYnR5S782IiSc3EdNNgtnEL93cIhQMoscRdOLbH2tBempLwGrvsxgb4BQA+lo8CLpzjLO91YniYv
13TpEts8fllqbFY64nNAVDbMbPcS/+8piNAcXIfCzP7eGFh7pQGK1l9RQOx/mUnV9LO1Nh4OnWFr
SidnyZxa8zwme2G0XrSGbJNWX+aPIBv+xltPqAVrzPV9a4lp1FtX+UbbDCAh7i3ugyv/NBezNv0u
OPkrrqviwxbDkKTEjfC5PKoYyk9XkSv2QOfJZEJJNgQ7A+2m46uZ8RFq7kWwemcwVgSozqJKdfCl
v0nr7MdCjfhzGi9xERQub8V2LhdLyyA4qmVS/6aixx9dEjP89QqGcV8dZOi4O7iVUDh2fMG4Pqtn
QTk9JpRSmN2FSIcCVHbkQk6xvSlxQRbuLlQwz5ukvHKQuwQ21Wk5ZXZ2y7Z/lBy9WJN4aIgAUC+h
1kof1p/d+bGwNYCROU3k27i7+SUYw1jxUeUVnrx5NvV7U08CciqF850x+qs+zLahpQ929eLIFXWk
dY4PHq6Nyq/XGYSGsG4adEhp3W3TCfzNRgS/r+i4i3FLmwRQD7fee61FPJ3rLkpTUskjumPv+MJZ
1mP0AedrWeM+oouuMiTK5TydV2PSzACbGRpV98c1Trj0HDKRf2zQPZZA2WeC0tX3bVgmC2scUX52
Ai+qlacM7ch+AHGCers1RiRRhxJ+D8Swtxj850Og+BjX2FCbvuglg/RXMbi4z6JMTOqeR9ICTc1N
FcC+uDS1m9uJuXfpmK+xh7HL+Cir47jBU36Varjvl+ecG99iOCujijNRKtwwUqbFFVkmnS3jecVK
nSHZOolsX3le8xIKXjB8Ub7omcI2v5rtdGWSKV7gCEz27I2QPAPBeQUklX31eCnmUmZIxtQlDjx2
X5PgVYvB5pxiyG8JQqLnG+tyAZJMA6AT9siwbp3oDWFvf3BNZnRhxy3qWvZeXmCaB759LVsOP/tr
RmRMXkbOu23fFXNX/JxEMumkpIxbAChy033aJ/nq4miL9fb0X0v50C8aCqGeRVdh+qek/Ke2jhzh
5giWdrUw6GFCNVL6hHvnkcbze0gUKFmNXbBw6efNI2ICQXR6TgVb4nlm1CSdwdnNAB49WYrme2yH
5kFu+8JdTZHsnPdCpxcnsXhNJW1kOcsbIHNb9T4vQBRHo4n4KCMsxIB5bLO5c4OaE9c6+41zrwRR
NQ+6vQAB4VaarPJSwMOc1QbTojRCPuQD3jfhmhZs1GzUquTVE8lYkZotb0LsfOHt82kh8AesRAfB
uXrn8T5WXZzuXfE5btDPhaOhlDCVZ1dkoyEvZ9lY5DuEclS4IP9OxzZQ50qOackliwXSIHtqK0oR
rPZ1Vp5ExEPEeeWEUc3pbzIMuQ33fGmS0mFEBmblt/tNTxuvCOSHcJS/reQo39AsWh1LqsHqEEe5
PbigytfND2VxjjS7GcsRDjDiHesZ0N/UphMBM83VeBg2nDpF/rDIjxb83iL9+sBvo/+895Z6KHtd
MLRFgZJCxwv5SQOGJFyK/XUvgDOWJrTm9/Atr016r6xkkCvmq/mB4yPjo0Jio8NWxN5xppshjygE
M0pzEBpySIbsLi514w6Ww63biuFQzfb+nD6xokCI5mm1B4jA2BPc6EzB+5pj4mbg/+CUONqN7qFq
rzNqEfEimw0VZytFmXfi9hogTk84OtcZvEFVIQYw8SjpjpRDKbz6hoekJuAAfbQ3/ZX0K91IMeuQ
xTqvyygpDG2W5B8zVxLiBrRygfr33AVB6KAoWTV5JeKlSflwLrrrHcK3+NMkmf84FkzEzukfuXjt
pQp21y6o4ZPzCingNgQky2yM8Zmzj1M9TR3zG8cUrFz06HBj+lnUP5ngkRdTocziWD1RENoJ/xzW
f8QPxo8rkXkdJnnSRTuaUyyKwpnn3bdxCJ36axr8YPTBo8D3wLnHyPu2/MuPGtZLxKyddc1eV8+q
uPIXQWp1JZVcv7124FfuGfIwz6f92sjjZvBcszlGEjKw6/TWNKTuMMOBJtl+J5UN9Utf9My3TF6Y
H4B3zB6sMQoDuvkw7jPkGVXNZwGt3cKHbwiudI4waL1OyudfLJboIG+t415oKhvuPzc0rntdoaYA
1B2707ufuRG9hFQjkumnepbi7fMl8KLJN76q2+312aNR0F/eith6BgID4Ohfi9l5GS2LGCRDqIN8
3AEQHjqyNYBSO47vhxovPDgL+seW+ykQcBwykGqXjfvBMn5IrwHtHFNwelV7rWVNWvxNND2zdPC3
8SAeaHhNRCQsO/l5pTs5pO0o3wVofKFkXOmycHtZ7ZdzJUZLuorwoCTFtt0QBMQk6ghSCVkXqPfH
Bu65TBqj/ULO9xq6vWCDYJ0G4av5vIsGS3c5xBeHTJiwM4OkpqC0GI14K0KXPk8laVEiAGOjPAJC
m7ggC7ShEHxLoQL/S5IYT/u21HW4iHGwb1/AUsjRmYb9YT0l4zmYt3UkkHbbgMCFHVKh0O2r8uGE
ujnWgr2xbzhuIzGOPOCGzZmCI4TmCLfQzv3xhTVbKEqbA4LeJsZntJmibCPBLdjZxetgjXgC4N1l
GGVJQkQovjfsfObB8NQonvz46cxD7ulmYreYZVf8W16wDdGCnMfzWfLtkKj48Mwi049yOfOWXKGn
5YF2R4N6e6ANgcTxp6glJO3wko0QD5XshJ/Bdz4PGFBDlhUMbtJZY9Y0eZmuDavUKSkMRT+o6j9y
z2jDMBr73blyzAH9LSlTnXxAoS6d9hCq+lfjozSdAMLm8JVSzIe2TR+VTgaW3ORy1r4OLzKgzgX6
Vpaa4MdCDjrA/HzQKTim61a3wwo4klW09R0IqpD9cizJJl3av2gOrrxbJZDFHrcQ4BdI9kwUUfYH
iidLTdXt7zyBPcZQI//YuAU/ohq/CkyZD8rML8Fr5N05QVj0lcfSdvfGYUAAUJ6zG8UkIJdUKX/9
R18qICM6W7kvZuQN14oHpUa2oH9QLfCbJPdvljAfTn85SzJF1YnyfKPh82BqBgBcunUWuFoa5UiS
ZA5WIBggAbAxar2y07My9GLipMPDNfErKsNoKyCYjb7+lHA5HsmIS6l6cxzZLXWCXX9IFA3g7PFf
nnQqnSOFMhUjOAVbZ8/5ws42/ZOfkovQHVlZSG25KAgIHuVaVJm+Gfi6cTpkUTg52KjSQQAAoMUd
oHkI3sU+smqcAtwqH49mCbFHlcZerWtKYyJZQo/6KmGr3vyRPTFCHCIpEmUU4qXMKyGeF6BXbuME
7bAh0wV+NdGc2tO2jaDhjp37rvIyv+az1YngiehFwdWB6WnO3rr9bc8Ek1MS5btIPRjmc6ZaH9QV
AZ+0g6bIOpBpKLJwF9x+lg15S0X4HRg6aytL4KUOLs7qovNhGaB736u8eNY3O5k9xciteh8Tvi/2
7dr80CLRWvT2MnEHcZPNhhRhFyE9z62Q59lBbdO8PZOQVDkNF4m59y+fEm1eKOFBWzhI3pmdj7bP
V4PcGQ9wVy3xcuU6wqaUlw4u8i60cQV+8LhPWnSl4Xgvc5nVPnd6vl9oppUIFZVowyR5pbYXA6d3
OxGfN7vN6FMZDk3PSLz6pIEw5ynuZwJgTXsie27+/mQmakMAkDidAShQxJVT929GenDarYa/U5RT
5GzliIt1F7ILRVSEqgDryNe1DS+FmAGoWxgQKxJwnlKydTlEOZ0ksbiaI6li6Y7H/77U5yd+B6+V
1l7TW/SzNOseY6/SqTLbpC6rBd21dbNUXEF1rFH660/EI/Duzph1aOsx0xXI0dhaBrkjV6YXOoFH
z6lG/L+W1CoeyTyOT4l3PjU5CKe79xUhgqEGZf337Q8CECoWmo8YjNichQx7LB5WQn2V2xG07pXw
Na3jEwrnYE8UJ4STaWPEEycZKBAie44ageXpWC4f1k6Q3ptVUjhgaP6PcrVKBrUPLQP0oe0wKwXQ
jHNQn7oykOmxtragtst4WX3GE0kuNwoU7DCgdePoNdtRZJr9LgfohmgbFUSvWaEO5zYKhrsd9IZL
oki0aD6DFLY+f84nU1CtZJqm0vqaWnILWVhtlUPzk5oxONnxz9y90pixgdaVgrLCGbUAimhVdWQv
E/3PQwVxsW6or/zz8wX/5L1h9jYDeKVeNbEyTO14gtkYcE6bXQ1/sqqRebT4ds+PePnAzTs7RhvH
5g9YXGZaepKOXchMzN5msqx0SNCpN6yADpXHXY0RdP9/CTz2CdjkxZJsDsDuCjhFfFR7lJTl3M9G
oE8YCBAtn+Q/60Pl4tl5nx2QDTCYekiWZlGCSKFBMFkOYgmTPpmFTpgfew01KgVqmrM98PCXbrDk
Kcl5J1i2S1S4cFfJms2PaVCvCZXmA8XtjlwdKbCJgfQtRdlU44sKSsmuqx93Vkg6X5ps5tM9geNW
C1OON7qVhh6Wuu49eKjTSaOzCmNyfKk8txLfQ4ceb8vV1HdY3h2U6XpDDlpSqUpW/My/zZGiPa5L
XWVjSnMEru0GlwgESnvYBkH9rnIHT3ea7PqX07P6VZw9iuI/v+ajXGsL77Kfzt68U+US/6rHxiI6
LDJM/SctdQCNtlkFNYy8IX6Je0P8tuwErYe1UWCk8lqWXFJVpRz68miWtrYdt0pf2Lyjl08rMgTp
obGH2ab5zXNLd3rftIUYZgFl/9eG9QR2zl8MBeCtRwqqZ86RicQQ4uls5HHpiQU1lSo5fTJ/ui0O
cTTLitmDNa5UYgaF+N5BfmRcIG2gmJOUWm3/t8oHATvQvnB3Eq6GvkhIo2btQ7pki2ubPmujzTRY
IefpjOOW1LIpp26v042033M4c0gvSafeAvMnSdBtH797oR0xUa9B3/KlVvWGQWg6yq5Uu0+PGuva
YsjyMGQf+CkMmBWo6REcoLWmJPmHOdhsm9iUWAYbyemMXBynE5gnHGwhZ3iaKYocYpVDqIZsXYZu
RYFVfpipTtmUNCEgd1gZMFjSRKDmSAjBLmeoGgU6f+zsTFNzOrPkDMV65FGef6WckxQvpE+TRYZx
audpAus66Jv60GAyKfnNiEgXrLQm17IM4jMNMe5cX229aS/Mc4ybyiRFwIDkQgX3F8jOL3VKonBm
KXYSI2atqHPM4IHVUtw2/0twgy16Z/BSg86ApZVBcUTZ2P8k40p7HAqTU8hRvUIKfocAXJB3EdDJ
/TnGC5pFC+8tyoEqCSU1Oxv+0lbnzqY07yCUZKT5KHXpi+vfdUPdr9cvf+b7F1pd6khpzU5oM3Gh
goPZFt73lQm0cOgV5zSufYUJ2GL8a/dHEam52Wi6TbmpcmPQaoBziOG+wft8uoUGc788p3+2GKr0
J4sYDbPcuORIbREyYTULSCV/sf8AGlcsjP7dvFWaOq4zO9uwNO4T3mmYc8g+Qbs84XgH0kj59WML
KyJgjwsoaQ8I6sn+MHbtV1vAVN6xYemDrcJ8W3+2E3M+sxNhYaIf5VHDcla5PJAYSIsl0+LL0Uf/
dM/fDv/Wpjk15T5xclaslnegqRfVHITTeKBMQ6/Lvh7VE38jZvz0ehAfgpe5xYHwKRY8ZaBUZzzH
lpXXRuK74a4bKkA0ycNeW33w/SxpN52RzF5qDKiypHE+BGi88FSFi2SflJtrGV0nO8DUuWFaFWyB
7mBEzR1KSvTeqZiV0OGgZ9mlCP4g7kCyc7I2s5qRI1t8HtEr8j924e+AcRJOPS3pIJ29nRy8ljKh
jNL1OALhkkiul/2mlIzReb/jNXYz9FZlxefVKV5sDjzLKMU6VYPIkctpZA8uiHD+SZyj+p5DkWOy
BobWUa/HVswvl5uIWJ1jU83CqegT8TmOAVxiVQ6Atm4BrxmYemuRKMnBNTHATK0yMcWtjq5a1beP
nRvhCWFBMMScj2AVI0yuMnsj7oAwpS780W+1e4kSJcSIjAVeKNgt7dzZP/6U0gg93J1S9ME4HgZm
vWRIeU3oRoaYivjkprzI4/yfwWQdaNiotsBWtxjSwm5Zcp8kZOU8ynk5QfwGHla69K10R9dwOlPz
KKEFTNNn1YbN1pr4BeF7JV3EIHo0mWCZiuUaC1QdyoId7PjoxYI6G+e+Tw2Ik3BFLviOLYqxmHpr
0DCylN7jEuyYGqG7hPmuPfDmepK8XQo+rxWcbD1WgWS9HCj29gYbl8HaO58HZRiBJxuzXeMS7qBh
C2NUKD73l2T5kGJXzgCKhMVN2gDX9kNcVzHC9S8VVKFhydQYe7rMXpcQaVsoKH4GAMrByvlyKmkq
3sHxHcE+Q4qUBgtQuamMV0c6NYJwL5oFabXAZ+62TVgmhiBp1+dqFvQeeJny9wM6u684g8psxvAV
ODln/KiWrFYX+vYtNFJ5AuXJ44a4uwMW6KcKAQSVPLQKZVCUDcwG8mSh0h3XQ+6zgQbUPzPKyppx
M3hNtLYqcFac6BDkrudjFaC8mmkCY8FulUv4jQh/4qq1fxQFfDyYYge4O4kjdAupRBdos8Ses68M
RGqvRZaWDCnTxdahTD1DOUwf4UzcJbuOXTT0frmbb2ONvJld7ThY2oouBXigbrQ4Et+RkE/ij3+T
NfFHsckyRtPbnGUeVOfsSVZ77v2MTJ6uxO2Ui24DfvM1FcierxHKcnkDZ3hKAyguOFqWB53ftIGx
ufVlyYqAeZ7ID+qukPdXAEAp8TituVwRY94MLkLmtjWdZTC/fYiRcS2orMw4bBU+HyLlhG6Z9gWO
H3w1P6CgL/hbx+12/Wan0815p3lgUOm4WRKDFW7frszYLmRrsPTwB/JN/irKHIZdkQ==
`protect end_protected
|
--!
--! \file sub.vhd
--!
--! Demo thread for partial reconfiguration
--!
--! \author Enno Luebbers <enno.luebbers@upb.de>
--! \date 27.01.2009
--
-----------------------------------------------------------------------------
-- %%%RECONOS_COPYRIGHT_BEGIN%%%
-- %%%RECONOS_COPYRIGHT_END%%%
-----------------------------------------------------------------------------
--
-- Major Changes:
--
-- 27.01.2009 Enno Luebbers File created.
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.NUMERIC_STD.all;
library reconos_v2_01_a;
use reconos_v2_01_a.reconos_pkg.all;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity sub is
generic (
C_BURST_AWIDTH : integer := 11;
C_BURST_DWIDTH : integer := 32;
C_SUB_NADD : integer := 1 -- 0: ADD, 1: SUB
);
port (
clk : in std_logic;
reset : in std_logic;
i_osif : in osif_os2task_t;
o_osif : out osif_task2os_t;
-- burst ram interface
o_RAMAddr : out std_logic_vector(0 to C_BURST_AWIDTH-1);
o_RAMData : out std_logic_vector(0 to C_BURST_DWIDTH-1);
i_RAMData : in std_logic_vector(0 to C_BURST_DWIDTH-1);
o_RAMWE : out std_logic;
o_RAMClk : out std_logic
);
end sub;
architecture Behavioral of sub is
-- OS synchronization state machine states
type t_state is (STATE_INIT, STATE_READ, STATE_WRITE, STATE_EXIT);
signal state : t_state := STATE_INIT;
-- address of data to process in main memory
signal address : std_logic_vector(0 to C_OSIF_DATA_WIDTH-1) := (others => '0');
signal data : std_logic_vector(0 to C_OSIF_DATA_WIDTH-1) := (others => '0');
signal result : std_logic_vector(0 to C_OSIF_DATA_WIDTH-1);
begin
-- tie RAM signals low (we don't use them)
o_RAMAddr <= (others => '0');
o_RAMData <= (others => '0');
o_RAMWe <= '0';
o_RAMClk <= '0';
-- calculate result in parallel
result <= data + 1 when C_SUB_NADD = 0 else data - 1;
-- OS synchronization state machine
state_proc : process(clk, reset)
variable done : boolean;
variable next_state : t_state := STATE_INIT;
begin
if reset = '1' then
reconos_reset_with_signature(o_osif, i_osif, X"12345678");
state <= STATE_INIT;
next_state := STATE_INIT;
done := false;
elsif rising_edge(clk) then
reconos_begin(o_osif, i_osif);
if reconos_ready(i_osif) then
case state is
-- read target address from init data
when STATE_INIT =>
reconos_get_init_data_s(done, o_osif, i_osif, address);
next_state := STATE_READ;
-- read data from target address
when STATE_READ =>
reconos_read_s(done, o_osif, i_osif, address, data);
next_state := STATE_WRITE;
-- write result to target address
when STATE_WRITE =>
reconos_write(done, o_osif, i_osif, address, result);
next_state := STATE_EXIT;
-- terminate
when STATE_EXIT =>
reconos_thread_exit(o_osif, i_osif, C_RECONOS_SUCCESS);
when others =>
next_state := STATE_INIT;
end case;
if done then
state <= next_state;
end if;
end if;
end if;
end process;
end Behavioral;
|
-- Company: Fachhochschule Dortmund
-- Engineer: Mysara Ibrahim
--
-- Create Date: 27/06/2017 10:20:32 AM
-- Design Name: Survivor Path for Convolutional Codes example project
-- Module Name: surviv_path - Behavioral
-- Project Name: Convolutional Codes example project
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.conf_pkg.all;
entity surviv_path is
port (path1, path2, path3, path4, path5, path6, path7, path8 : in integer;
index : in integer;
surv_path : out integer);
end surviv_path;
architecture Behavioral of surviv_path is
begin
process (index)
begin
if (index = 9) then
if ((path1 >= path2) and (path1 >= path3) and (path1 >= path4) and (path1 >= path5) and
(path1 >= path6) and (path1 >= path7) and(path1 >= path8)) then
surv_path <= 1;
end if;
if ((path2 >= path1) and (path2 >= path3) and (path2 >= path4) and (path2 >= path5) and
(path2 >= path6) and (path2 >= path7) and (path2 >= path8)) then
surv_path <= 2;
end if;
if ((path3 >= path1) and (path3 >= path2) and (path3 >= path4) and (path3 >= path5) and
(path3 >= path6) and (path3 >= path7) and (path3 >= path8) ) then
surv_path <= 3;
end if;
if ((path4 >= path1) and (path4 >= path2) and (path4 >= path3) and (path4 >= path5) and
(path4 >= path6) and (path4 >= path7) and (path4 >= path8)) then
surv_path <= 4;
end if;
if ((path5 >= path1) and (path5 >= path2) and (path5 >= path3) and (path5 >= path4) and
(path5 >= path6) and (path5 >= path7) and (path5 >= path8)) then
surv_path <= 5;
end if;
if ((path6 >= path1) and (path6 >= path2) and (path6 >= path3) and (path6 >= path4) and
(path6 >= path5) and (path6 >= path7) and (path6 >= path8)) then
surv_path <= 6;
end if;
if ((path7 >= path1) and (path7 >= path2) and (path7 >= path3) and (path7 >= path4) and
(path7 >= path5) and (path7 >= path6) and (path7 >= path8)) then
surv_path <= 7;
end if;
if ((path8 >= path1) and (path8 >= path2) and (path8 >= path3) and (path8 >= path4) and
(path8 >= path5) and (path8 >= path6) and (path8 >= path1)) then
surv_path <= 8;
end if;
end if;
end process;
end Behavioral;
|
-- *********************************************************************
-- Copyright 2011, ON Semiconductor Corporation.
--
-- This software is owned by ON Semiconductor Corporation (ON)
-- and is protected by United States copyright laws and international
-- treaty provisions. Therefore, you must treat this software like any
-- other copyrighted material (e.g., book, or musical recording), with
-- the exception that one copy may be made for personal use or
-- evaluation. Reproduction, modification, translation, compilation, or
-- representation of this software in any other form (e.g., paper,
-- magnetic, optical, silicon, etc.) is prohibited without the express
-- written permission of ON.
--
-- Disclaimer: ON makes no warranty of any kind, express or
-- implied, with regard to this material, including, but not limited to,
-- the implied warranties of merchantability and fitness for a particular
-- purpose. ON reserves the right to make changes without further
-- notice to the materials described herein. ON does not assume any
-- liability arising out of the application or use of any product or
-- circuit described herein. ON's products described herein are not
-- authorized for use as components in life-support devices.
--
-- This software is protected by and subject to worldwide patent
-- coverage, including U.S. and foreign patents. Use may be limited by
-- and subject to the ON Software License Agreement.
--
-- *********************************************************************
-- File : $URL: http://whatever.euro.cypress.com/repos/ff_te/VHDL/LIB/modules/Iserdes/trunk/iserdes_control.vhd $
-- Author : $Author: bert.dewil $
-- Department : CISP
-- Date : $Date: 2011-05-02 09:00:53 +0200 (ma, 02 mei 2011) $
-- Revision : $Revision: 917 $
-- *********************************************************************
-- Description
--
-- This code controls the training of the individual SERDES modules
--
-- *********************************************************************
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_signed.all;
--user:
-----------
library work;
use work.all;
--xilinx:
---------
-- synopsys translate_off
Library XilinxCoreLib;
library unisim;
use unisim.vcomponents.all;
-- synopsys translate_on
-----------------------
-- ENTITY DEFINITION --
-----------------------
entity iserdes_control is
generic (
NROF_CONN : integer; --16 bits
DATAWIDTH : integer;
RETRY_MAX : integer; --16 bits, global
STABLE_COUNT : integer; -- x bits,
TAP_COUNT_MAX : integer;
INVERSE_BITORDER : boolean
);
port(
CLOCK : in std_logic;
RESET : in std_logic;
ALIGN_START : in std_logic;
ALIGN_BUSY : out std_logic;
ALIGNED : out std_logic;
AUTOALIGN : in std_logic; --when 0 use manual tap setting as an override for the bitalign/wordalign
--when 1
TRAINING : in std_logic_vector(DATAWIDTH-1 downto 0);
MANUAL_TAP : in std_logic_vector(9 downto 0);
-- status info
EDGE_DETECT : out std_logic_vector(NROF_CONN-1 downto 0);
TRAINING_DETECT : out std_logic_vector(NROF_CONN-1 downto 0);
STABLE_DETECT : out std_logic_vector(NROF_CONN-1 downto 0);
FIRST_EDGE_FOUND : out std_logic_vector(NROF_CONN-1 downto 0);
SECOND_EDGE_FOUND : out std_logic_vector(NROF_CONN-1 downto 0);
NROF_RETRIES : out std_logic_vector((16*NROF_CONN)-1 downto 0);
TAP_SETTING : out std_logic_vector((10*NROF_CONN)-1 downto 0);
BIT_WIDTH : out std_logic_vector((10*NROF_CONN)-1 downto 0);
WINDOW_WIDTH : out std_logic_vector((10*NROF_CONN)-1 downto 0);
WORD_ALIGN : out std_logic_vector(NROF_CONN-1 downto 0);
TIMEOUTONACK : out std_logic;
-- to sync
REQ : out std_logic;
ACK : in std_logic;
CTRL_SEL : out std_logic_vector(15 downto 0);
CTRL_RESET : out std_logic;
CTRL_INC : out std_logic;
CTRL_CE : out std_logic;
CTRL_BITSLIP : out std_logic;
CTRL_DATA : in std_logic_vector(DATAWIDTH-1 downto 0);
CTRL_SAMPLEINFIRSTBIT : out std_logic_vector(NROF_CONN-1 downto 0);
CTRL_SAMPLEINLASTBIT : out std_logic_vector(NROF_CONN-1 downto 0);
CTRL_SAMPLEINOTHERBIT : out std_logic_vector(NROF_CONN-1 downto 0);
CTRL_FIFO_RESET : out std_logic
);
end iserdes_control;
architecture rtl of iserdes_control is
type handshakestatetp is ( Idle,
WaitAckHigh,
WaitAckLow
);
signal handshakestate : handshakestatetp;
type serdesseqstatetp is ( --ResetFifo,
Idle,
TrainSerdes,
WaitTrainSerdesBusyOn,
WaitTrainSerdesBusyOff
);
signal serdesseqstate : serdesseqstatetp;
type alignstatetp is ( Idle,
Reset_Delay,
Wait_Reset_Delay,
Get_Edge,
Check_Edge,
Wait_Sample_Stable,
Compare_Training,
Valid_Begin_Found,
CheckFirstEdgeChanged,
CheckFirstEdgeStable,
CheckSecondEdgeChanged,
WindowFound,
Reset_Delay_Man,
Start_Word_Align,
Do_Word_Align,
Alignment_Done
);
signal alignstate : alignstatetp;
signal edge_int : std_logic_vector(DATAWIDTH-1 downto 0);
signal edge_init : std_logic_vector(DATAWIDTH-1 downto 0);
signal data_init : std_logic_vector(DATAWIDTH-1 downto 0);
signal edge_int_or : std_logic;
type comparetp is array (0 to DATAWIDTH-1) of std_logic_vector(DATAWIDTH-1 downto 0);
signal compare : comparetp;
signal Maxcount : std_logic_vector(10 downto 0);
signal tapcount : std_logic_vector(9 downto 0);
signal windowcount : std_logic_vector(9 downto 0);
signal bitcount : std_logic_vector(9 downto 0);
signal start_align_i : std_logic;
signal done_align_i : std_logic;
signal busy_align_i : std_logic;
signal SerdesCntr : std_logic_vector(15 downto 0);
signal selector : std_logic_vector(15 downto 0);
signal CTRL_SAMPLEINFIRSTBIT_i : std_logic;
signal CTRL_SAMPLEINLASTBIT_i : std_logic;
signal CTRL_SAMPLEINOTHERBIT_i : std_logic;
signal start_handshake : std_logic;
signal end_handshake : std_logic;
signal retrycntr : std_logic_vector(15 downto 0);
signal retries : std_logic_vector(15 downto 0);
constant retry_count_load : std_logic_vector(15 downto 0) := std_logic_vector(TO_UNSIGNED((RETRY_MAX-2),(retrycntr'high+1)));
signal GenCntr : std_logic_vector(15 downto 0);
constant StableCntrLoad : std_logic_vector(GenCntr'high downto 0) := std_logic_vector(TO_UNSIGNED((STABLE_COUNT-2),(GenCntr'high+1)));
constant TimeOutCntrLd : std_logic_vector(5 downto 0) := "011111" ;
signal TimeOutCntr : std_logic_vector(5 downto 0);
begin
gen_edge_detect: for i in 0 to (DATAWIDTH-2) generate
edge_int(i) <= CTRL_DATA(i) xor CTRL_DATA(i+1);
end generate;
edge_int(DATAWIDTH-1) <= CTRL_DATA(0) xor CTRL_DATA(DATAWIDTH-1);
edgeprocess: process(CLOCK)
variable edge_tmp : std_logic := '0';
begin
if (CLOCK'event and CLOCK = '1') then
-- funny workaround to make OR-ing of parametrisable signals into one signal work
if (start_handshake = '1') then
edge_tmp := '0';
else
for i in 0 to DATAWIDTH-1 loop
edge_tmp := edge_tmp or edge_int(i);
end loop;
edge_int_or <= edge_tmp;
end if;
end if;
end process;
handshaker: process(RESET, CLOCK)
begin
if (RESET = '1') then
REQ <= '0';
end_handshake <= '0';
handshakestate <= Idle;
TIMEOUTONACK <= '0';
TimeOutCntr <= TimeOutCntrLd;
elsif (CLOCK'EVENT and CLOCK = '1') then
-- defaults
end_handshake <= '0';
case handshakestate is
when Idle =>
if ALIGN_START='1'then
TIMEOUTONACK <= '0';
TimeOutCntr <= TimeOutCntrLd;
end if;
if (start_handshake = '1') then
REQ <= '1';
handshakestate <= WaitAckHigh;
end if;
when WaitAckHigh =>
if (ACK = '1') then
REQ <= '0';
handshakestate <= WaitAckLow;
TimeOutCntr <= TimeOutCntrLd;
elsif(TimeOutCntr(TimeOutCntr'high) = '1') then
TIMEOUTONACK <= '1';
handshakestate <= Idle;
TimeOutCntr <= TimeOutCntrLd;
end_handshake <= '1';
else
TimeOutCntr <= TimeOutCntr - '1' ;
end if;
when WaitAckLow =>
if (ACK = '0') then
end_handshake <= '1';
handshakestate <= Idle;
TimeOutCntr <= TimeOutCntrLd;
elsif(TimeOutCntr(TimeOutCntr'high) = '1') then
TIMEOUTONACK <= '1';
handshakestate <= Idle;
TimeOutCntr <= TimeOutCntrLd;
end_handshake <= '1';
else
TimeOutCntr <= TimeOutCntr - '1';
end if;
when others =>
handshakestate <= Idle;
end case;
end if;
end process handshaker;
CTRL_SEL <= selector;
alignsequencer: process(RESET, CLOCK)
begin
if (RESET = '1') then
selector <= (others => '0');
SerdesCntr <= std_logic_vector(TO_SIGNED(3,(SerdesCntr'high+1)));
ALIGN_BUSY <= '0';
ALIGNED <= '0';
start_align_i <= '0';
CTRL_FIFO_RESET <= '1';
CTRL_SAMPLEINFIRSTBIT <= (others => '0');
CTRL_SAMPLEINLASTBIT <= (others => '0');
CTRL_SAMPLEINOTHERBIT <= (others => '0');
serdesseqstate <= Idle;
elsif (CLOCK'EVENT and CLOCK = '1') then
start_align_i <= '0';
case serdesseqstate is
when Idle =>
--CTRL_FIFO_RESET <= '0';
if (ALIGN_START = '1') then
CTRL_FIFO_RESET <= '1';
ALIGN_BUSY <= '1';
start_align_i <= '1';
SerdesCntr <= std_logic_vector(TO_SIGNED((NROF_CONN-2),(SerdesCntr'high+1)));
selector <= (others => '0');
serdesseqstate <= TrainSerdes;
end if;
when TrainSerdes =>
serdesseqstate <= WaitTrainSerdesBusyOn;
when WaitTrainSerdesBusyOn =>
if (busy_align_i = '1') then
serdesseqstate <= WaitTrainSerdesBusyOff;
end if;
when WaitTrainSerdesBusyOff =>
if (busy_align_i = '0') then
CTRL_SAMPLEINFIRSTBIT(TO_INTEGER(UNSIGNED(selector))) <= CTRL_SAMPLEINFIRSTBIT_i;
CTRL_SAMPLEINLASTBIT(TO_INTEGER(UNSIGNED(selector))) <= CTRL_SAMPLEINLASTBIT_i;
CTRL_SAMPLEINOTHERBIT(TO_INTEGER(UNSIGNED(selector))) <= CTRL_SAMPLEINOTHERBIT_i;
if (SerdesCntr(SerdesCntr'high) = '1') then
ALIGNED <= '1';
ALIGN_BUSY <= '0';
CTRL_FIFO_RESET <= '0';
serdesseqstate <= Idle;
else
start_align_i <= '1';
selector <= selector + '1';
SerdesCntr <= SerdesCntr - '1';
serdesseqstate <= TrainSerdes;
end if;
end if;
when others =>
serdesseqstate <= Idle;
end case;
end if;
end process alignsequencer;
aligning: process(RESET, CLOCK)
variable index : integer range 0 to 65535;
begin
if (RESET = '1') then
done_align_i <= '0';
busy_align_i <= '0';
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
CTRL_BITSLIP <= '0';
CTRL_SAMPLEINFIRSTBIT_i <= '0';
CTRL_SAMPLEINLASTBIT_i <= '0';
CTRL_SAMPLEINOTHERBIT_i <= '0';
edge_init <= (others => '0');
data_init <= (others => '0');
EDGE_DETECT <= (others => '0');
TRAINING_DETECT <= (others => '0');
STABLE_DETECT <= (others => '0');
FIRST_EDGE_FOUND <= (others => '0');
SECOND_EDGE_FOUND <= (others => '0');
WORD_ALIGN <= (others => '0');
NROF_RETRIES <= (others => '0');
TAP_SETTING <= (others => '0');
WINDOW_WIDTH <= (others => '0');
start_handshake <= '0';
maxcount <= (others => '1');
tapcount <= (others => '0');
windowcount <= (others => '0');
bitcount <= (others => '0');
retries <= (others => '0');
compare <= (others => (others => '0'));
RetryCntr <= (others => '1');
GenCntr <= (others => '1');
index := 0;
alignstate <= Idle;
elsif (CLOCK'event and CLOCK = '1') then
--defaults
done_align_i <= '0';
start_handshake <= '0';
index := TO_INTEGER(UNSIGNED(selector));
-- generate compare words
-- the 2 last versions will be the 'special' words that when stable sampling
-- occurs on both of them the resulting parallel words will be skewed.
-- In this case the data written into the FIFO has to be compensated for the skew
--
for i in 0 to (DATAWIDTH-1) loop
compare(i) <= STD_LOGIC_VECTOR(UNSIGNED(TRAINING) ROL (i+6));
end loop;
case alignstate is
when Idle =>
busy_align_i <= '0';
if (start_align_i = '1') then
busy_align_i <= '1';
--reset status words
EDGE_DETECT(index) <= '0';
TRAINING_DETECT(index) <= '0';
STABLE_DETECT(index) <= '0';
FIRST_EDGE_FOUND(index) <= '0';
SECOND_EDGE_FOUND(index) <= '0';
WORD_ALIGN(index) <= '0';
NROF_RETRIES((16*index)+15 downto 16*index) <= (others => '0');
TAP_SETTING((10*index)+9 downto 10*index) <= (others => '0');
WINDOW_WIDTH((10*index)+9 downto 10*index) <= (others => '0');
tapcount <= (others => '0');
windowcount <= (others => '0');
bitcount <= (others => '0');
Maxcount <= std_logic_vector(TO_UNSIGNED((TAP_COUNT_MAX-1),(Maxcount'high+1)));
retries <= (others => '0');
RetryCntr <= retry_count_load;
if (AUTOALIGN = '1') then -- use training algorithm
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
start_handshake <= '1';
CTRL_SAMPLEINFIRSTBIT_i <= '0';
CTRL_SAMPLEINLASTBIT_i <= '0';
CTRL_SAMPLEINOTHERBIT_i <= '0';
alignstate <= Reset_Delay;
else -- manually set tapcount
start_handshake <= '1';
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
GenCntr <= "000000" & MANUAL_TAP;
CTRL_SAMPLEINFIRSTBIT_i <= '0';
CTRL_SAMPLEINLASTBIT_i <= '0';
CTRL_SAMPLEINOTHERBIT_i <= '0';
alignstate <= Reset_Delay_Man;
end if;
end if;
when Reset_Delay =>
GenCntr <= std_logic_vector(TO_UNSIGNED((STABLE_COUNT-1),(GenCntr'high+1)));
if (end_handshake = '1') then
alignstate <= Wait_Reset_Delay;
end if;
when Wait_Reset_Delay =>
start_handshake <= '1';
--do nothing
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
alignstate <= Get_Edge;
when Get_Edge =>
if (end_handshake = '1') then
EDGE_DETECT(index) <= edge_int_or;
alignstate <= Check_Edge;
end if;
when Check_Edge =>
if (RetryCntr(RetryCntr'high) = '1') then -- no stable edge found within retry limit
NROF_RETRIES((16*index)+15 downto 16*index) <= retries;
TAP_SETTING((10*index)+9 downto 10*index) <= tapcount;
alignstate <= Idle;
else
RetryCntr <= RetryCntr - '1';
if (edge_int_or = '1') then -- edge found, check stability
DATA_init <= CTRL_DATA; -- memorize data
edge_init <= edge_int; -- memorize data edges
start_handshake <= '1';
--do nothing
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
alignstate <= Wait_Sample_Stable;
else
start_handshake <= '1'; -- no edge found but retrylimit not yet reached, increment tap and try again
if (Maxcount(Maxcount'high) = '1') then
retries <= retries + '1';
RetryCntr <= RetryCntr - '1';
tapcount <= (others => '0');
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
Maxcount <= std_logic_vector(TO_UNSIGNED((TAP_COUNT_MAX-1),(Maxcount'high+1)));
alignstate <= Reset_Delay;
else
retries <= retries + '1';
RetryCntr <= RetryCntr - '1';
tapcount <= tapcount + '1';
Maxcount <= Maxcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
alignstate <= Get_Edge;
end if;
end if;
end if;
when Wait_Sample_Stable =>
if (end_handshake = '1') then
if (GenCntr(GenCntr'high) = '1') then -- sampled x times the same edge data
STABLE_DETECT(index) <= '1';
GenCntr <= std_logic_vector(TO_UNSIGNED((DATAWIDTH-1),(GenCntr'high+1))); --recycle stablecounter for compare purposes
alignstate <= Compare_Training;
else
if (edge_init /= edge_int) then -- data not the same, increment tab and try again
start_handshake <= '1';
retries <= retries + '1';
RetryCntr <= RetryCntr - '1';
if (Maxcount(Maxcount'high) = '1') then
tapcount <= (others => '0');
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
Maxcount <= std_logic_vector(TO_UNSIGNED((TAP_COUNT_MAX-1),(Maxcount'high+1)));
alignstate <= Reset_Delay;
else
tapcount <= tapcount + '1';
Maxcount <= Maxcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
GenCntr <= StableCntrLoad;
alignstate <= Get_Edge;
end if;
else
GenCntr <= GenCntr - '1';
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
start_handshake <= '1';
end if;
end if;
end if;
-- the data detected as 'stable' in the previous state should be the training word.
-- therefore no new data is 'grabbed' from the serdes module
when Compare_Training =>
if (GenCntr(GenCntr'high) = '1') then
start_handshake <= '1';
if (Maxcount(Maxcount'high) = '1') then
tapcount <= (others => '0');
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
Maxcount <= std_logic_vector(TO_UNSIGNED((TAP_COUNT_MAX-1),(Maxcount'high+1)));
alignstate <= Reset_Delay;
else
retries <= retries + '1';
RetryCntr <= RetryCntr - '1';
tapcount <= tapcount + '1';
Maxcount <= Maxcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
GenCntr <= StableCntrLoad;
alignstate <= Get_Edge;
end if;
else
if (CTRL_DATA = compare(TO_INTEGER(UNSIGNED(GenCntr)))) then
TRAINING_DETECT(index) <= '1';
if (GenCntr = DATAWIDTH-1) then
CTRL_SAMPLEINFIRSTBIT_i <= '0';
CTRL_SAMPLEINLASTBIT_i <= '1';
CTRL_SAMPLEINOTHERBIT_i <= '0';
elsif (GenCntr = DATAWIDTH-2) then
CTRL_SAMPLEINFIRSTBIT_i <= '1';
CTRL_SAMPLEINLASTBIT_i <= '0';
CTRL_SAMPLEINOTHERBIT_i <= '0';
else
CTRL_SAMPLEINFIRSTBIT_i <= '0';
CTRL_SAMPLEINLASTBIT_i <= '0';
CTRL_SAMPLEINOTHERBIT_i <= '1';
end if;
alignstate <= Valid_Begin_Found;
end if;
GenCntr <= GenCntr - '1';
end if;
when Valid_Begin_Found =>
start_handshake <= '1';
Maxcount <= Maxcount - '1';
tapcount <= tapcount + '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
alignstate <= CheckFirstEdgeChanged;
when CheckFirstEdgeChanged =>
if (end_handshake = '1') then
IF (
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROR 1)) and (INVERSE_BITORDER = FALSE)) or
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROL 1)) and (INVERSE_BITORDER = TRUE))
) THEN --edge found (1 time)
start_handshake <= '1';
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
GenCntr <= std_logic_vector(TO_UNSIGNED((STABLE_COUNT-1),(GenCntr'high+1)));
alignstate <= CheckFirstEdgeStable;
else
start_handshake <= '1';
if (Maxcount(Maxcount'high) = '1') then
tapcount <= (others => '0');
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
Maxcount <= std_logic_vector(TO_UNSIGNED((TAP_COUNT_MAX-1),(Maxcount'high+1)));
alignstate <= Reset_Delay;
else
Maxcount <= Maxcount - '1';
tapcount <= tapcount + '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
end if;
end if;
end if;
when CheckFirstEdgeStable =>
if (end_handshake = '1') then
start_handshake <= '1';
if (GenCntr(GenCntr'high) = '1') then -- edge detected ok
windowcount <= windowcount + '1';
bitcount <= bitcount + '1';
tapcount <= tapcount + '1';
Maxcount <= Maxcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
FIRST_EDGE_FOUND(index) <= '1';
alignstate <= CheckSecondEdgeChanged;
else
GenCntr <= GenCntr - '1';
IF (
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROR 1)) and (INVERSE_BITORDER = FALSE)) or
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROL 1)) and (INVERSE_BITORDER = TRUE))
) THEN
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
else -- edge changed during stability test
GenCntr <= std_logic_vector(TO_UNSIGNED((STABLE_COUNT-1),(GenCntr'high+1)));
tapcount <= tapcount + '1'; -- increment tapcount by one and try again
bitcount <= bitcount + '1';
Maxcount <= Maxcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
alignstate <= CheckFirstEdgeChanged;
end if;
end if;
end if;
when CheckSecondEdgeChanged =>
if (end_handshake = '1') then
IF (
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROR 2)) and (INVERSE_BITORDER = FALSE)) or
((CTRL_DATA = STD_LOGIC_VECTOR(UNSIGNED(DATA_init) ROL 2)) and (INVERSE_BITORDER = TRUE))
) THEN -- 2nd edge found, window found
SECOND_EDGE_FOUND(index) <= '1';
WINDOW_WIDTH((10*index)+9 downto 10*index) <= windowcount;
BIT_WIDTH((10*index)+9 downto 10*index) <= bitcount;
GenCntr <= ("0000000" & windowcount(9 downto 1)) - "10"; --divide by 2
start_handshake <= '1';
tapcount <= tapcount - '1';
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '1';
alignstate <= WindowFound;
else
start_handshake <= '1';
if (Maxcount(Maxcount'high) = '1') then --overrun tapcount
CTRL_RESET <= '1';
CTRL_INC <= '0';
CTRL_CE <= '0';
alignstate <= Reset_Delay;
else
windowcount <= windowcount + '1';
bitcount <= bitcount + '1';
Maxcount <= Maxcount - '1';
tapcount <= tapcount + '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
end if;
end if;
end if;
when WindowFound =>
if (end_handshake = '1') then
if (GenCntr(GenCntr'high) = '1') then
--TAP_SETTING((10*index)+9 downto 10*index) <= tapcount;
alignstate <= Start_Word_Align;
else
start_handshake <= '1';
tapcount <= tapcount - '1';
GenCntr <= GenCntr - '1';
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '1';
end if;
end if;
when Reset_Delay_Man =>
if (end_handshake = '1') then
if (GenCntr(GenCntr'high) = '1') then
alignstate <= Start_Word_Align;
--TAP_SETTING((10*index)+9 downto 10*index) <= tapcount;
else
GenCntr <= GenCntr - '1';
start_handshake <= '1';
tapcount <= tapcount + '1';
CTRL_RESET <= '0';
CTRL_INC <= '1';
CTRL_CE <= '1';
end if;
end if;
-- wordalignment, can fail in manual tap mode, or when bitalign algorithm fails
when Start_Word_Align =>
if (CTRL_DATA = TRAINING) then
WORD_ALIGN(index) <= '1';
alignstate <= Alignment_Done;
else
start_handshake <= '1';
GenCntr <= std_logic_vector(TO_UNSIGNED((DATAWIDTH-2),(GenCntr'high+1)));
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
CTRL_BITSLIP <= '1';
alignstate <= Do_Word_Align;
end if;
when Do_Word_Align =>
if (end_handshake = '1') then
if (CTRL_DATA = TRAINING) then
WORD_ALIGN(index) <= '1';
alignstate <= Alignment_Done;
else
if (GenCntr(GenCntr'high) = '1') then --alignment failed
TAP_SETTING((10*index)+9 downto 10*index) <= tapcount;
NROF_RETRIES((16*index)+15 downto 16*index) <= retries;
alignstate <= Idle;
else
start_handshake <= '1';
CTRL_BITSLIP <= '1';
GenCntr <= GenCntr - '1';
end if;
end if;
end if;
when Alignment_Done =>
done_align_i <= '1';
CTRL_RESET <= '0';
CTRL_INC <= '0';
CTRL_CE <= '0';
CTRL_BITSLIP <= '0';
NROF_RETRIES((16*index)+15 downto 16*index) <= retries;
TAP_SETTING((10*index)+9 downto 10*index) <= tapcount;
alignstate <= Idle;
when others =>
alignstate <= Idle;
end case;
end if;
end process;
end rtl; |
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity interrupt_controller is
port ( clock: in std_logic;
reset: in std_logic;
stall: in std_logic;
stall_cpu: out std_logic;
mwait_cpu: out std_logic;
irq_vector_cpu: out std_logic_vector(31 downto 0);
irq_cpu: out std_logic;
irq_ack_cpu: in std_logic;
exception_cpu: in std_logic;
inst_addr_cpu: in std_logic_vector(31 downto 0);
inst_in_cpu: out std_logic_vector(31 downto 0);
data_addr_cpu: in std_logic_vector(31 downto 0);
data_in_cpu: out std_logic_vector(31 downto 0);
data_out_cpu: in std_logic_vector(31 downto 0);
data_w_cpu: in std_logic_vector(3 downto 0);
data_access_cpu: in std_logic;
addr_mem: out std_logic_vector(31 downto 0);
data_read_mem: in std_logic_vector(31 downto 0);
data_write_mem: out std_logic_vector(31 downto 0);
data_we_mem: out std_logic_vector(3 downto 0);
extio_in: in std_logic_vector(7 downto 0);
extio_out: out std_logic_vector(7 downto 0)
);
end interrupt_controller;
architecture arch_interrupt_controller of interrupt_controller is
signal irq_cause, irq_mask_reg, irq_status_reg, extio_out_reg: std_logic_vector(7 downto 0);
signal periph_data, irq_vector_reg, irq_epc_reg, inst_reg: std_logic_vector(31 downto 0);
signal interrupt, irq, data_access_cpu_dly: std_logic;
type pulse_state_type is (irq_idle, irq_int, irq_req, irq_ackn, irq_done);
signal pulse_state: pulse_state_type;
signal pulse_next_state: pulse_state_type;
signal periph_access, periph_access_dly, periph_access_we: std_logic;
signal data_we_mem_s: std_logic_vector(3 downto 0);
begin
-- address decoder, read from peripheral registers
process(clock, reset, periph_access, data_addr_cpu, irq_vector_reg, irq_cause, irq_mask_reg, irq_status_reg, irq_epc_reg, data_read_mem, extio_in, extio_out_reg)
begin
if reset = '1' then
periph_data <= (others => '0');
elsif clock'event and clock = '1' then
if periph_access = '1' then
case data_addr_cpu(7 downto 4) is
when "0000" => -- IRQ_VECTOR (RW)
periph_data <= irq_vector_reg;
when "0001" => -- IRQ_CAUSE (RO)
periph_data <= x"000000" & irq_cause(7 downto 0);
when "0010" => -- IRQ_MASK (RW)
periph_data <= x"000000" & irq_mask_reg(7 downto 0);
when "0011" => -- IRQ_STATUS (RW)
periph_data <= x"000000" & irq_status_reg;
when "0100" => -- IRQ_EPC (RO)
periph_data <= irq_epc_reg(31 downto 0);
when "1000" => -- EXTIO_IN (RO)
periph_data <= x"000000" & extio_in;
when "1001" => -- EXTIO_OUT (RW)
periph_data <= x"000000" & extio_out_reg;
when others =>
periph_data <= data_read_mem;
end case;
end if;
end if;
end process;
inst_in_cpu <= data_read_mem when data_access_cpu = '0' else inst_reg;
data_in_cpu <= data_read_mem when periph_access_dly = '0' else periph_data;
-- peripheral register logic, write to peripheral registers
process(clock, reset, data_addr_cpu, data_out_cpu, periph_access, periph_access_we, irq_ack_cpu)
begin
if reset = '1' then
irq_vector_reg <= (others => '0');
irq_mask_reg <= (others => '0');
irq_status_reg <= (others => '0');
extio_out_reg <= (others => '0');
elsif clock'event and clock = '1' then
if periph_access = '1' and periph_access_we = '1' then
case data_addr_cpu(7 downto 4) is
when "0000" => -- IRQ_VECTOR
irq_vector_reg <= data_out_cpu(31 downto 0);
when "0010" => -- IRQ_MASK
irq_mask_reg <= data_out_cpu(7 downto 0);
when "0011" => -- IRQ_STATUS
irq_status_reg <= data_out_cpu(7 downto 0);
when "1001" => -- EXTIO_OUT
extio_out_reg <= data_out_cpu(7 downto 0);
when others =>
end case;
end if;
if irq_ack_cpu = '1' or exception_cpu = '1' then
irq_status_reg(0) <= '0'; -- IRQ_STATUS (clear master int bit on interrupt)
end if;
end if;
end process;
-- EPC register register load on interrupts
process(clock, reset, inst_addr_cpu, irq, irq_ack_cpu)
begin
if reset = '1' then
irq_epc_reg <= x"00000000";
elsif clock'event and clock = '1' then
if ((irq = '1' and irq_ack_cpu = '0') or exception_cpu = '1') then
irq_epc_reg <= inst_addr_cpu;
end if;
end if;
end process;
-- interrupt state machine
process(clock, reset, pulse_state, interrupt, irq_status_reg, stall)
begin
if reset = '1' then
pulse_state <= irq_idle;
pulse_next_state <= irq_idle;
irq <= '0';
elsif clock'event and clock = '1' then
if stall = '0' then
pulse_state <= pulse_next_state;
case pulse_state is
when irq_idle =>
if interrupt = '1' and irq_status_reg(0) = '1' then
pulse_next_state <= irq_int;
end if;
when irq_int =>
irq <= '1';
pulse_next_state <= irq_req;
when irq_req =>
if irq_ack_cpu = '1' then
irq <= '0';
pulse_next_state <= irq_ackn;
end if;
when irq_ackn =>
pulse_next_state <= irq_done;
when irq_done =>
if irq_status_reg(0) = '1' then
pulse_next_state <= irq_idle;
end if;
when others =>
pulse_next_state <= irq_idle;
end case;
end if;
end if;
end process;
-- data / peripheral access delay
process(clock, reset, irq_ack_cpu, periph_access, stall, data_read_mem)
begin
if reset = '1' then
periph_access_dly <= '0';
data_access_cpu_dly <= '0';
inst_reg <= (others => '0');
elsif clock'event and clock = '1' then
if stall = '0' then
periph_access_dly <= periph_access;
data_access_cpu_dly <= data_access_cpu;
if (data_access_cpu = '0') then
inst_reg <= data_read_mem;
end if;
end if;
end if;
end process;
periph_access <= '1' when data_addr_cpu(31 downto 27) = "11110" and data_access_cpu = '1' else '0';
periph_access_we <= '1' when periph_access <= '1' and data_w_cpu /= "0000" else '0';
-- memory address / write enable muxes
addr_mem <= data_addr_cpu when data_access_cpu = '1' else inst_addr_cpu;
data_write_mem <= data_out_cpu;
data_we_mem_s <= data_w_cpu when data_access_cpu = '1' and periph_access = '0' else "0000";
data_we_mem <= data_we_mem_s;
mwait_cpu <= '1' when data_access_cpu = '1' and data_access_cpu_dly = '0' else '0';
stall_cpu <= stall;
-- interrupts masking
interrupt <= '0' when (irq_cause and irq_mask_reg) = x"0000" else '1';
irq_cause <= extio_in;
irq_cpu <= irq;
irq_vector_cpu <= irq_vector_reg;
extio_out <= extio_out_reg;
end arch_interrupt_controller;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc503.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p03n01i00503ent IS
END c03s02b02x00p03n01i00503ent;
ARCHITECTURE c03s02b02x00p03n01i00503arch OF c03s02b02x00p03n01i00503ent IS
type R2 is record
R11,R12 : INTEGER;
R21,R22,R23 : BOOLEAN;
end record;
BEGIN
TESTING: PROCESS
variable k : R2;
BEGIN
k.R11 := 1;
k.R12 := 2;
k.R21 := true;
k.R22 := false;
k.R23 := true;
wait for 2 ns;
assert NOT(k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***PASSED TEST: c03s02b02x00p03n01i00503"
severity NOTE;
assert (k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***FAILED TEST: c03s02b02x00p03n01i00503 - A multiple object declaration is equivalent to a sequence of the corresponding number of single object declarations."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p03n01i00503arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc503.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p03n01i00503ent IS
END c03s02b02x00p03n01i00503ent;
ARCHITECTURE c03s02b02x00p03n01i00503arch OF c03s02b02x00p03n01i00503ent IS
type R2 is record
R11,R12 : INTEGER;
R21,R22,R23 : BOOLEAN;
end record;
BEGIN
TESTING: PROCESS
variable k : R2;
BEGIN
k.R11 := 1;
k.R12 := 2;
k.R21 := true;
k.R22 := false;
k.R23 := true;
wait for 2 ns;
assert NOT(k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***PASSED TEST: c03s02b02x00p03n01i00503"
severity NOTE;
assert (k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***FAILED TEST: c03s02b02x00p03n01i00503 - A multiple object declaration is equivalent to a sequence of the corresponding number of single object declarations."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p03n01i00503arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc503.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c03s02b02x00p03n01i00503ent IS
END c03s02b02x00p03n01i00503ent;
ARCHITECTURE c03s02b02x00p03n01i00503arch OF c03s02b02x00p03n01i00503ent IS
type R2 is record
R11,R12 : INTEGER;
R21,R22,R23 : BOOLEAN;
end record;
BEGIN
TESTING: PROCESS
variable k : R2;
BEGIN
k.R11 := 1;
k.R12 := 2;
k.R21 := true;
k.R22 := false;
k.R23 := true;
wait for 2 ns;
assert NOT(k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***PASSED TEST: c03s02b02x00p03n01i00503"
severity NOTE;
assert (k.R11=1 and k.R12=2 and k.R21=true and k.R22=false and k.R23=true)
report "***FAILED TEST: c03s02b02x00p03n01i00503 - A multiple object declaration is equivalent to a sequence of the corresponding number of single object declarations."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b02x00p03n01i00503arch;
|
-- file: tri_mode_ethernet_mac_0_clk_wiz.vhd
--
-- -----------------------------------------------------------------------------
-- (c) Copyright 2008-2013 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- -----------------------------------------------------------------------------
------------------------------------------------------------------------------
-- Output Output Phase Duty Cycle Pk-to-Pk Phase
-- Clock Freq (MHz) (degrees) (%) Jitter (ps) Error (ps)
------------------------------------------------------------------------------
-- CLK_OUT1 125.000 0.000 50.0 91.364 85.928
-- CLK_OUT2 100.000 0.000 50.0 70.716 85.928
-- CLK_OUT2 200.000 0.000 50.0
--
------------------------------------------------------------------------------
-- Input Clock Input Freq (MHz) Input Jitter (UI)
------------------------------------------------------------------------------
-- primary 200.000 0.010
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;
entity aeg_design_0_clk_wiz is
port
(-- Clock in ports
CLK_IN1 : in std_logic;
-- Clock out ports
CLK_OUT1 : out std_logic;
CLK_OUT2 : out std_logic;
CLK_OUT3 : out std_logic;
-- Status and control signals
RESET : in std_logic;
LOCKED : out std_logic
);
end aeg_design_0_clk_wiz;
architecture xilinx of aeg_design_0_clk_wiz is
-- Input clock buffering / unused connectors
signal clkin1 : std_logic;
-- Output clock buffering / unused connectors
signal clkfbout : std_logic;
signal clkfboutb_unused : std_logic;
signal clkout0 : std_logic;
signal clkout0b_unused : std_logic;
signal clkout1 : std_logic;
signal clkout1b_unused : std_logic;
signal clkout2 : std_logic;
signal clkout2b_unused : std_logic;
signal clkout3_unused : std_logic;
signal clkout3b_unused : std_logic;
signal clkout4_unused : std_logic;
signal clkout5_unused : std_logic;
signal clkout6_unused : std_logic;
-- Dynamic programming unused signals
signal do_unused : std_logic_vector(15 downto 0);
signal drdy_unused : std_logic;
-- Dynamic phase shift unused signals
signal psdone_unused : std_logic;
-- Unused status signals
signal clkfbstopped_unused : std_logic;
signal clkinstopped_unused : std_logic;
begin
-- Clocking primitive
--------------------------------------
-- Instantiation of the MMCM primitive
-- * Unused inputs are tied off
-- * Unused outputs are labeled unused
mmcm_adv_inst : MMCME2_ADV
generic map
(BANDWIDTH => "OPTIMIZED",
COMPENSATION => "ZHOLD",
DIVCLK_DIVIDE => 1,
CLKFBOUT_MULT_F => 5.000,
CLKFBOUT_PHASE => 0.000,
CLKOUT0_DIVIDE_F => 8.000,
CLKOUT0_PHASE => 0.000,
CLKOUT0_DUTY_CYCLE => 0.500,
CLKOUT1_DIVIDE => 10,
CLKOUT1_PHASE => 0.000,
CLKOUT1_DUTY_CYCLE => 0.500,
CLKOUT2_DIVIDE => 5,
CLKOUT2_PHASE => 0.000,
CLKOUT2_DUTY_CYCLE => 0.500,
CLKIN1_PERIOD => 5.000,
REF_JITTER1 => 0.010)
port map
-- Output clocks
(CLKFBOUT => clkfbout,
CLKFBOUTB => clkfboutb_unused,
CLKOUT0 => clkout0,
CLKOUT0B => clkout0b_unused,
CLKOUT1 => clkout1,
CLKOUT1B => clkout1b_unused,
CLKOUT2 => clkout2,
CLKOUT2B => clkout2b_unused,
CLKOUT3 => clkout3_unused,
CLKOUT3B => clkout3b_unused,
CLKOUT4 => clkout4_unused,
CLKOUT5 => clkout5_unused,
CLKOUT6 => clkout6_unused,
-- Input clock control
CLKFBIN => clkfbout,
CLKIN1 => CLK_IN1,
CLKIN2 => '0',
-- Tied to always select the primary input clock
CLKINSEL => '1',
-- Ports for dynamic reconfiguration
DADDR => (others => '0'),
DCLK => '0',
DEN => '0',
DI => (others => '0'),
DO => do_unused,
DRDY => drdy_unused,
DWE => '0',
-- Ports for dynamic phase shift
PSCLK => '0',
PSEN => '0',
PSINCDEC => '0',
PSDONE => psdone_unused,
-- Other control and status signals
LOCKED => LOCKED,
CLKINSTOPPED => clkinstopped_unused,
CLKFBSTOPPED => clkfbstopped_unused,
PWRDWN => '0',
RST => RESET);
-- Output buffering
-------------------------------------
clkout1_buf : BUFGCE
port map
(O => CLK_OUT1,
CE => '1',
I => clkout0);
clkout2_buf : BUFGCE
port map
(O => CLK_OUT2,
CE => '1',
I => clkout1);
clkout3_buf : BUFGCE
port map
(O => CLK_OUT3,
CE => '1',
I => clkout2);
end xilinx;
|
-- file: tri_mode_ethernet_mac_0_clk_wiz.vhd
--
-- -----------------------------------------------------------------------------
-- (c) Copyright 2008-2013 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- -----------------------------------------------------------------------------
------------------------------------------------------------------------------
-- Output Output Phase Duty Cycle Pk-to-Pk Phase
-- Clock Freq (MHz) (degrees) (%) Jitter (ps) Error (ps)
------------------------------------------------------------------------------
-- CLK_OUT1 125.000 0.000 50.0 91.364 85.928
-- CLK_OUT2 100.000 0.000 50.0 70.716 85.928
-- CLK_OUT2 200.000 0.000 50.0
--
------------------------------------------------------------------------------
-- Input Clock Input Freq (MHz) Input Jitter (UI)
------------------------------------------------------------------------------
-- primary 200.000 0.010
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;
entity aeg_design_0_clk_wiz is
port
(-- Clock in ports
CLK_IN1 : in std_logic;
-- Clock out ports
CLK_OUT1 : out std_logic;
CLK_OUT2 : out std_logic;
CLK_OUT3 : out std_logic;
-- Status and control signals
RESET : in std_logic;
LOCKED : out std_logic
);
end aeg_design_0_clk_wiz;
architecture xilinx of aeg_design_0_clk_wiz is
-- Input clock buffering / unused connectors
signal clkin1 : std_logic;
-- Output clock buffering / unused connectors
signal clkfbout : std_logic;
signal clkfboutb_unused : std_logic;
signal clkout0 : std_logic;
signal clkout0b_unused : std_logic;
signal clkout1 : std_logic;
signal clkout1b_unused : std_logic;
signal clkout2 : std_logic;
signal clkout2b_unused : std_logic;
signal clkout3_unused : std_logic;
signal clkout3b_unused : std_logic;
signal clkout4_unused : std_logic;
signal clkout5_unused : std_logic;
signal clkout6_unused : std_logic;
-- Dynamic programming unused signals
signal do_unused : std_logic_vector(15 downto 0);
signal drdy_unused : std_logic;
-- Dynamic phase shift unused signals
signal psdone_unused : std_logic;
-- Unused status signals
signal clkfbstopped_unused : std_logic;
signal clkinstopped_unused : std_logic;
begin
-- Clocking primitive
--------------------------------------
-- Instantiation of the MMCM primitive
-- * Unused inputs are tied off
-- * Unused outputs are labeled unused
mmcm_adv_inst : MMCME2_ADV
generic map
(BANDWIDTH => "OPTIMIZED",
COMPENSATION => "ZHOLD",
DIVCLK_DIVIDE => 1,
CLKFBOUT_MULT_F => 5.000,
CLKFBOUT_PHASE => 0.000,
CLKOUT0_DIVIDE_F => 8.000,
CLKOUT0_PHASE => 0.000,
CLKOUT0_DUTY_CYCLE => 0.500,
CLKOUT1_DIVIDE => 10,
CLKOUT1_PHASE => 0.000,
CLKOUT1_DUTY_CYCLE => 0.500,
CLKOUT2_DIVIDE => 5,
CLKOUT2_PHASE => 0.000,
CLKOUT2_DUTY_CYCLE => 0.500,
CLKIN1_PERIOD => 5.000,
REF_JITTER1 => 0.010)
port map
-- Output clocks
(CLKFBOUT => clkfbout,
CLKFBOUTB => clkfboutb_unused,
CLKOUT0 => clkout0,
CLKOUT0B => clkout0b_unused,
CLKOUT1 => clkout1,
CLKOUT1B => clkout1b_unused,
CLKOUT2 => clkout2,
CLKOUT2B => clkout2b_unused,
CLKOUT3 => clkout3_unused,
CLKOUT3B => clkout3b_unused,
CLKOUT4 => clkout4_unused,
CLKOUT5 => clkout5_unused,
CLKOUT6 => clkout6_unused,
-- Input clock control
CLKFBIN => clkfbout,
CLKIN1 => CLK_IN1,
CLKIN2 => '0',
-- Tied to always select the primary input clock
CLKINSEL => '1',
-- Ports for dynamic reconfiguration
DADDR => (others => '0'),
DCLK => '0',
DEN => '0',
DI => (others => '0'),
DO => do_unused,
DRDY => drdy_unused,
DWE => '0',
-- Ports for dynamic phase shift
PSCLK => '0',
PSEN => '0',
PSINCDEC => '0',
PSDONE => psdone_unused,
-- Other control and status signals
LOCKED => LOCKED,
CLKINSTOPPED => clkinstopped_unused,
CLKFBSTOPPED => clkfbstopped_unused,
PWRDWN => '0',
RST => RESET);
-- Output buffering
-------------------------------------
clkout1_buf : BUFGCE
port map
(O => CLK_OUT1,
CE => '1',
I => clkout0);
clkout2_buf : BUFGCE
port map
(O => CLK_OUT2,
CE => '1',
I => clkout1);
clkout3_buf : BUFGCE
port map
(O => CLK_OUT3,
CE => '1',
I => clkout2);
end xilinx;
|
------------------------------------------------------------
-- Combinational Logic Design
-- (ESD book figure 2.4)
-- by Weijun Zhang, 04/2001
--
-- A simple example of VHDL Structure Modeling
-- we might define two components in two separate files,
-- in main file, we use port map statement to instantiate
-- the mapping relationship between each components
-- and the entire circuit.
------------------------------------------------------------
library ieee; -- component #1
use ieee.std_logic_1164.all;
entity OR_GATE is
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end OR_GATE;
architecture behv of OR_GATE is
begin
process(X,Y)
begin
F2 <= X or Y; -- behavior des.
end process;
end behv;
-------------------------------------------------------------
library ieee; -- component #2
use ieee.std_logic_1164.all;
entity AND_GATE is
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end AND_GATE;
architecture behv of AND_GATE is
begin
process(A,B)
begin
F1 <= A and B; -- behavior des.
end process;
end behv;
--------------------------------------------------------------
library ieee; -- top level circuit
use ieee.std_logic_1164.all;
use work.all;
entity comb_ckt is
port( input1: in std_logic;
input2: in std_logic;
input3: in std_logic;
output: out std_logic
);
end comb_ckt;
architecture struct of comb_ckt is
component AND_GATE is -- as entity of AND_GATE
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end component;
component OR_GATE is -- as entity of OR_GATE
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end component;
signal wire: std_logic; -- signal just like wire
begin
-- use sign "=>" to clarify the pin mapping
Gate1: AND_GATE port map (A=>input1, B=>input2, F1=>wire);
Gate2: OR_GATE port map (X=>wire, Y=>input3, F2=>output);
end struct;
----------------------------------------------------------------
|
------------------------------------------------------------
-- Combinational Logic Design
-- (ESD book figure 2.4)
-- by Weijun Zhang, 04/2001
--
-- A simple example of VHDL Structure Modeling
-- we might define two components in two separate files,
-- in main file, we use port map statement to instantiate
-- the mapping relationship between each components
-- and the entire circuit.
------------------------------------------------------------
library ieee; -- component #1
use ieee.std_logic_1164.all;
entity OR_GATE is
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end OR_GATE;
architecture behv of OR_GATE is
begin
process(X,Y)
begin
F2 <= X or Y; -- behavior des.
end process;
end behv;
-------------------------------------------------------------
library ieee; -- component #2
use ieee.std_logic_1164.all;
entity AND_GATE is
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end AND_GATE;
architecture behv of AND_GATE is
begin
process(A,B)
begin
F1 <= A and B; -- behavior des.
end process;
end behv;
--------------------------------------------------------------
library ieee; -- top level circuit
use ieee.std_logic_1164.all;
use work.all;
entity comb_ckt is
port( input1: in std_logic;
input2: in std_logic;
input3: in std_logic;
output: out std_logic
);
end comb_ckt;
architecture struct of comb_ckt is
component AND_GATE is -- as entity of AND_GATE
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end component;
component OR_GATE is -- as entity of OR_GATE
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end component;
signal wire: std_logic; -- signal just like wire
begin
-- use sign "=>" to clarify the pin mapping
Gate1: AND_GATE port map (A=>input1, B=>input2, F1=>wire);
Gate2: OR_GATE port map (X=>wire, Y=>input3, F2=>output);
end struct;
----------------------------------------------------------------
|
------------------------------------------------------------
-- Combinational Logic Design
-- (ESD book figure 2.4)
-- by Weijun Zhang, 04/2001
--
-- A simple example of VHDL Structure Modeling
-- we might define two components in two separate files,
-- in main file, we use port map statement to instantiate
-- the mapping relationship between each components
-- and the entire circuit.
------------------------------------------------------------
library ieee; -- component #1
use ieee.std_logic_1164.all;
entity OR_GATE is
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end OR_GATE;
architecture behv of OR_GATE is
begin
process(X,Y)
begin
F2 <= X or Y; -- behavior des.
end process;
end behv;
-------------------------------------------------------------
library ieee; -- component #2
use ieee.std_logic_1164.all;
entity AND_GATE is
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end AND_GATE;
architecture behv of AND_GATE is
begin
process(A,B)
begin
F1 <= A and B; -- behavior des.
end process;
end behv;
--------------------------------------------------------------
library ieee; -- top level circuit
use ieee.std_logic_1164.all;
use work.all;
entity comb_ckt is
port( input1: in std_logic;
input2: in std_logic;
input3: in std_logic;
output: out std_logic
);
end comb_ckt;
architecture struct of comb_ckt is
component AND_GATE is -- as entity of AND_GATE
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end component;
component OR_GATE is -- as entity of OR_GATE
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end component;
signal wire: std_logic; -- signal just like wire
begin
-- use sign "=>" to clarify the pin mapping
Gate1: AND_GATE port map (A=>input1, B=>input2, F1=>wire);
Gate2: OR_GATE port map (X=>wire, Y=>input3, F2=>output);
end struct;
----------------------------------------------------------------
|
------------------------------------------------------------
-- Combinational Logic Design
-- (ESD book figure 2.4)
-- by Weijun Zhang, 04/2001
--
-- A simple example of VHDL Structure Modeling
-- we might define two components in two separate files,
-- in main file, we use port map statement to instantiate
-- the mapping relationship between each components
-- and the entire circuit.
------------------------------------------------------------
library ieee; -- component #1
use ieee.std_logic_1164.all;
entity OR_GATE is
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end OR_GATE;
architecture behv of OR_GATE is
begin
process(X,Y)
begin
F2 <= X or Y; -- behavior des.
end process;
end behv;
-------------------------------------------------------------
library ieee; -- component #2
use ieee.std_logic_1164.all;
entity AND_GATE is
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end AND_GATE;
architecture behv of AND_GATE is
begin
process(A,B)
begin
F1 <= A and B; -- behavior des.
end process;
end behv;
--------------------------------------------------------------
library ieee; -- top level circuit
use ieee.std_logic_1164.all;
use work.all;
entity comb_ckt is
port( input1: in std_logic;
input2: in std_logic;
input3: in std_logic;
output: out std_logic
);
end comb_ckt;
architecture struct of comb_ckt is
component AND_GATE is -- as entity of AND_GATE
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end component;
component OR_GATE is -- as entity of OR_GATE
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end component;
signal wire: std_logic; -- signal just like wire
begin
-- use sign "=>" to clarify the pin mapping
Gate1: AND_GATE port map (A=>input1, B=>input2, F1=>wire);
Gate2: OR_GATE port map (X=>wire, Y=>input3, F2=>output);
end struct;
----------------------------------------------------------------
|
------------------------------------------------------------
-- Combinational Logic Design
-- (ESD book figure 2.4)
-- by Weijun Zhang, 04/2001
--
-- A simple example of VHDL Structure Modeling
-- we might define two components in two separate files,
-- in main file, we use port map statement to instantiate
-- the mapping relationship between each components
-- and the entire circuit.
------------------------------------------------------------
library ieee; -- component #1
use ieee.std_logic_1164.all;
entity OR_GATE is
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end OR_GATE;
architecture behv of OR_GATE is
begin
process(X,Y)
begin
F2 <= X or Y; -- behavior des.
end process;
end behv;
-------------------------------------------------------------
library ieee; -- component #2
use ieee.std_logic_1164.all;
entity AND_GATE is
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end AND_GATE;
architecture behv of AND_GATE is
begin
process(A,B)
begin
F1 <= A and B; -- behavior des.
end process;
end behv;
--------------------------------------------------------------
library ieee; -- top level circuit
use ieee.std_logic_1164.all;
use work.all;
entity comb_ckt is
port( input1: in std_logic;
input2: in std_logic;
input3: in std_logic;
output: out std_logic
);
end comb_ckt;
architecture struct of comb_ckt is
component AND_GATE is -- as entity of AND_GATE
port( A: in std_logic;
B: in std_logic;
F1: out std_logic
);
end component;
component OR_GATE is -- as entity of OR_GATE
port( X: in std_logic;
Y: in std_logic;
F2: out std_logic
);
end component;
signal wire: std_logic; -- signal just like wire
begin
-- use sign "=>" to clarify the pin mapping
Gate1: AND_GATE port map (A=>input1, B=>input2, F1=>wire);
Gate2: OR_GATE port map (X=>wire, Y=>input3, F2=>output);
end struct;
----------------------------------------------------------------
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity missile is
port(MOVE_CLK :in std_logic;
HCount :in std_logic_vector(10 downto 0);
VCount :in std_logic_vector(10 downto 0);
MISSILE_BUTTON:in std_logic;
ALIEN_HIT :in std_logic_vector(2 downto 0);
PLAYER_POS_H :in std_logic_vector(10 downto 0);--get from player
MISSILE_OUT :out std_logic;--send to alien
MISSILE_POS_H :out std_logic_vector(10 downto 0);--send to alien
MISSILE_POS_V :out std_logic_vector(10 downto 0);--send to alien
VGA_MISSILE_EN:out std_logic);--whether show on screen
end missile;
architecture behave of missile is
signal MPOS_H :std_logic_vector(10 downto 0):="00000000000";
signal MPOS_V :std_logic_vector(10 downto 0):="01000100101";
signal missile_en:std_logic:='0';
signal OUT_POS_V :std_logic_vector(10 downto 0);
constant MISSILE_HEIGHT:integer:= 16;
constant MISSILE_WIDTH :integer:= 4;
begin
MISSILE_OUT<=missile_en;
MISSILE_POS_H<=MPOS_H;
MISSILE_POS_V<=MPOS_V;
-------------------------------------------------
MOVEMENT:process(MOVE_CLK)--calculate the movement of alien
begin
if (rising_edge(MOVE_CLK))then--the movement of missile and process of out of range
if(missile_en='1')then
if(VCount<MPOS_V or VCount>(MPOS_V+MISSILE_HEIGHT))then
--make sure the missile will not change it position while scan its area
if(MPOS_V>200)then
MPOS_V<=MPOS_V-8;
MPOS_H<=OUT_POS_V+10;
end if;
end if;
elsif(missile_en='0')then
MPOS_V<="01000100101";
end if;
end if;
end process MOVEMENT;
RESET:process(MPOS_V,MISSILE_BUTTON,ALIEN_HIT)
begin
if(missile_en='1')then
if(MPOS_V<200)then
missile_en<='0';
elsif(ALIEN_HIT(0)='1' or ALIEN_HIT(1)='1' or ALIEN_HIT(2)='1')then--if any alien has been hit
missile_en<='0';
end if;
elsif missile_en='0' then
if(MISSILE_BUTTON='0')then--if the button of missile be pressed
OUT_POS_V<=PLAYER_POS_H;
missile_en<='1';
end if;
end if;
end process RESET;
------------------------------------------------
MISSILE_SHOW:process(HCount,VCount)
begin
vga_missile_en<='0';
if(MISSILE_EN='1')then
if(VCount>(MPOS_V-1) and VCount<(MPOS_V+MISSILE_HEIGHT+1))then
if(HCount>(MPOS_H-1) and HCount<(MPOS_H+MISSILE_WIDTH+1))then
vga_missile_en<='1';
end if;
end if;
end if;
end process MISSILE_SHOW;
end behave; |
architecture RTL of FIFO is
begin
process is begin end process;
PROC_LABEL : process is
begin
end process PROC_LABEL;
-- Violations below
PROC_LABEL : process is
begin
end process;
process is
begin
end process;
end architecture RTL;
|
-- disconnected gate is "floating" or in "high impedance" state
-- to use this state, 'BIT' is not adequate
-- do
-- type tri is ('0', '1', 'Z');
-- signal a, b, c: tri;
library ieee;
use ieee.std_logic_1164.all;
-- type STD_ULOCIC is(
-- 'U' -- initialized
-- 'X' -- forcing unknown
-- '0' -- forcing 0
-- '1' -- forcing 1
-- 'Z' -- high impedence
-- 'W' -- weak unknown
-- 'L' -- weak 0
-- 'H' -- weak 1
-- '-' -- don't care
-- );
-- forcing value is a signal driven by an enabled driver.
-- weak signal is one driven through a resistor or pass transistor.
-- high impedance signal is the voltage left on a wire's capactiance.
|
-------------------------------------------------------------------------------
-- Title : UART testbench
-- Project : fpga_logic_analyzer
-------------------------------------------------------------------------------
-- File : UART_tb.vhd
-- Created : 2016-02-22
-- Last update: 2016-04-06
-- Standard : VHDL'08
-------------------------------------------------------------------------------
-- Description: This is the UART testbench
-------------------------------------------------------------------------------
-- Copyright (c) 2016 Ashton Johnson, Paul Henny, Ian Swepston, David Hurt
-------------------------------------------------------------------------------
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
-- You should have received a copy of the GNU General Public License along
-- with this program; if not, write to the Free Software Foundation, Inc.,
-- 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 2016-03-16 1.0 ian Created
-------------------------------------------------------------------------------
use WORK.all;
library ieee;
use IEEE.std_logic_1164.all;
entity UART_tb is
end entity;
library ieee;
use IEEE.std_logic_1164.all;
architecture test of sump_commsT_tb is
signal clk : std_logic; -- clock
signal rst : std_logic; -- reset
signal rx : std_logic; -- data line from top level
signal tx : std_logic;
signal tx_command : std_logic_vector(31 downto 0); -- data from storage
signal command_ready : std_logic; -- flags for data message collect
signal data_ready : std_logic; -- flag for transmit message
signal data_sent : std_logic; -- flag for transmit message
--
signal command : std_logic_vector(7 downto 0); -- commands for message handler
constant baud_rate : integer := 9600;
constant clock_freq : integer := 10_000_000;
signal recieve_data : std_logic_vector(7 downto 0);
begin
u1 : entity work.uart_comms
generic map (clock_freq => clock_freq,
baud_rate => baud_rate)
port map (clk => clk,
rst => rst,
tx => tx,
rx => rx,
tx_command => tx_command,
command_ready => command_ready,
data_ready => data_ready,
data_sent => data_sent,
command => command);
process (clk)
begin
clk <= not clk after 50 ns; -- 10 MHz clock
end process;
baud_clocking : process (clk)
begin
if(clk = '1' and clk'event) then
if (baud_counter < baud_total-1) then
baud_counter <= baud_counter + 1;
else
baud_counter <= 0;
baud_clock <= not baud_clock;
end if;
end if;
end process baud_clocking;
process
begin
rx <= '1';
rst <= '0';
wait for 10 ns;
receive_data <= "10011100";
wait until rising_edge(baud_clock);
wait until rising_edge(baud_clock);
rx <= '1'; -- nothing
wait until rising_edge(baud_clock);
rx <= '0'; -- stb
wait until rising_edge(baud_clock);
rx <= receive_data(0);
wait until rising_edge(baud_clock);
rx <= receive_data(1);
wait until rising_edge(baud_clock);
rx <= receive_data(2);
wait until rising_edge(baud_clock);
rx <= receive_data(3);
wait until rising_edge(baud_clock);
rx <= receive_data(4);
wait until rising_edge(baud_clock);
rx <= receive_data(5);
wait until rising_edge(baud_clock);
rx <= receive_data(6);
wait until rising_edge(baud_clock);
rx <= receive_data(7);
wait until rising_edge(baud_clock);
rx <= '1'; -- end
assert data_out = receive_data report "data out does not match UART data in" severity failure;
wait for 100 us;
wait until rising_edge(baud_clock);
rx_get_more_data <= '1';
end process;
process
begin
data_ready <= '0';
wait until rising_edge(baud_clock);
wait until rising_edge(baud_clock);
wait until rising_edge(baud_clock);
wait until rising_edge(baud_clock);
tx_command <= "10100111"&"00001111"&"10101010"&"01010101";
data_ready <= '1';
wait for 100 ms;
end process;
end test;
|
--------------------------------------------------------------------------------
-- Gideon's Logic Architectures - Copyright 2014
-- Entity: usb_test1
-- Date:2015-01-27
-- Author: Gideon
-- Description: Testcase 2 for USB host
-- This testcase initializes a repeated IN using split tokens
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.io_bus_bfm_pkg.all;
use work.tl_sctb_pkg.all;
use work.usb_cmd_pkg.all;
use work.tl_string_util_pkg.all;
use work.nano_addresses_pkg.all;
use work.tl_flat_memory_model_pkg.all;
entity usb_test_nano3 is
generic (
g_report_file_name : string := "work/usb_test_nano3.rpt"
);
end entity;
architecture arch of usb_test_nano3 is
signal clocks_stopped : boolean := false;
signal interrupt : std_logic;
constant Attr_Fifo_Base : unsigned(19 downto 0) := X"00700"; -- 380 * 2
constant Attr_Fifo_Tail_Address : unsigned(19 downto 0) := X"007F0"; -- 3f8 * 2
constant Attr_Fifo_Head_Address : unsigned(19 downto 0) := X"007F2"; -- 3f9 * 2
begin
i_harness: entity work.usb_harness_nano
port map (
interrupt => interrupt,
clocks_stopped => clocks_stopped );
process
variable io : p_io_bus_bfm_object;
variable mem : h_mem_object;
variable res : std_logic_vector(7 downto 0);
variable attr_fifo_tail : integer := 0;
variable attr_fifo_head : integer := 0;
variable data : std_logic_vector(15 downto 0);
procedure io_write_word(addr : unsigned(19 downto 0); word : std_logic_vector(15 downto 0)) is
begin
io_write(io => io, addr => (addr + 0), data => word(7 downto 0));
io_write(io => io, addr => (addr + 1), data => word(15 downto 8));
end procedure;
procedure io_read_word(addr : unsigned(19 downto 0); word : out std_logic_vector(15 downto 0)) is
begin
io_read(io => io, addr => (addr + 0), data => word(7 downto 0));
io_read(io => io, addr => (addr + 1), data => word(15 downto 8));
end procedure;
procedure read_attr_fifo(result : out std_logic_vector(15 downto 0)) is
variable data : std_logic_vector(15 downto 0);
begin
wait until interrupt = '1';
-- io_read_word(addr => Attr_Fifo_Head_Address, word => data);
-- attr_fifo_head := to_integer(unsigned(data));
-- L1: while true loop
-- io_read_word(addr => Attr_Fifo_Head_Address, word => data);
-- attr_fifo_head := to_integer(unsigned(data));
-- if (attr_fifo_head /= attr_fifo_tail) then
-- exit L1;
-- end if;
-- end loop;
io_read_word(addr => (Attr_Fifo_Base + attr_fifo_tail*2), word => data);
attr_fifo_tail := attr_fifo_tail + 1;
if attr_fifo_tail = 16 then
attr_fifo_tail := 0;
end if;
io_write_word(addr => Attr_Fifo_Tail_Address, word => std_logic_vector(to_unsigned(attr_fifo_tail, 16)));
sctb_trace("Fifo read: " & hstr(data));
result := data;
end procedure;
procedure check_result(expected : std_logic_vector(7 downto 0); exp_result : std_logic_vector(15 downto 0)) is
variable data : std_logic_vector(15 downto 0);
variable byte : std_logic_vector(7 downto 0);
begin
io_read_word(Command_Length, data);
sctb_trace("Command length: " & hstr(data));
io_read_word(Command_Result, data);
sctb_trace("Command result: " & hstr(data));
sctb_check(data, exp_result, "Unexpected response");
byte := read_memory_8(mem, X"00550000");
sctb_check(byte, expected, "Erroneous byte");
write_memory_8(mem, X"00550000", X"00");
end procedure;
-- procedure wait_command_done is
-- begin
-- L1: while true loop
-- io_read(io => io, addr => Command, data => res);
-- if res(1) = '1' then -- check if paused bit has been set
-- exit L1;
-- end if;
-- end loop;
-- end procedure;
begin
bind_io_bus_bfm("io", io);
bind_mem_model("memory", mem);
sctb_open_simulation("path::path", g_report_file_name);
sctb_open_region("Testing Setup request", 0);
sctb_set_log_level(c_log_level_trace);
wait for 70 ns;
io_write_word(c_nano_simulation, X"0001" ); -- set nano to simulation mode
io_write_word(c_nano_busspeed, X"0002" ); -- set bus speed to HS
io_write(io, c_nano_enable, X"01" ); -- enable nano
wait for 4 us;
--#define SPLIT_START 0x0000
--#define SPLIT_COMPLETE 0x0080
--#define SPLIT_SPEED 0x0040
--#define SPLIT_CONTROL 0x0000
--#define SPLIT_ISOCHRO 0x0010
--#define SPLIT_BULK 0x0020
--#define SPLIT_INTERRUPT 0x0030
--#define SPLIT_PORT_MSK 0x000F
--#define SPLIT_HUBAD_MSK 0x7F00
--#define SPLIT_DO_SPLIT 0x8000
io_write_word(Command_SplitCtl, X"8132"); -- Hub Address 1, Port 2, Speed = FS, EP = interrupt
io_write_word(Command_DevEP, X"0007"); -- EP7: NAK NAK DATA0 NAK NAK DATA1 NAK STALL
io_write_word(Command_MemHi, X"0055");
io_write_word(Command_MemLo, X"0000");
io_write_word(Command_MaxTrans, X"0010");
io_write_word(Command_Interval, X"0001"); -- every frame!
io_write_word(Command_Length, X"0010");
-- arm
io_write_word(Command_MemLo, X"0000");
io_write_word(Command, X"5042"); -- in with mem write, using cercular buffer
read_attr_fifo(data);
check_result(X"44", X"8001");
-- arm
io_write_word(Command_MemLo, X"0000");
io_write_word(Command, X"5842"); -- in with mem write, using cercular buffer
read_attr_fifo(data);
check_result(X"6B", X"8801");
-- arm
io_write_word(Command_MemLo, X"0000");
io_write_word(Command, X"5042"); -- in with mem write, using cercular buffer
read_attr_fifo(data);
check_result(X"00", X"C400");
sctb_close_region;
sctb_close_simulation;
clocks_stopped <= true;
wait;
end process;
end arch;
--restart; mem load -infile nano_code.hex -format hex /usb_test_nano3/i_harness/i_host/i_nano/i_buf_ram/mem; run 2000 us
|
---------------------------------------------------------------------
-- TITLE: Test Bench
-- AUTHOR: Steve Rhoads (rhoadss@yahoo.com)
-- DATE CREATED: 4/21/01
-- FILENAME: tbench.vhd
-- PROJECT: Plasma CPU core
-- COPYRIGHT: Software placed into the public domain by the author.
-- Software 'as is' without warranty. Author liable for nothing.
-- DESCRIPTION:
-- This entity provides a test bench for testing the Plasma CPU core.
---------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.mlite_pack.all;
entity tbench is
end; --entity tbench
architecture logic of tbench is
constant memory_type : string :=
"TRI_PORT_X";
-- "DUAL_PORT_";
-- "ALTERA_LPM";
-- "XILINX_16X";
constant log_file : string :=
-- "UNUSED";
"output.txt";
signal clk : std_logic := '1';
signal reset : std_logic := '1';
signal interrupt : std_logic := '0';
signal mem_write : std_logic;
signal mem_address : std_logic_vector(31 downto 2);
signal mem_data : std_logic_vector(31 downto 0);
signal mem_pause : std_logic := '0';
signal mem_byte_sel: std_logic_vector(3 downto 0);
--signal uart_read : std_logic;
signal uart_write : std_logic;
signal data_read : std_logic_vector(31 downto 0);
begin --architecture
--Uncomment the line below to test interrupts
interrupt <= '1' after 20 us when interrupt = '0' else '0' after 445 ns;
clk <= not clk after 50 ns;
reset <= '0' after 500 ns;
--mem_pause <= not mem_pause after 100 ns;
--uart_read <= '0';
data_read <= interrupt & ZERO(30 downto 0);
u1_plasma: plasma
generic map (memory_type => memory_type,
log_file => log_file)
PORT MAP (
clk => clk,
reset => reset,
uart_read => uart_write,
uart_write => uart_write,
address => mem_address,
data_write => mem_data,
data_read => data_read,
write_byte_enable => mem_byte_sel,
mem_pause_in => mem_pause,
gpio0_out => open,
gpioA_in => data_read);
end; --architecture logic
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc481.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY model IS
PORT
(
F1: OUT integer := 3;
F2: INOUT integer := 3;
F3: IN integer
);
END model;
architecture model of model is
begin
process
begin
wait for 1 ns;
assert F3= 3
report"wrong initialization of F3 through type conversion" severity failure;
assert F2 = 3
report"wrong initialization of F2 through type conversion" severity failure;
wait;
end process;
end;
ENTITY c03s02b01x01p19n01i00481ent IS
END c03s02b01x01p19n01i00481ent;
ARCHITECTURE c03s02b01x01p19n01i00481arch OF c03s02b01x01p19n01i00481ent IS
type natural_vector is array (natural range <>) of natural;
function resolution8(i:in natural_vector) return natural is
variable temp : natural := 1;
begin
return temp;
end resolution8;
subtype natural_state is resolution8 natural;
constant C66 : natural_state := 1;
function complex_scalar(s : natural_state) return integer is
begin
return 3;
end complex_scalar;
function scalar_complex(s : integer) return natural_state is
begin
return C66;
end scalar_complex;
component model1
PORT
(
F1: OUT integer;
F2: INOUT integer;
F3: IN integer
);
end component;
for T1 : model1 use entity work.model(model);
signal S1 : natural_state;
signal S2 : natural_state;
signal S3 : natural_state:= C66;
BEGIN
T1: model1
port map (
scalar_complex(F1) => S1,
scalar_complex(F2) => complex_scalar(S2),
F3 => complex_scalar(S3)
);
TESTING: PROCESS
BEGIN
wait for 1 ns;
assert NOT((S1 = C66) and (S2 = C66))
report "***PASSED TEST: c03s02b01x01p19n01i00481"
severity NOTE;
assert ((S1 = C66) and (S2 = C66))
report "***FAILED TEST: c03s02b01x01p19n01i00481 - For an interface object of mode out, buffer, inout, or linkage, if the formal part includes a type conversion function, then the parameter subtype of that function must be a constrained array subtype."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b01x01p19n01i00481arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc481.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY model IS
PORT
(
F1: OUT integer := 3;
F2: INOUT integer := 3;
F3: IN integer
);
END model;
architecture model of model is
begin
process
begin
wait for 1 ns;
assert F3= 3
report"wrong initialization of F3 through type conversion" severity failure;
assert F2 = 3
report"wrong initialization of F2 through type conversion" severity failure;
wait;
end process;
end;
ENTITY c03s02b01x01p19n01i00481ent IS
END c03s02b01x01p19n01i00481ent;
ARCHITECTURE c03s02b01x01p19n01i00481arch OF c03s02b01x01p19n01i00481ent IS
type natural_vector is array (natural range <>) of natural;
function resolution8(i:in natural_vector) return natural is
variable temp : natural := 1;
begin
return temp;
end resolution8;
subtype natural_state is resolution8 natural;
constant C66 : natural_state := 1;
function complex_scalar(s : natural_state) return integer is
begin
return 3;
end complex_scalar;
function scalar_complex(s : integer) return natural_state is
begin
return C66;
end scalar_complex;
component model1
PORT
(
F1: OUT integer;
F2: INOUT integer;
F3: IN integer
);
end component;
for T1 : model1 use entity work.model(model);
signal S1 : natural_state;
signal S2 : natural_state;
signal S3 : natural_state:= C66;
BEGIN
T1: model1
port map (
scalar_complex(F1) => S1,
scalar_complex(F2) => complex_scalar(S2),
F3 => complex_scalar(S3)
);
TESTING: PROCESS
BEGIN
wait for 1 ns;
assert NOT((S1 = C66) and (S2 = C66))
report "***PASSED TEST: c03s02b01x01p19n01i00481"
severity NOTE;
assert ((S1 = C66) and (S2 = C66))
report "***FAILED TEST: c03s02b01x01p19n01i00481 - For an interface object of mode out, buffer, inout, or linkage, if the formal part includes a type conversion function, then the parameter subtype of that function must be a constrained array subtype."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b01x01p19n01i00481arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc481.vhd,v 1.2 2001-10-26 16:29:55 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY model IS
PORT
(
F1: OUT integer := 3;
F2: INOUT integer := 3;
F3: IN integer
);
END model;
architecture model of model is
begin
process
begin
wait for 1 ns;
assert F3= 3
report"wrong initialization of F3 through type conversion" severity failure;
assert F2 = 3
report"wrong initialization of F2 through type conversion" severity failure;
wait;
end process;
end;
ENTITY c03s02b01x01p19n01i00481ent IS
END c03s02b01x01p19n01i00481ent;
ARCHITECTURE c03s02b01x01p19n01i00481arch OF c03s02b01x01p19n01i00481ent IS
type natural_vector is array (natural range <>) of natural;
function resolution8(i:in natural_vector) return natural is
variable temp : natural := 1;
begin
return temp;
end resolution8;
subtype natural_state is resolution8 natural;
constant C66 : natural_state := 1;
function complex_scalar(s : natural_state) return integer is
begin
return 3;
end complex_scalar;
function scalar_complex(s : integer) return natural_state is
begin
return C66;
end scalar_complex;
component model1
PORT
(
F1: OUT integer;
F2: INOUT integer;
F3: IN integer
);
end component;
for T1 : model1 use entity work.model(model);
signal S1 : natural_state;
signal S2 : natural_state;
signal S3 : natural_state:= C66;
BEGIN
T1: model1
port map (
scalar_complex(F1) => S1,
scalar_complex(F2) => complex_scalar(S2),
F3 => complex_scalar(S3)
);
TESTING: PROCESS
BEGIN
wait for 1 ns;
assert NOT((S1 = C66) and (S2 = C66))
report "***PASSED TEST: c03s02b01x01p19n01i00481"
severity NOTE;
assert ((S1 = C66) and (S2 = C66))
report "***FAILED TEST: c03s02b01x01p19n01i00481 - For an interface object of mode out, buffer, inout, or linkage, if the formal part includes a type conversion function, then the parameter subtype of that function must be a constrained array subtype."
severity ERROR;
wait;
END PROCESS TESTING;
END c03s02b01x01p19n01i00481arch;
|
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
--------------------------------------------------------------------------------
-- ____ ____
-- / /\/ /
-- /___/ \ / Vendor: Xilinx
-- \ \ \/ Version: O.87xd
-- \ \ Application: netgen
-- / / Filename: fifo_generator_64_512.vhd
-- /___/ /\ Timestamp: Thu Jul 25 19:22:26 2013
-- \ \ / \
-- \___\/\___\
--
-- Command : -w -sim -ofmt vhdl /home/ogamal/coregen/tmp/_cg/fifo_generator_64_512.ngc /home/ogamal/coregen/tmp/_cg/fifo_generator_64_512.vhd
-- Device : 5vlx330ff1760-2
-- Input file : /home/ogamal/coregen/tmp/_cg/fifo_generator_64_512.ngc
-- Output file : /home/ogamal/coregen/tmp/_cg/fifo_generator_64_512.vhd
-- # of Entities : 1
-- Design Name : fifo_generator_64_512
-- Xilinx : /remote/Xilinx/13.4/ISE/
--
-- Purpose:
-- This VHDL netlist is a verification model and uses simulation
-- primitives which may not represent the true implementation of the
-- device, however the netlist is functionally correct and should not
-- be modified. This file cannot be synthesized and should only be used
-- with supported simulation tools.
--
-- Reference:
-- Command Line Tools User Guide, Chapter 23
-- Synthesis and Simulation Design Guide, Chapter 6
--
--------------------------------------------------------------------------------
-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
entity fifo_generator_64_512 is
port (
clk : in STD_LOGIC := 'X';
rd_en : in STD_LOGIC := 'X';
almost_full : out STD_LOGIC;
rst : in STD_LOGIC := 'X';
empty : out STD_LOGIC;
wr_en : in STD_LOGIC := 'X';
valid : out STD_LOGIC;
full : out STD_LOGIC;
dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
din : in STD_LOGIC_VECTOR ( 63 downto 0 )
);
end fifo_generator_64_512;
architecture STRUCTURE of fifo_generator_64_512 is
signal N0 : STD_LOGIC;
signal N1 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_d1_2 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_i : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_24 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_or0000 : STD_LOGIC;
signal NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_i : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_rt_29 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_rt_31 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_rt_33 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_rt_35 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_rt_37 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_rt_39 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_rt_41 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_8_rt_43 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp2 : STD_LOGIC;
signal NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i_or0000 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_104 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_105 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_rt_108 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_rt_110 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_rt_112 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_rt_114 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_rt_116 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_rt_118 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_rt_120 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_8_rt_122 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_162 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_163 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_164 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_165 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0_Q : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d1_169 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d3_171 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_172 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_173 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_174 : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_SBITERR_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DBITERR_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_0_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_0_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_0_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_0_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_7_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_6_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_0_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_7_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_6_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_5_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_4_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_3_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_2_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_1_UNCONNECTED : STD_LOGIC;
signal NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_0_UNCONNECTED : STD_LOGIC;
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet : STD_LOGIC_VECTOR ( 3 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet : STD_LOGIC_VECTOR ( 3 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy : STD_LOGIC_VECTOR ( 7 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet : STD_LOGIC_VECTOR ( 3 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1 : STD_LOGIC_VECTOR ( 4 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet : STD_LOGIC_VECTOR ( 3 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet : STD_LOGIC_VECTOR ( 3 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy : STD_LOGIC_VECTOR ( 7 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
signal U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 1 );
begin
almost_full <= NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i;
empty <= NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_i;
valid <= U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_d1_2;
full <= U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_105;
XST_GND : GND
port map (
G => N0
);
XST_VCC : VCC
port map (
P => N1
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_d1 : FDC
generic map(
INIT => '0'
)
port map (
C => clk,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_i,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_d1_2
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_i : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_or0000,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
Q => NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_i
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_or0000,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_24
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN : FDC
generic map(
INIT => '0'
)
port map (
C => clk,
CLR => rst,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d3_171,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_162
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d3 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170,
PRE => rst,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d3_171
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : FD
generic map(
INIT => '0'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_164,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_165
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : FD
generic map(
INIT => '0'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_173,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_174
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d1_169,
PRE => rst,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : FD
generic map(
INIT => '0'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_163,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_164
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : FDPE
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_173,
D => N0,
PRE => rst,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_172
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : FD
generic map(
INIT => '0'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_172,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_173
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : FDPE
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_164,
D => N0,
PRE => rst,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_163
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d1 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => N0,
PRE => rst,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d1_169
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => N0,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => N0,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0_Q
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg_1 : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => N0,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_8_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(7),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_8_rt_43,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_7_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(6),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_rt_41,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(6),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_rt_41,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_6_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(5),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_rt_39,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(5),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_rt_39,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_5_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(4),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_rt_37,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(4),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_rt_37,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_4_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(3),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_rt_35,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_rt_35,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_3_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(2),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_rt_33,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_rt_33,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_2_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(1),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_rt_31,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_rt_31,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_1_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(0),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_rt_29,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_rt_29,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_0_Q : XORCY
port map (
CI => N0,
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_lut(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_0_Q : MUXCY
port map (
CI => N0,
DI => N1,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_lut(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_8 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(8),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_7 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(7),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_5 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(5),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_4 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(4),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_6 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(6),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_3 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(3),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_2 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(2),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_0 : FDPE
generic map(
INIT => '1'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(0),
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_1 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Result(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_8 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(8),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_7 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(7),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_6 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(6),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_5 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(5),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_4 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(4),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_3 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(3),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_2 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(2),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_1 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1_0 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_2_Q,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(0),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_2_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_1_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_0_gm1_m1 : MUXCY
port map (
CI => N1,
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_carrynet(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_2_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_1_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_0_gm1_m1 : MUXCY
port map (
CI => N1,
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_carrynet(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_2 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(2),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_0 : FDPE
generic map(
INIT => '1'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(0),
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_1 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_3 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(3),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_4 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(4),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_5 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(5),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_6 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(6),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_7 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(7),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1_8 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(8),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_8_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(7),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_8_rt_122,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_7_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(6),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_rt_120,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(6),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_rt_120,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_6_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(5),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_rt_118,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(5),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_rt_118,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_5_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(4),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_rt_116,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(4),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_rt_116,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_4_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(3),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_rt_114,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_rt_114,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_3_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(2),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_rt_112,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_rt_112,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_2_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(1),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_rt_110,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_rt_110,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_1_Q : XORCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(0),
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_rt_108,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_Q : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_rt_108,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_0_Q : XORCY
port map (
CI => N0,
LI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_lut(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_0_Q : MUXCY
port map (
CI => N0,
DI => N1,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_lut(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_8 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(8),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_7 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(7),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_5 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(5),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_4 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(4),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_6 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(6),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_2 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(2),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_1 : FDPE
generic map(
INIT => '1'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(1),
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_3 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(3),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_0 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Result(0),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_8 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(8),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_7 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(7),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_6 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(6),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_5 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(5),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_4 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(4),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_3 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(3),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_2 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(2),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_1 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(1),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2_0 : FDCE
generic map(
INIT => '0'
)
port map (
C => clk,
CE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
CLR => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_reg(1),
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(0),
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_0_gm1_m1 : MUXCY
port map (
CI => N1,
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_1_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_2_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_carrynet(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_0_gm1_m1 : MUXCY
port map (
CI => N1,
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_1_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_2_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_carrynet(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_gmux_gm_0_gm1_m1 : MUXCY
port map (
CI => N1,
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_gmux_gm_1_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(0),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_gmux_gm_2_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(1),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_gmux_gm_3_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(2),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_gmux_gm_4_gms_ms : MUXCY
port map (
CI => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_carrynet(3),
DI => N0,
S => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp2
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_104
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170,
Q => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_105
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i : FDP
generic map(
INIT => '1'
)
port map (
C => clk,
D => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i_or0000,
PRE => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rst_d2_170,
Q => NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : LUT2
generic map(
INIT => X"4"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_174,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_172,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : LUT2
generic map(
INIT => X"4"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_165,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_163,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_i1 : LUT2
generic map(
INIT => X"4"
)
port map (
I0 => NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_i,
I1 => rd_en,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grhf_rhf_ram_valid_i
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1 : LUT3
generic map(
INIT => X"F4"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_24,
I1 => rd_en,
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0_Q,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1 : LUT2
generic map(
INIT => X"2"
)
port map (
I0 => wr_en,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_104,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_ram_rd_en_i1 : LUT2
generic map(
INIT => X"2"
)
port map (
I0 => rd_en,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_24,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1_4_not00001 : LUT2
generic map(
INIT => X"9"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(8),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_4_not00001 : LUT2
generic map(
INIT => X"9"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(8),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_4_not00001 : LUT2
generic map(
INIT => X"9"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_4_not00001 : LUT2
generic map(
INIT => X"9"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_4_not00001 : LUT2
generic map(
INIT => X"9"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1_3_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(7),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_3_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(7),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_3_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_3_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(7),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(6),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_3_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1_2_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(5),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_2_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(5),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_2_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_2_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(5),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(4),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_2_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1_1_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(3),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_1_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(3),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_1_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_1_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(3),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(2),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_1_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1_0_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(1),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_gaf_c2_v1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_0_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(1),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d1(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_0_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_0_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(1),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(0),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_0_and00001 : LUT4
generic map(
INIT => X"9009"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1),
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_or00001 : LUT6
generic map(
INIT => X"F3A2F300FFA2FF00"
)
port map (
I0 => rd_en,
I1 => wr_en,
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_104,
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_24,
I4 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1,
I5 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_or0000
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i_or00001 : LUT6
generic map(
INIT => X"2F0222022F222222"
)
port map (
I0 => NlwRenamedSig_OI_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_162,
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
I3 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
I4 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp2,
I5 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_afull_i_or0000
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(7),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_7_rt_41
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_6_rt_39
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(5),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_5_rt_37
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_4_rt_35
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_3_rt_33
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_2_rt_31
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_cy_1_rt_29
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(7),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_7_rt_120
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(6),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_6_rt_118
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(5),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_5_rt_116
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(4),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_4_rt_114
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(3),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_3_rt_112
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(2),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_2_rt_110
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(1),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_cy_1_rt_108
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_8_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_xor_8_rt_43
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_8_rt : LUT1
generic map(
INIT => X"2"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(8),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_xor_8_rt_122
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb1 : LUT6
generic map(
INIT => X"0702020227222222"
)
port map (
I0 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_104,
I1 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_162,
I2 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
I3 => wr_en,
I4 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
I5 => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0,
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_lut_0_INV_0 : INV
port map (
I => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Mcount_count_lut(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_lut_0_INV_0 : INV
port map (
I => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count(0),
O => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Mcount_count_lut(0)
);
U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP :
RAMB36SDP_EXP
generic map(
DO_REG => 0,
EN_ECC_READ => FALSE,
EN_ECC_SCRUB => FALSE,
EN_ECC_WRITE => FALSE,
INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT => X"000000000000000000",
SRVAL => X"000000000000000000",
INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_FILE => "NONE",
SIM_COLLISION_CHECK => "ALL",
SIM_MODE => "SAFE",
INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
)
port map (
RDENU => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
RDENL => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
WRENU => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WRENL => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
SSRU => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0_Q,
SSRL => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_reg_0_Q,
RDCLKU => clk,
RDCLKL => clk,
WRCLKU => clk,
WRCLKL => clk,
RDRCLKU => clk,
RDRCLKL => clk,
REGCEU => N0,
REGCEL => N0,
SBITERR =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_SBITERR_UNCONNECTED
,
DBITERR =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DBITERR_UNCONNECTED
,
DI(63) => din(63),
DI(62) => din(62),
DI(61) => din(61),
DI(60) => din(60),
DI(59) => din(59),
DI(58) => din(58),
DI(57) => din(57),
DI(56) => din(56),
DI(55) => din(55),
DI(54) => din(54),
DI(53) => din(53),
DI(52) => din(52),
DI(51) => din(51),
DI(50) => din(50),
DI(49) => din(49),
DI(48) => din(48),
DI(47) => din(47),
DI(46) => din(46),
DI(45) => din(45),
DI(44) => din(44),
DI(43) => din(43),
DI(42) => din(42),
DI(41) => din(41),
DI(40) => din(40),
DI(39) => din(39),
DI(38) => din(38),
DI(37) => din(37),
DI(36) => din(36),
DI(35) => din(35),
DI(34) => din(34),
DI(33) => din(33),
DI(32) => din(32),
DI(31) => din(31),
DI(30) => din(30),
DI(29) => din(29),
DI(28) => din(28),
DI(27) => din(27),
DI(26) => din(26),
DI(25) => din(25),
DI(24) => din(24),
DI(23) => din(23),
DI(22) => din(22),
DI(21) => din(21),
DI(20) => din(20),
DI(19) => din(19),
DI(18) => din(18),
DI(17) => din(17),
DI(16) => din(16),
DI(15) => din(15),
DI(14) => din(14),
DI(13) => din(13),
DI(12) => din(12),
DI(11) => din(11),
DI(10) => din(10),
DI(9) => din(9),
DI(8) => din(8),
DI(7) => din(7),
DI(6) => din(6),
DI(5) => din(5),
DI(4) => din(4),
DI(3) => din(3),
DI(2) => din(2),
DI(1) => din(1),
DI(0) => din(0),
DIP(7) => N0,
DIP(6) => N0,
DIP(5) => N0,
DIP(4) => N0,
DIP(3) => N0,
DIP(2) => N0,
DIP(1) => N0,
DIP(0) => N0,
RDADDRL(15) => N1,
RDADDRL(14) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
RDADDRL(13) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
RDADDRL(12) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
RDADDRL(11) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
RDADDRL(10) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
RDADDRL(9) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
RDADDRL(8) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
RDADDRL(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
RDADDRL(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
RDADDRL(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_5_UNCONNECTED
,
RDADDRL(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_4_UNCONNECTED
,
RDADDRL(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_3_UNCONNECTED
,
RDADDRL(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_2_UNCONNECTED
,
RDADDRL(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_1_UNCONNECTED
,
RDADDRL(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRL_0_UNCONNECTED
,
RDADDRU(14) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(8),
RDADDRU(13) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(7),
RDADDRU(12) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(6),
RDADDRU(11) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(5),
RDADDRU(10) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(4),
RDADDRU(9) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(3),
RDADDRU(8) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(2),
RDADDRU(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(1),
RDADDRU(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_count_d1(0),
RDADDRU(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_5_UNCONNECTED
,
RDADDRU(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_4_UNCONNECTED
,
RDADDRU(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_3_UNCONNECTED
,
RDADDRU(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_2_UNCONNECTED
,
RDADDRU(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_1_UNCONNECTED
,
RDADDRU(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_RDADDRU_0_UNCONNECTED
,
WRADDRL(15) => N1,
WRADDRL(14) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8),
WRADDRL(13) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7),
WRADDRL(12) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6),
WRADDRL(11) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5),
WRADDRL(10) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4),
WRADDRL(9) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3),
WRADDRL(8) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2),
WRADDRL(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1),
WRADDRL(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0),
WRADDRL(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_5_UNCONNECTED
,
WRADDRL(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_4_UNCONNECTED
,
WRADDRL(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_3_UNCONNECTED
,
WRADDRL(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_2_UNCONNECTED
,
WRADDRL(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_1_UNCONNECTED
,
WRADDRL(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRL_0_UNCONNECTED
,
WRADDRU(14) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(8),
WRADDRU(13) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(7),
WRADDRU(12) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(6),
WRADDRU(11) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(5),
WRADDRU(10) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(4),
WRADDRU(9) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(3),
WRADDRU(8) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(2),
WRADDRU(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(1),
WRADDRU(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_count_d2(0),
WRADDRU(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_5_UNCONNECTED
,
WRADDRU(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_4_UNCONNECTED
,
WRADDRU(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_3_UNCONNECTED
,
WRADDRU(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_2_UNCONNECTED
,
WRADDRU(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_1_UNCONNECTED
,
WRADDRU(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_WRADDRU_0_UNCONNECTED
,
WEU(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(5) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(4) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(3) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(2) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(1) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEU(0) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(7) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(6) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(5) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(4) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(3) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(2) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(1) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
WEL(0) => U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
DO(63) => dout(63),
DO(62) => dout(62),
DO(61) => dout(61),
DO(60) => dout(60),
DO(59) => dout(59),
DO(58) => dout(58),
DO(57) => dout(57),
DO(56) => dout(56),
DO(55) => dout(55),
DO(54) => dout(54),
DO(53) => dout(53),
DO(52) => dout(52),
DO(51) => dout(51),
DO(50) => dout(50),
DO(49) => dout(49),
DO(48) => dout(48),
DO(47) => dout(47),
DO(46) => dout(46),
DO(45) => dout(45),
DO(44) => dout(44),
DO(43) => dout(43),
DO(42) => dout(42),
DO(41) => dout(41),
DO(40) => dout(40),
DO(39) => dout(39),
DO(38) => dout(38),
DO(37) => dout(37),
DO(36) => dout(36),
DO(35) => dout(35),
DO(34) => dout(34),
DO(33) => dout(33),
DO(32) => dout(32),
DO(31) => dout(31),
DO(30) => dout(30),
DO(29) => dout(29),
DO(28) => dout(28),
DO(27) => dout(27),
DO(26) => dout(26),
DO(25) => dout(25),
DO(24) => dout(24),
DO(23) => dout(23),
DO(22) => dout(22),
DO(21) => dout(21),
DO(20) => dout(20),
DO(19) => dout(19),
DO(18) => dout(18),
DO(17) => dout(17),
DO(16) => dout(16),
DO(15) => dout(15),
DO(14) => dout(14),
DO(13) => dout(13),
DO(12) => dout(12),
DO(11) => dout(11),
DO(10) => dout(10),
DO(9) => dout(9),
DO(8) => dout(8),
DO(7) => dout(7),
DO(6) => dout(6),
DO(5) => dout(5),
DO(4) => dout(4),
DO(3) => dout(3),
DO(2) => dout(2),
DO(1) => dout(1),
DO(0) => dout(0),
DOP(7) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_7_UNCONNECTED
,
DOP(6) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_6_UNCONNECTED
,
DOP(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_5_UNCONNECTED
,
DOP(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_4_UNCONNECTED
,
DOP(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_3_UNCONNECTED
,
DOP(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_2_UNCONNECTED
,
DOP(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_1_UNCONNECTED
,
DOP(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_DOP_0_UNCONNECTED
,
ECCPARITY(7) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_7_UNCONNECTED
,
ECCPARITY(6) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_6_UNCONNECTED
,
ECCPARITY(5) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_5_UNCONNECTED
,
ECCPARITY(4) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_4_UNCONNECTED
,
ECCPARITY(3) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_3_UNCONNECTED
,
ECCPARITY(2) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_2_UNCONNECTED
,
ECCPARITY(1) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_1_UNCONNECTED
,
ECCPARITY(0) =>
NLW_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_v5_noinit_ram_SDP_WIDE_PRIM36_noeccerr_SDP_ECCPARITY_0_UNCONNECTED
);
end STRUCTURE;
-- synthesis translate_on
|
-- DIG_IN.VHD (a peripheral module for SCOMP)
-- This module reads digital inputs directly, without debouncing
LIBRARY IEEE;
LIBRARY LPM;
USE IEEE.STD_LOGIC_1164.ALL;
USE LPM.LPM_COMPONENTS.ALL;
ENTITY DIG_IN IS
PORT(
CS : IN STD_LOGIC;
DI : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
IO_DATA : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0)
);
END DIG_IN;
ARCHITECTURE a OF DIG_IN IS
SIGNAL B_DI : STD_LOGIC_VECTOR(15 DOWNTO 0);
BEGIN
-- Use LPM function to create bidirectional I/O data bus
IO_BUS: lpm_bustri
GENERIC MAP (
lpm_width => 16
)
PORT MAP (
data => B_DI,
enabledt => CS,
tridata => IO_DATA
);
PROCESS
BEGIN
WAIT UNTIL RISING_EDGE(CS);
B_DI <= DI; -- sample the input on the rising edge of CS
END PROCESS;
END a;
|
-- $Id: usr_access_unisim.vhd 1181 2019-07-08 17:00:50Z mueller $
-- SPDX-License-Identifier: GPL-3.0-or-later
-- Copyright 2016- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
------------------------------------------------------------------------------
-- Module Name: usr_access_unisim - syn
-- Description: Wrapper for USR_ACCESS* entities
--
-- Dependencies: -
-- Test bench: -
-- Target Devices: generic Series-7
-- Tool versions: viv 2015.4; ghdl 0.33
--
-- Revision History:
-- Date Rev Version Comment
-- 2016-04-02 758 1.0 Initial version
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.ALL;
use work.slvtypes.all;
entity usr_access_unisim is -- wrapper for USR_ACCESS family
port (
DATA : out slv32 -- usr_access register value
);
end usr_access_unisim;
architecture syn of usr_access_unisim is
signal DATA_RAW : slv32 := (others=>'0');
begin
UA : USR_ACCESSE2
port map (
CFGCLK => open,
DATA => DATA_RAW,
DATAVALID => open
);
-- the USR_ACCESSE2 simulation model unfortunately returns always 'UUUU'
-- no way to configure it for reasonable simulation behavior
-- there this sanitiser
proc_data: process (DATA_RAW)
variable idata : slv32 := (others=>'0');
begin
idata := to_x01(DATA_RAW);
if is_x(idata) then
idata := (others=>'0');
end if;
DATA <= idata;
end process proc_data;
end syn;
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity example_core_lite_v1_0 is
generic (
-- Users to add parameters here
-- User parameters ends
-- Do not modify the parameters beyond this line
-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_DATA_WIDTH : integer := 32;
C_S00_AXI_ADDR_WIDTH : integer := 6
);
port (
-- Users to add ports here
-- External GPIO Inputs
GPIO_IN : in std_logic_vector(31 downto 0);
-- External GPIO Outputs
GPIO_OUT : out std_logic_vector(31 downto 0);
-- User ports ends
-- Do not modify the ports beyond this line
-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk : in std_logic;
s00_axi_aresetn : in std_logic;
s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
s00_axi_awprot : in std_logic_vector(2 downto 0);
s00_axi_awvalid : in std_logic;
s00_axi_awready : out std_logic;
s00_axi_wdata : in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
s00_axi_wstrb : in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
s00_axi_wvalid : in std_logic;
s00_axi_wready : out std_logic;
s00_axi_bresp : out std_logic_vector(1 downto 0);
s00_axi_bvalid : out std_logic;
s00_axi_bready : in std_logic;
s00_axi_araddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
s00_axi_arprot : in std_logic_vector(2 downto 0);
s00_axi_arvalid : in std_logic;
s00_axi_arready : out std_logic;
s00_axi_rdata : out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
s00_axi_rresp : out std_logic_vector(1 downto 0);
s00_axi_rvalid : out std_logic;
s00_axi_rready : in std_logic
);
end example_core_lite_v1_0;
architecture arch_imp of example_core_lite_v1_0 is
-- component declaration
component example_core_lite_v1_0_S00_AXI is
generic (
C_S_AXI_DATA_WIDTH : integer := 32;
C_S_AXI_ADDR_WIDTH : integer := 6
);
port (
-- Output register from ARM (i.e. Send commands and Data)
SLV_REG00_OUT : out std_logic_vector(31 downto 0);
SLV_REG01_OUT : out std_logic_vector(31 downto 0);
SLV_REG02_OUT : out std_logic_vector(31 downto 0);
SLV_REG03_OUT : out std_logic_vector(31 downto 0);
-- Input register to ARM (i.e. Receive status and Data)
SLV_REG04_IN : in std_logic_vector(31 downto 0);
SLV_REG05_IN : in std_logic_vector(31 downto 0);
SLV_REG06_IN : in std_logic_vector(31 downto 0);
SLV_REG07_IN : in std_logic_vector(31 downto 0);
SLV_REG08_IN : in std_logic_vector(31 downto 0);
SLV_REG09_IN : in std_logic_vector(31 downto 0);
SLV_REG10_IN : in std_logic_vector(31 downto 0);
SLV_REG11_IN : in std_logic_vector(31 downto 0);
S_AXI_ACLK : in std_logic;
S_AXI_ARESETN : in std_logic;
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_AWPROT : in std_logic_vector(2 downto 0);
S_AXI_AWVALID : in std_logic;
S_AXI_AWREADY : out std_logic;
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
S_AXI_WVALID : in std_logic;
S_AXI_WREADY : out std_logic;
S_AXI_BRESP : out std_logic_vector(1 downto 0);
S_AXI_BVALID : out std_logic;
S_AXI_BREADY : in std_logic;
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_ARPROT : in std_logic_vector(2 downto 0);
S_AXI_ARVALID : in std_logic;
S_AXI_ARREADY : out std_logic;
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_RRESP : out std_logic_vector(1 downto 0);
S_AXI_RVALID : out std_logic;
S_AXI_RREADY : in std_logic
);
end component example_core_lite_v1_0_S00_AXI;
COMPONENT example_core
PORT(
SYS_CLK : IN std_logic;
RST : IN std_logic;
SELECT_IN : IN std_logic_vector(31 downto 0);
INT_A : IN std_logic_vector(31 downto 0);
INT_B : IN std_logic_vector(31 downto 0);
CNTR_OUT : OUT std_logic_vector(31 downto 0);
ADD_C : OUT std_logic_vector(31 downto 0);
MUL_C1 : OUT std_logic_vector(31 downto 0);
MUL_C2 : OUT std_logic_vector(31 downto 0);
REV_A : OUT std_logic_vector(31 downto 0);
INV_B : OUT std_logic_vector(31 downto 0);
SELECT_OUT : OUT std_logic_vector(31 downto 0)
);
END COMPONENT;
signal select_in_buf : std_logic_vector(31 downto 0);
signal int_a_buf : std_logic_vector(31 downto 0);
signal int_b_buf : std_logic_vector(31 downto 0);
signal cntr_out_buf : std_logic_vector(31 downto 0);
signal add_c_buf : std_logic_vector(31 downto 0);
signal mul_c1_buf : std_logic_vector(31 downto 0);
signal mul_c2_buf : std_logic_vector(31 downto 0);
signal rev_a_buf : std_logic_vector(31 downto 0);
signal inv_b_buf : std_logic_vector(31 downto 0);
signal select_out_buf : std_logic_vector(31 downto 0);
begin
-- Instantiation of Axi Bus Interface S00_AXI
example_core_lite_v1_0_S00_AXI_inst : example_core_lite_v1_0_S00_AXI
generic map (
C_S_AXI_DATA_WIDTH => C_S00_AXI_DATA_WIDTH,
C_S_AXI_ADDR_WIDTH => C_S00_AXI_ADDR_WIDTH
)
port map (
-- Output register from ARM (i.e. Send commands and Data)
SLV_REG00_OUT => GPIO_OUT,
SLV_REG01_OUT => select_in_buf,
SLV_REG02_OUT => int_a_buf,
SLV_REG03_OUT => int_b_buf,
-- Input register to ARM (i.e. Receive status and Data)
SLV_REG04_IN => GPIO_IN,
SLV_REG05_IN => cntr_out_buf,
SLV_REG06_IN => add_c_buf,
SLV_REG07_IN => mul_c1_buf,
SLV_REG08_IN => mul_c2_buf,
SLV_REG09_IN => rev_a_buf,
SLV_REG10_IN => inv_b_buf,
SLV_REG11_IN => select_out_buf,
S_AXI_ACLK => s00_axi_aclk,
S_AXI_ARESETN => s00_axi_aresetn,
S_AXI_AWADDR => s00_axi_awaddr,
S_AXI_AWPROT => s00_axi_awprot,
S_AXI_AWVALID => s00_axi_awvalid,
S_AXI_AWREADY => s00_axi_awready,
S_AXI_WDATA => s00_axi_wdata,
S_AXI_WSTRB => s00_axi_wstrb,
S_AXI_WVALID => s00_axi_wvalid,
S_AXI_WREADY => s00_axi_wready,
S_AXI_BRESP => s00_axi_bresp,
S_AXI_BVALID => s00_axi_bvalid,
S_AXI_BREADY => s00_axi_bready,
S_AXI_ARADDR => s00_axi_araddr,
S_AXI_ARPROT => s00_axi_arprot,
S_AXI_ARVALID => s00_axi_arvalid,
S_AXI_ARREADY => s00_axi_arready,
S_AXI_RDATA => s00_axi_rdata,
S_AXI_RRESP => s00_axi_rresp,
S_AXI_RVALID => s00_axi_rvalid,
S_AXI_RREADY => s00_axi_rready
);
-- Add user logic here
Inst_example_core: example_core PORT MAP(
SYS_CLK => s00_axi_aclk,
RST => s00_axi_aresetn,
SELECT_IN => select_in_buf,
INT_A => int_a_buf,
INT_B => int_b_buf,
CNTR_OUT => cntr_out_buf,
ADD_C => add_c_buf,
MUL_C1 => mul_c1_buf,
MUL_C2 => mul_c2_buf,
REV_A => rev_a_buf,
INV_B => inv_b_buf,
SELECT_OUT => select_out_buf
);
-- User logic ends
end arch_imp;
|
--
-------------------------------------------------------------------------------------------
-- Copyright © 2010-2013, Xilinx, Inc.
-- This file contains confidential and proprietary information of Xilinx, Inc. and is
-- protected under U.S. and international copyright and other intellectual property laws.
-------------------------------------------------------------------------------------------
--
-- Disclaimer:
-- This disclaimer is not a license and does not grant any rights to the materials
-- distributed herewith. Except as otherwise provided in a valid license issued to
-- you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
-- MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
-- DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
-- INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT,
-- OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
-- (whether in contract or tort, including negligence, or under any other theory
-- of liability) for any loss or damage of any kind or nature related to, arising
-- under or in connection with these materials, including for any direct, or any
-- indirect, special, incidental, or consequential loss or damage (including loss
-- of data, profits, goodwill, or any type of loss or damage suffered as a result
-- of any action brought by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-safe, or for use in any
-- application requiring fail-safe performance, such as life-support or safety
-- devices or systems, Class III medical devices, nuclear facilities, applications
-- related to the deployment of airbags, or any other applications that could lead
-- to death, personal injury, or severe property or environmental damage
-- (individually and collectively, "Critical Applications"). Customer assumes the
-- sole risk and liability of any use of Xilinx products in Critical Applications,
-- subject only to applicable laws and regulations governing limitations on product
-- liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
--
-------------------------------------------------------------------------------------------
--
ROM_form.vhd
Production template for a 2K program for KCPSM6 in a Virtex-6 device using a
RAMB36E1 primitive.
Ken Chapman (Xilinx Ltd)
5th August 2011 - First Release
14th March 2013 - Unused address inputs on BRAMs connected High to reflect
descriptions UG363.
This is a VHDL template file for the KCPSM6 assembler.
This VHDL file is not valid as input directly into a synthesis or a simulation tool.
The assembler will read this template and insert the information required to complete
the definition of program ROM and write it out to a new '.vhd' file that is ready for
synthesis and simulation.
This template can be modified to define alternative memory definitions. However, you are
responsible for ensuring the template is correct as the assembler does not perform any
checking of the VHDL.
The assembler identifies all text enclosed by {} characters, and replaces these
character strings. All templates should include these {} character strings for
the assembler to work correctly.
The next line is used to determine where the template actually starts.
{begin template}
--
-------------------------------------------------------------------------------------------
-- Copyright © 2010-2013, Xilinx, Inc.
-- This file contains confidential and proprietary information of Xilinx, Inc. and is
-- protected under U.S. and international copyright and other intellectual property laws.
-------------------------------------------------------------------------------------------
--
-- Disclaimer:
-- This disclaimer is not a license and does not grant any rights to the materials
-- distributed herewith. Except as otherwise provided in a valid license issued to
-- you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
-- MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
-- DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
-- INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT,
-- OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
-- (whether in contract or tort, including negligence, or under any other theory
-- of liability) for any loss or damage of any kind or nature related to, arising
-- under or in connection with these materials, including for any direct, or any
-- indirect, special, incidental, or consequential loss or damage (including loss
-- of data, profits, goodwill, or any type of loss or damage suffered as a result
-- of any action brought by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-safe, or for use in any
-- application requiring fail-safe performance, such as life-support or safety
-- devices or systems, Class III medical devices, nuclear facilities, applications
-- related to the deployment of airbags, or any other applications that could lead
-- to death, personal injury, or severe property or environmental damage
-- (individually and collectively, "Critical Applications"). Customer assumes the
-- sole risk and liability of any use of Xilinx products in Critical Applications,
-- subject only to applicable laws and regulations governing limitations on product
-- liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
--
-------------------------------------------------------------------------------------------
--
--
-- Production definition of a 2K program for KCPSM6 in a Virtex-6 device using a
-- RAMB36E1 primitive.
--
-- Note: The complete 12-bit address bus is connected to KCPSM6 to facilitate future code
-- expansion with minimum changes being required to the hardware description.
-- Only the lower 11-bits of the address are actually used for the 2K address range
-- 000 to 7FF hex.
--
-- Program defined by '{psmname}.psm'.
--
-- Generated by KCPSM6 Assembler: {timestamp}.
--
-- Assembler used ROM_form template: ROM_form_V6_2K_14March13.vhd
--
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity {name} is
Port ( address : in std_logic_vector(11 downto 0);
instruction : out std_logic_vector(17 downto 0);
enable : in std_logic;
clk : in std_logic);
end {name};
--
architecture low_level_definition of {name} is
--
signal address_a : std_logic_vector(15 downto 0);
signal data_in_a : std_logic_vector(35 downto 0);
signal data_out_a : std_logic_vector(35 downto 0);
signal address_b : std_logic_vector(15 downto 0);
signal data_in_b : std_logic_vector(35 downto 0);
signal data_out_b : std_logic_vector(35 downto 0);
signal enable_b : std_logic;
signal clk_b : std_logic;
signal we_b : std_logic_vector(7 downto 0);
--
begin
--
address_a <= '1' & address(10 downto 0) & "1111";
instruction <= data_out_a(33 downto 32) & data_out_a(15 downto 0);
data_in_a <= "00000000000000000000000000000000000" & address(11);
--
address_b <= "1111111111111111";
data_in_b <= "00" & data_out_b(33 downto 32) & "0000000000000000" & data_out_b(15 downto 0);
enable_b <= '0';
we_b <= "00000000";
clk_b <= '0';
--
kcpsm6_rom: RAMB36E1
generic map ( READ_WIDTH_A => 18,
WRITE_WIDTH_A => 18,
DOA_REG => 0,
INIT_A => X"000000000",
RSTREG_PRIORITY_A => "REGCE",
SRVAL_A => X"000000000",
WRITE_MODE_A => "WRITE_FIRST",
READ_WIDTH_B => 18,
WRITE_WIDTH_B => 18,
DOB_REG => 0,
INIT_B => X"000000000",
RSTREG_PRIORITY_B => "REGCE",
SRVAL_B => X"000000000",
WRITE_MODE_B => "WRITE_FIRST",
INIT_FILE => "NONE",
SIM_COLLISION_CHECK => "ALL",
RAM_MODE => "TDP",
RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
EN_ECC_READ => FALSE,
EN_ECC_WRITE => FALSE,
RAM_EXTENSION_A => "NONE",
RAM_EXTENSION_B => "NONE",
SIM_DEVICE => "VIRTEX6",
INIT_00 => X"{INIT_00}",
INIT_01 => X"{INIT_01}",
INIT_02 => X"{INIT_02}",
INIT_03 => X"{INIT_03}",
INIT_04 => X"{INIT_04}",
INIT_05 => X"{INIT_05}",
INIT_06 => X"{INIT_06}",
INIT_07 => X"{INIT_07}",
INIT_08 => X"{INIT_08}",
INIT_09 => X"{INIT_09}",
INIT_0A => X"{INIT_0A}",
INIT_0B => X"{INIT_0B}",
INIT_0C => X"{INIT_0C}",
INIT_0D => X"{INIT_0D}",
INIT_0E => X"{INIT_0E}",
INIT_0F => X"{INIT_0F}",
INIT_10 => X"{INIT_10}",
INIT_11 => X"{INIT_11}",
INIT_12 => X"{INIT_12}",
INIT_13 => X"{INIT_13}",
INIT_14 => X"{INIT_14}",
INIT_15 => X"{INIT_15}",
INIT_16 => X"{INIT_16}",
INIT_17 => X"{INIT_17}",
INIT_18 => X"{INIT_18}",
INIT_19 => X"{INIT_19}",
INIT_1A => X"{INIT_1A}",
INIT_1B => X"{INIT_1B}",
INIT_1C => X"{INIT_1C}",
INIT_1D => X"{INIT_1D}",
INIT_1E => X"{INIT_1E}",
INIT_1F => X"{INIT_1F}",
INIT_20 => X"{INIT_20}",
INIT_21 => X"{INIT_21}",
INIT_22 => X"{INIT_22}",
INIT_23 => X"{INIT_23}",
INIT_24 => X"{INIT_24}",
INIT_25 => X"{INIT_25}",
INIT_26 => X"{INIT_26}",
INIT_27 => X"{INIT_27}",
INIT_28 => X"{INIT_28}",
INIT_29 => X"{INIT_29}",
INIT_2A => X"{INIT_2A}",
INIT_2B => X"{INIT_2B}",
INIT_2C => X"{INIT_2C}",
INIT_2D => X"{INIT_2D}",
INIT_2E => X"{INIT_2E}",
INIT_2F => X"{INIT_2F}",
INIT_30 => X"{INIT_30}",
INIT_31 => X"{INIT_31}",
INIT_32 => X"{INIT_32}",
INIT_33 => X"{INIT_33}",
INIT_34 => X"{INIT_34}",
INIT_35 => X"{INIT_35}",
INIT_36 => X"{INIT_36}",
INIT_37 => X"{INIT_37}",
INIT_38 => X"{INIT_38}",
INIT_39 => X"{INIT_39}",
INIT_3A => X"{INIT_3A}",
INIT_3B => X"{INIT_3B}",
INIT_3C => X"{INIT_3C}",
INIT_3D => X"{INIT_3D}",
INIT_3E => X"{INIT_3E}",
INIT_3F => X"{INIT_3F}",
INIT_40 => X"{INIT_40}",
INIT_41 => X"{INIT_41}",
INIT_42 => X"{INIT_42}",
INIT_43 => X"{INIT_43}",
INIT_44 => X"{INIT_44}",
INIT_45 => X"{INIT_45}",
INIT_46 => X"{INIT_46}",
INIT_47 => X"{INIT_47}",
INIT_48 => X"{INIT_48}",
INIT_49 => X"{INIT_49}",
INIT_4A => X"{INIT_4A}",
INIT_4B => X"{INIT_4B}",
INIT_4C => X"{INIT_4C}",
INIT_4D => X"{INIT_4D}",
INIT_4E => X"{INIT_4E}",
INIT_4F => X"{INIT_4F}",
INIT_50 => X"{INIT_50}",
INIT_51 => X"{INIT_51}",
INIT_52 => X"{INIT_52}",
INIT_53 => X"{INIT_53}",
INIT_54 => X"{INIT_54}",
INIT_55 => X"{INIT_55}",
INIT_56 => X"{INIT_56}",
INIT_57 => X"{INIT_57}",
INIT_58 => X"{INIT_58}",
INIT_59 => X"{INIT_59}",
INIT_5A => X"{INIT_5A}",
INIT_5B => X"{INIT_5B}",
INIT_5C => X"{INIT_5C}",
INIT_5D => X"{INIT_5D}",
INIT_5E => X"{INIT_5E}",
INIT_5F => X"{INIT_5F}",
INIT_60 => X"{INIT_60}",
INIT_61 => X"{INIT_61}",
INIT_62 => X"{INIT_62}",
INIT_63 => X"{INIT_63}",
INIT_64 => X"{INIT_64}",
INIT_65 => X"{INIT_65}",
INIT_66 => X"{INIT_66}",
INIT_67 => X"{INIT_67}",
INIT_68 => X"{INIT_68}",
INIT_69 => X"{INIT_69}",
INIT_6A => X"{INIT_6A}",
INIT_6B => X"{INIT_6B}",
INIT_6C => X"{INIT_6C}",
INIT_6D => X"{INIT_6D}",
INIT_6E => X"{INIT_6E}",
INIT_6F => X"{INIT_6F}",
INIT_70 => X"{INIT_70}",
INIT_71 => X"{INIT_71}",
INIT_72 => X"{INIT_72}",
INIT_73 => X"{INIT_73}",
INIT_74 => X"{INIT_74}",
INIT_75 => X"{INIT_75}",
INIT_76 => X"{INIT_76}",
INIT_77 => X"{INIT_77}",
INIT_78 => X"{INIT_78}",
INIT_79 => X"{INIT_79}",
INIT_7A => X"{INIT_7A}",
INIT_7B => X"{INIT_7B}",
INIT_7C => X"{INIT_7C}",
INIT_7D => X"{INIT_7D}",
INIT_7E => X"{INIT_7E}",
INIT_7F => X"{INIT_7F}",
INITP_00 => X"{INITP_00}",
INITP_01 => X"{INITP_01}",
INITP_02 => X"{INITP_02}",
INITP_03 => X"{INITP_03}",
INITP_04 => X"{INITP_04}",
INITP_05 => X"{INITP_05}",
INITP_06 => X"{INITP_06}",
INITP_07 => X"{INITP_07}",
INITP_08 => X"{INITP_08}",
INITP_09 => X"{INITP_09}",
INITP_0A => X"{INITP_0A}",
INITP_0B => X"{INITP_0B}",
INITP_0C => X"{INITP_0C}",
INITP_0D => X"{INITP_0D}",
INITP_0E => X"{INITP_0E}",
INITP_0F => X"{INITP_0F}")
port map( ADDRARDADDR => address_a,
ENARDEN => enable,
CLKARDCLK => clk,
DOADO => data_out_a(31 downto 0),
DOPADOP => data_out_a(35 downto 32),
DIADI => data_in_a(31 downto 0),
DIPADIP => data_in_a(35 downto 32),
WEA => "0000",
REGCEAREGCE => '0',
RSTRAMARSTRAM => '0',
RSTREGARSTREG => '0',
ADDRBWRADDR => address_b,
ENBWREN => enable_b,
CLKBWRCLK => clk_b,
DOBDO => data_out_b(31 downto 0),
DOPBDOP => data_out_b(35 downto 32),
DIBDI => data_in_b(31 downto 0),
DIPBDIP => data_in_b(35 downto 32),
WEBWE => we_b,
REGCEB => '0',
RSTRAMB => '0',
RSTREGB => '0',
CASCADEINA => '0',
CASCADEINB => '0',
INJECTDBITERR => '0',
INJECTSBITERR => '0');
--
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE {name}.vhd
--
------------------------------------------------------------------------------------
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc3201.vhd,v 1.3 2001-10-29 02:12:45 paw Exp $
-- $Revision: 1.3 $
--
-- ---------------------------------------------------------------------
library std;
use std.TEXTIO.all;
ENTITY c14s03b00x00p42n01i03201ent IS
END c14s03b00x00p42n01i03201ent;
ARCHITECTURE c14s03b00x00p42n01i03201arch OF c14s03b00x00p42n01i03201ent IS
BEGIN
TESTING: PROCESS
file F : TEXT open read_mode is "iofile.14";
variable L : LINE;
variable vstring : string(1 to 3);
variable fail : integer := 0;
BEGIN
for I in 1 to 100 loop
READLINE (F, L);
READ (L, vstring);
if (vstring /= "niu") then
fail := 1;
end if;
end loop;
assert NOT(fail = 0)
report "***PASSED TEST: c14s03b00x00p42n01i03201"
severity NOTE;
assert (fail = 0)
report "***FAILED TEST: c14s03b00x00p42n01i03201 - procedure READLINE for string TEXT file test failed, plese check s010116.vhd file also."
severity ERROR;
wait;
END PROCESS TESTING;
END c14s03b00x00p42n01i03201arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc3201.vhd,v 1.3 2001-10-29 02:12:45 paw Exp $
-- $Revision: 1.3 $
--
-- ---------------------------------------------------------------------
library std;
use std.TEXTIO.all;
ENTITY c14s03b00x00p42n01i03201ent IS
END c14s03b00x00p42n01i03201ent;
ARCHITECTURE c14s03b00x00p42n01i03201arch OF c14s03b00x00p42n01i03201ent IS
BEGIN
TESTING: PROCESS
file F : TEXT open read_mode is "iofile.14";
variable L : LINE;
variable vstring : string(1 to 3);
variable fail : integer := 0;
BEGIN
for I in 1 to 100 loop
READLINE (F, L);
READ (L, vstring);
if (vstring /= "niu") then
fail := 1;
end if;
end loop;
assert NOT(fail = 0)
report "***PASSED TEST: c14s03b00x00p42n01i03201"
severity NOTE;
assert (fail = 0)
report "***FAILED TEST: c14s03b00x00p42n01i03201 - procedure READLINE for string TEXT file test failed, plese check s010116.vhd file also."
severity ERROR;
wait;
END PROCESS TESTING;
END c14s03b00x00p42n01i03201arch;
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc3201.vhd,v 1.3 2001-10-29 02:12:45 paw Exp $
-- $Revision: 1.3 $
--
-- ---------------------------------------------------------------------
library std;
use std.TEXTIO.all;
ENTITY c14s03b00x00p42n01i03201ent IS
END c14s03b00x00p42n01i03201ent;
ARCHITECTURE c14s03b00x00p42n01i03201arch OF c14s03b00x00p42n01i03201ent IS
BEGIN
TESTING: PROCESS
file F : TEXT open read_mode is "iofile.14";
variable L : LINE;
variable vstring : string(1 to 3);
variable fail : integer := 0;
BEGIN
for I in 1 to 100 loop
READLINE (F, L);
READ (L, vstring);
if (vstring /= "niu") then
fail := 1;
end if;
end loop;
assert NOT(fail = 0)
report "***PASSED TEST: c14s03b00x00p42n01i03201"
severity NOTE;
assert (fail = 0)
report "***FAILED TEST: c14s03b00x00p42n01i03201 - procedure READLINE for string TEXT file test failed, plese check s010116.vhd file also."
severity ERROR;
wait;
END PROCESS TESTING;
END c14s03b00x00p42n01i03201arch;
|
--
-- This is the top level VHDL file.
--
-- It iobufs for bidirational signals (towards an optional
-- external fast SRAM.
--
-- Pins fit the AVNET Virtex-E Evaluation board
--
-- For other boards, change pin assignments in this file.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use work.cpu_pack.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity board_cpu is
PORT ( CLK40 : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
CLK_OUT : out STD_LOGIC;
LED : out STD_LOGIC_VECTOR (7 downto 0);
ENABLE_N : out STD_LOGIC;
DEACTIVATE_N : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR (7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(14 downto 0);
XM_CE_N : out STD_LOGIC;
XM_OE_N : out STD_LOGIC;
XM_WE_N : inout STD_LOGIC;
XM_DIO : inout STD_LOGIC_VECTOR(7 downto 0)
);
end board_cpu;
architecture behavioral of board_cpu is
COMPONENT cpu
PORT( CLK_I : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR( 7 downto 0);
LED : out STD_LOGIC_VECTOR( 7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(15 downto 0);
XM_RDAT : in STD_LOGIC_VECTOR( 7 downto 0);
XM_WDAT : out STD_LOGIC_VECTOR( 7 downto 0);
XM_WE : out STD_LOGIC;
XM_CE : out STD_LOGIC
);
END COMPONENT;
signal XM_WDAT : std_logic_vector( 7 downto 0);
signal XM_RDAT : std_logic_vector( 7 downto 0);
signal MEM_T : std_logic;
signal XM_WE : std_logic;
signal WE_N : std_logic;
signal DEL_WE_N : std_logic;
signal XM_CE : std_logic;
signal LCLK : std_logic;
begin
cp: cpu
PORT MAP( CLK_I => CLK40,
SWITCH => SWITCH,
SER_IN => SER_IN,
SER_OUT => SER_OUT,
TEMP_SPO => TEMP_SPO,
TEMP_SPI => TEMP_SPI,
XM_ADR(14 downto 0) => XM_ADR,
XM_ADR(15) => open,
XM_RDAT => XM_RDAT,
XM_WDAT => XM_WDAT,
XM_WE => XM_WE,
XM_CE => XM_CE,
TEMP_CE => TEMP_CE,
TEMP_SCLK => TEMP_SCLK,
SEG1 => SEG1,
SEG2 => SEG2,
LED => LED
);
ENABLE_N <= '0';
DEACTIVATE_N <= '1';
CLK_OUT <= LCLK;
MEM_T <= DEL_WE_N; -- active low
WE_N <= not XM_WE;
XM_OE_N <= XM_WE;
XM_CE_N <= not XM_CE;
p147: iobuf PORT MAP(I => XM_WDAT(7), O => XM_RDAT(7), T => MEM_T, IO => XM_DIO(7));
p144: iobuf PORT MAP(I => XM_WDAT(0), O => XM_RDAT(0), T => MEM_T, IO => XM_DIO(0));
p142: iobuf PORT MAP(I => XM_WDAT(6), O => XM_RDAT(6), T => MEM_T, IO => XM_DIO(6));
p141: iobuf PORT MAP(I => XM_WDAT(1), O => XM_RDAT(1), T => MEM_T, IO => XM_DIO(1));
p140: iobuf PORT MAP(I => XM_WDAT(5), O => XM_RDAT(5), T => MEM_T, IO => XM_DIO(5));
p139: iobuf PORT MAP(I => XM_WDAT(2), O => XM_RDAT(2), T => MEM_T, IO => XM_DIO(2));
p133: iobuf PORT MAP(I => XM_WDAT(4), O => XM_RDAT(4), T => MEM_T, IO => XM_DIO(4));
p131: iobuf PORT MAP(I => XM_WDAT(3), O => XM_RDAT(3), T => MEM_T, IO => XM_DIO(3));
p63: iobuf PORT MAP(I => WE_N, O => DEL_WE_N, T => '0', IO => XM_WE_N);
process(CLK40)
begin
if (rising_edge(CLK40)) then
LCLK <= not LCLK;
end if;
end process;
end behavioral;
|
--
-- This is the top level VHDL file.
--
-- It iobufs for bidirational signals (towards an optional
-- external fast SRAM.
--
-- Pins fit the AVNET Virtex-E Evaluation board
--
-- For other boards, change pin assignments in this file.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use work.cpu_pack.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity board_cpu is
PORT ( CLK40 : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
CLK_OUT : out STD_LOGIC;
LED : out STD_LOGIC_VECTOR (7 downto 0);
ENABLE_N : out STD_LOGIC;
DEACTIVATE_N : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR (7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(14 downto 0);
XM_CE_N : out STD_LOGIC;
XM_OE_N : out STD_LOGIC;
XM_WE_N : inout STD_LOGIC;
XM_DIO : inout STD_LOGIC_VECTOR(7 downto 0)
);
end board_cpu;
architecture behavioral of board_cpu is
COMPONENT cpu
PORT( CLK_I : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR( 7 downto 0);
LED : out STD_LOGIC_VECTOR( 7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(15 downto 0);
XM_RDAT : in STD_LOGIC_VECTOR( 7 downto 0);
XM_WDAT : out STD_LOGIC_VECTOR( 7 downto 0);
XM_WE : out STD_LOGIC;
XM_CE : out STD_LOGIC
);
END COMPONENT;
signal XM_WDAT : std_logic_vector( 7 downto 0);
signal XM_RDAT : std_logic_vector( 7 downto 0);
signal MEM_T : std_logic;
signal XM_WE : std_logic;
signal WE_N : std_logic;
signal DEL_WE_N : std_logic;
signal XM_CE : std_logic;
signal LCLK : std_logic;
begin
cp: cpu
PORT MAP( CLK_I => CLK40,
SWITCH => SWITCH,
SER_IN => SER_IN,
SER_OUT => SER_OUT,
TEMP_SPO => TEMP_SPO,
TEMP_SPI => TEMP_SPI,
XM_ADR(14 downto 0) => XM_ADR,
XM_ADR(15) => open,
XM_RDAT => XM_RDAT,
XM_WDAT => XM_WDAT,
XM_WE => XM_WE,
XM_CE => XM_CE,
TEMP_CE => TEMP_CE,
TEMP_SCLK => TEMP_SCLK,
SEG1 => SEG1,
SEG2 => SEG2,
LED => LED
);
ENABLE_N <= '0';
DEACTIVATE_N <= '1';
CLK_OUT <= LCLK;
MEM_T <= DEL_WE_N; -- active low
WE_N <= not XM_WE;
XM_OE_N <= XM_WE;
XM_CE_N <= not XM_CE;
p147: iobuf PORT MAP(I => XM_WDAT(7), O => XM_RDAT(7), T => MEM_T, IO => XM_DIO(7));
p144: iobuf PORT MAP(I => XM_WDAT(0), O => XM_RDAT(0), T => MEM_T, IO => XM_DIO(0));
p142: iobuf PORT MAP(I => XM_WDAT(6), O => XM_RDAT(6), T => MEM_T, IO => XM_DIO(6));
p141: iobuf PORT MAP(I => XM_WDAT(1), O => XM_RDAT(1), T => MEM_T, IO => XM_DIO(1));
p140: iobuf PORT MAP(I => XM_WDAT(5), O => XM_RDAT(5), T => MEM_T, IO => XM_DIO(5));
p139: iobuf PORT MAP(I => XM_WDAT(2), O => XM_RDAT(2), T => MEM_T, IO => XM_DIO(2));
p133: iobuf PORT MAP(I => XM_WDAT(4), O => XM_RDAT(4), T => MEM_T, IO => XM_DIO(4));
p131: iobuf PORT MAP(I => XM_WDAT(3), O => XM_RDAT(3), T => MEM_T, IO => XM_DIO(3));
p63: iobuf PORT MAP(I => WE_N, O => DEL_WE_N, T => '0', IO => XM_WE_N);
process(CLK40)
begin
if (rising_edge(CLK40)) then
LCLK <= not LCLK;
end if;
end process;
end behavioral;
|
--
-- This is the top level VHDL file.
--
-- It iobufs for bidirational signals (towards an optional
-- external fast SRAM.
--
-- Pins fit the AVNET Virtex-E Evaluation board
--
-- For other boards, change pin assignments in this file.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use work.cpu_pack.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity board_cpu is
PORT ( CLK40 : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
CLK_OUT : out STD_LOGIC;
LED : out STD_LOGIC_VECTOR (7 downto 0);
ENABLE_N : out STD_LOGIC;
DEACTIVATE_N : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR (7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(14 downto 0);
XM_CE_N : out STD_LOGIC;
XM_OE_N : out STD_LOGIC;
XM_WE_N : inout STD_LOGIC;
XM_DIO : inout STD_LOGIC_VECTOR(7 downto 0)
);
end board_cpu;
architecture behavioral of board_cpu is
COMPONENT cpu
PORT( CLK_I : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR( 7 downto 0);
LED : out STD_LOGIC_VECTOR( 7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(15 downto 0);
XM_RDAT : in STD_LOGIC_VECTOR( 7 downto 0);
XM_WDAT : out STD_LOGIC_VECTOR( 7 downto 0);
XM_WE : out STD_LOGIC;
XM_CE : out STD_LOGIC
);
END COMPONENT;
signal XM_WDAT : std_logic_vector( 7 downto 0);
signal XM_RDAT : std_logic_vector( 7 downto 0);
signal MEM_T : std_logic;
signal XM_WE : std_logic;
signal WE_N : std_logic;
signal DEL_WE_N : std_logic;
signal XM_CE : std_logic;
signal LCLK : std_logic;
begin
cp: cpu
PORT MAP( CLK_I => CLK40,
SWITCH => SWITCH,
SER_IN => SER_IN,
SER_OUT => SER_OUT,
TEMP_SPO => TEMP_SPO,
TEMP_SPI => TEMP_SPI,
XM_ADR(14 downto 0) => XM_ADR,
XM_ADR(15) => open,
XM_RDAT => XM_RDAT,
XM_WDAT => XM_WDAT,
XM_WE => XM_WE,
XM_CE => XM_CE,
TEMP_CE => TEMP_CE,
TEMP_SCLK => TEMP_SCLK,
SEG1 => SEG1,
SEG2 => SEG2,
LED => LED
);
ENABLE_N <= '0';
DEACTIVATE_N <= '1';
CLK_OUT <= LCLK;
MEM_T <= DEL_WE_N; -- active low
WE_N <= not XM_WE;
XM_OE_N <= XM_WE;
XM_CE_N <= not XM_CE;
p147: iobuf PORT MAP(I => XM_WDAT(7), O => XM_RDAT(7), T => MEM_T, IO => XM_DIO(7));
p144: iobuf PORT MAP(I => XM_WDAT(0), O => XM_RDAT(0), T => MEM_T, IO => XM_DIO(0));
p142: iobuf PORT MAP(I => XM_WDAT(6), O => XM_RDAT(6), T => MEM_T, IO => XM_DIO(6));
p141: iobuf PORT MAP(I => XM_WDAT(1), O => XM_RDAT(1), T => MEM_T, IO => XM_DIO(1));
p140: iobuf PORT MAP(I => XM_WDAT(5), O => XM_RDAT(5), T => MEM_T, IO => XM_DIO(5));
p139: iobuf PORT MAP(I => XM_WDAT(2), O => XM_RDAT(2), T => MEM_T, IO => XM_DIO(2));
p133: iobuf PORT MAP(I => XM_WDAT(4), O => XM_RDAT(4), T => MEM_T, IO => XM_DIO(4));
p131: iobuf PORT MAP(I => XM_WDAT(3), O => XM_RDAT(3), T => MEM_T, IO => XM_DIO(3));
p63: iobuf PORT MAP(I => WE_N, O => DEL_WE_N, T => '0', IO => XM_WE_N);
process(CLK40)
begin
if (rising_edge(CLK40)) then
LCLK <= not LCLK;
end if;
end process;
end behavioral;
|
--
-- This is the top level VHDL file.
--
-- It iobufs for bidirational signals (towards an optional
-- external fast SRAM.
--
-- Pins fit the AVNET Virtex-E Evaluation board
--
-- For other boards, change pin assignments in this file.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use work.cpu_pack.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity board_cpu is
PORT ( CLK40 : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
CLK_OUT : out STD_LOGIC;
LED : out STD_LOGIC_VECTOR (7 downto 0);
ENABLE_N : out STD_LOGIC;
DEACTIVATE_N : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR (7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(14 downto 0);
XM_CE_N : out STD_LOGIC;
XM_OE_N : out STD_LOGIC;
XM_WE_N : inout STD_LOGIC;
XM_DIO : inout STD_LOGIC_VECTOR(7 downto 0)
);
end board_cpu;
architecture behavioral of board_cpu is
COMPONENT cpu
PORT( CLK_I : in STD_LOGIC;
SWITCH : in STD_LOGIC_VECTOR (9 downto 0);
SER_IN : in STD_LOGIC;
SER_OUT : out STD_LOGIC;
TEMP_SPO : in STD_LOGIC;
TEMP_SPI : out STD_LOGIC;
TEMP_CE : out STD_LOGIC;
TEMP_SCLK : out STD_LOGIC;
SEG1 : out STD_LOGIC_VECTOR (7 downto 0);
SEG2 : out STD_LOGIC_VECTOR( 7 downto 0);
LED : out STD_LOGIC_VECTOR( 7 downto 0);
XM_ADR : out STD_LOGIC_VECTOR(15 downto 0);
XM_RDAT : in STD_LOGIC_VECTOR( 7 downto 0);
XM_WDAT : out STD_LOGIC_VECTOR( 7 downto 0);
XM_WE : out STD_LOGIC;
XM_CE : out STD_LOGIC
);
END COMPONENT;
signal XM_WDAT : std_logic_vector( 7 downto 0);
signal XM_RDAT : std_logic_vector( 7 downto 0);
signal MEM_T : std_logic;
signal XM_WE : std_logic;
signal WE_N : std_logic;
signal DEL_WE_N : std_logic;
signal XM_CE : std_logic;
signal LCLK : std_logic;
begin
cp: cpu
PORT MAP( CLK_I => CLK40,
SWITCH => SWITCH,
SER_IN => SER_IN,
SER_OUT => SER_OUT,
TEMP_SPO => TEMP_SPO,
TEMP_SPI => TEMP_SPI,
XM_ADR(14 downto 0) => XM_ADR,
XM_ADR(15) => open,
XM_RDAT => XM_RDAT,
XM_WDAT => XM_WDAT,
XM_WE => XM_WE,
XM_CE => XM_CE,
TEMP_CE => TEMP_CE,
TEMP_SCLK => TEMP_SCLK,
SEG1 => SEG1,
SEG2 => SEG2,
LED => LED
);
ENABLE_N <= '0';
DEACTIVATE_N <= '1';
CLK_OUT <= LCLK;
MEM_T <= DEL_WE_N; -- active low
WE_N <= not XM_WE;
XM_OE_N <= XM_WE;
XM_CE_N <= not XM_CE;
p147: iobuf PORT MAP(I => XM_WDAT(7), O => XM_RDAT(7), T => MEM_T, IO => XM_DIO(7));
p144: iobuf PORT MAP(I => XM_WDAT(0), O => XM_RDAT(0), T => MEM_T, IO => XM_DIO(0));
p142: iobuf PORT MAP(I => XM_WDAT(6), O => XM_RDAT(6), T => MEM_T, IO => XM_DIO(6));
p141: iobuf PORT MAP(I => XM_WDAT(1), O => XM_RDAT(1), T => MEM_T, IO => XM_DIO(1));
p140: iobuf PORT MAP(I => XM_WDAT(5), O => XM_RDAT(5), T => MEM_T, IO => XM_DIO(5));
p139: iobuf PORT MAP(I => XM_WDAT(2), O => XM_RDAT(2), T => MEM_T, IO => XM_DIO(2));
p133: iobuf PORT MAP(I => XM_WDAT(4), O => XM_RDAT(4), T => MEM_T, IO => XM_DIO(4));
p131: iobuf PORT MAP(I => XM_WDAT(3), O => XM_RDAT(3), T => MEM_T, IO => XM_DIO(3));
p63: iobuf PORT MAP(I => WE_N, O => DEL_WE_N, T => '0', IO => XM_WE_N);
process(CLK40)
begin
if (rising_edge(CLK40)) then
LCLK <= not LCLK;
end if;
end process;
end behavioral;
|
package body fifo_pkg is
end package body FIFO_PKG;
package body fifo_pkg is
end package body FIFO_PKG;
|
------------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2003 - 2008, Gaisler Research
-- Copyright (C) 2008 - 2014, Aeroflex Gaisler
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-----------------------------------------------------------------------------
-- Entity: apbvga
-- File: vga.vhd
-- Author: Marcus Hellqvist
-- Description: VGA controller
-----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.amba.all;
use grlib.stdlib.all;
use grlib.devices.all;
library techmap;
use techmap.gencomp.all;
library gaisler;
use gaisler.misc.all;
use gaisler.charrom_package.all;
entity apbvga is
generic(
memtech : integer := DEFMEMTECH;
pindex : integer := 0;
paddr : integer := 0;
pmask : integer := 16#fff#
);
port( rst : in std_ulogic; -- Global asynchronous reset
clk : in std_ulogic; -- Global clock
vgaclk : in std_ulogic; -- VGA clock
apbi : in apb_slv_in_type;
apbo : out apb_slv_out_type;
vgao : out apbvga_out_type
);
end entity apbvga;
architecture rtl of apbvga is
type state_type is (s0,s1,s2);
constant RAM_DEPTH : integer := 12;
constant RAM_DATA_BITS : integer := 8;
constant MAX_FRAME : std_logic_vector((RAM_DEPTH-1) downto 0):= X"B90";
type ram_out_type is record
dataout2 : std_logic_vector((RAM_DATA_BITS -1) downto 0);
end record;
type vga_regs is record
video_out : std_logic_vector(23 downto 0);
hsync : std_ulogic;
vsync : std_ulogic;
csync : std_ulogic;
hcnt : std_logic_vector(9 downto 0);
vcnt : std_logic_vector(9 downto 0);
blank : std_ulogic;
linecnt : std_logic_vector(3 downto 0);
h_video_on : std_ulogic;
v_video_on : std_ulogic;
pixel : std_ulogic;
state : state_type;
rombit : std_logic_vector(2 downto 0);
romaddr : std_logic_vector(11 downto 0);
ramaddr2 : std_logic_vector((RAM_DEPTH -1) downto 0);
ramdatain2 : std_logic_vector((RAM_DATA_BITS -1) downto 0);
wstartaddr : std_logic_vector((RAM_DEPTH-1) downto 0);
raddr : std_logic_vector((RAM_DEPTH-1) downto 0);
tmp : std_logic_vector(RAM_DEPTH-1 downto 0);
end record;
type color_reg_type is record
bgcolor : std_logic_vector(23 downto 0);
txtcolor : std_logic_vector(23 downto 0);
end record;
type vmmu_reg_type is record
waddr : std_logic_vector((RAM_DEPTH-1) downto 0);
wstartaddr : std_logic_vector((RAM_DEPTH-1) downto 0);
ramaddr1 : std_logic_vector((RAM_DEPTH -1) downto 0);
ramdatain1 : std_logic_vector((RAM_DATA_BITS -1) downto 0);
ramenable1 : std_ulogic;
ramwrite1 : std_ulogic;
color : color_reg_type;
end record;
constant REVISION : amba_version_type := 0;
constant pconfig : apb_config_type := (
0 => ahb_device_reg ( VENDOR_GAISLER, GAISLER_VGACTRL, 0, REVISION, 0),
1 => apb_iobar(paddr, pmask));
constant hmax : integer:= 799;
constant vmax : integer:= 524;
constant hvideo : integer:= 639;
constant vvideo : integer:= 480;
constant hfporch : integer:= 19;
constant vfporch : integer:= 11;
constant hbporch : integer:= 45;
constant vbporch : integer:= 31;
constant hsyncpulse : integer:= 96;
constant vsyncpulse : integer:= 2;
constant char_height : std_logic_vector(3 downto 0):="1100";
signal p,pin : vmmu_reg_type;
signal ramo : ram_out_type;
signal r,rin : vga_regs;
signal romdata : std_logic_vector(7 downto 0);
signal gnd, vcc : std_ulogic;
begin
gnd <= '0'; vcc <= '1';
comb1: process(rst,r,p,romdata,ramo)
variable v : vga_regs;
begin
v:=r;
v.wstartaddr := p.wstartaddr;
-- horizontal counter
if r.hcnt < conv_std_logic_vector(hmax,10) then
v.hcnt := r.hcnt +1;
else
v.hcnt := (others => '0');
end if;
-- vertical counter
if (r.vcnt >= conv_std_logic_vector(vmax,10)) and (r.hcnt >= conv_std_logic_vector(hmax,10)) then
v.vcnt := (others => '0');
elsif r.hcnt = conv_std_logic_vector(hmax,10) then
v.vcnt := r.vcnt +1;
end if;
-- horizontal pixel out
if r.hcnt <= conv_std_logic_vector(hvideo,10) then
v.h_video_on := '1';
else
v.h_video_on := '0';
end if;
-- vertical pixel out
if r.vcnt <= conv_std_logic_vector(vvideo,10) then
v.v_video_on := '1';
else
v.v_video_on := '0';
end if;
-- generate hsync
if (r.hcnt <= conv_std_logic_vector((hvideo+hfporch+hsyncpulse),10)) and
(r.hcnt >= conv_std_logic_vector((hvideo+hfporch),10)) then
v.hsync := '0';
else
v.hsync := '1';
end if;
-- generate vsync
if (r.vcnt <= conv_std_logic_vector((vvideo+vfporch+vsyncpulse),10)) and
(r.vcnt >= conv_std_logic_vector((vvideo+vfporch),10)) then
v.vsync := '0';
else
v.vsync := '1';
end if;
--generate csync & blank
v.csync := not (v.hsync xor v.vsync);
v.blank := v.h_video_on and v.v_video_on;
-- count line of character
if v.hcnt = conv_std_logic_vector(hvideo,10) then
if (r.linecnt = char_height) or (v.vcnt = conv_std_logic_vector(vmax,10)) then
v.linecnt := (others => '0');
else
v.linecnt := r.linecnt +1;
end if;
end if;
if v.blank = '1' then
case r.state is
when s0 => v.ramaddr2 := r.raddr;
v.raddr := r.raddr +1;
v.state := s1;
when s1 => v.romaddr := v.linecnt & ramo.dataout2;
v.state := s2;
when s2 => if r.rombit = "011" then
v.ramaddr2 := r.raddr;
v.raddr := r.raddr +1;
elsif r.rombit = "010" then
v.state := s1;
end if;
end case;
v.rombit := r.rombit - 1;
v.pixel := romdata(conv_integer(r.rombit));
end if;
-- read from same address char_height times
if v.raddr = (r.tmp + X"050") then
if (v.linecnt < char_height) then
v.raddr := r.tmp;
elsif v.raddr(11 downto 4) = X"FF" then --check for end of allowed memory(80x51)
v.raddr := (others => '0');
v.tmp := (others => '0');
else
v.tmp := r.tmp + X"050";
end if;
end if;
if v.v_video_on = '0' then
v.raddr := r.wstartaddr;
v.tmp := r.wstartaddr;
v.state := s0;
end if;
-- define pixel color
if v.pixel = '1'and v.blank = '1' then
v.video_out := p.color.txtcolor;
else
v.video_out := p.color.bgcolor;
end if;
if rst = '0' then
v.hcnt := conv_std_logic_Vector(hmax,10);
v.vcnt := conv_std_logic_Vector(vmax,10);
v.v_video_on := '0';
v.h_video_on := '0';
v.hsync := '0';
v.vsync := '0';
v.csync := '0';
v.blank := '0';
v.linecnt := (others => '0');
v.state := s0;
v.rombit := "111";
v.pixel := '0';
v.video_out := (others => '0');
v.raddr := (others => '0');
v.tmp := (others => '0');
v.ramaddr2 := (others => '0');
v.ramdatain2 := (others => '0');
end if;
-- update register
rin <= v;
-- drive outputs
vgao.hsync <= r.hsync;
vgao.vsync <= r.vsync;
vgao.comp_sync <= r.csync;
vgao.blank <= r.blank;
vgao.video_out_r <= r.video_out(23 downto 16);
vgao.video_out_g <= r.video_out(15 downto 8);
vgao.video_out_b <= r.video_out(7 downto 0);
vgao.bitdepth <= "11"; -- All data is valid
end process;
comb2: process(rst,r,p,apbi,ramo)
variable v : vmmu_reg_type;
variable rdata : std_logic_vector(31 downto 0);
begin
v := p;
v.ramenable1 := '0'; v.ramwrite1 := '0';
rdata := (others => '0');
case apbi.paddr(3 downto 2) is
when "00" => if (apbi.psel(pindex) and apbi.penable and apbi.pwrite) = '1' then
v.waddr := apbi.pwdata(19 downto 8);
v.ramdatain1 := apbi.pwdata(7 downto 0);
v.ramenable1 := '1';
v.ramwrite1 := '1';
v.ramaddr1 := apbi.pwdata(19 downto 8);
end if;
when "01" => if (apbi.psel(pindex) and apbi.penable and apbi.pwrite) = '1' then
v.color.bgcolor := apbi.pwdata(23 downto 0);
end if;
when "10" => if (apbi.psel(pindex) and apbi.penable and apbi.pwrite) = '1' then
v.color.txtcolor := apbi.pwdata(23 downto 0);
end if;
when others => null;
end case;
if (p.waddr - p.wstartaddr) >= MAX_FRAME then
if p.wstartaddr(11 downto 4) = X"FA" then --last position of allowed memory
v.wstartaddr := X"000";
else
v.wstartaddr := p.wstartaddr + X"050";
end if;
end if;
if rst = '0' then
v.waddr := (others => '0');
v.wstartaddr := (others => '0');
v.color.bgcolor := (others => '0');
v.color.txtcolor := (others => '1');
end if;
--update registers
pin <= v;
--drive outputs
apbo.prdata <= rdata;
apbo.pindex <= pindex;
apbo.pirq <= (others => '0');
end process;
apbo.pconfig <= pconfig;
reg : process(clk)
begin
if clk'event and clk = '1' then
p <= pin;
end if;
end process;
reg2 : process(vgaclk)
begin
if vgaclk'event and vgaclk = '1' then
r <= rin;
end if;
end process;
rom0 : charrom port map(clk=>vgaclk, addr=>r.romaddr, data=>romdata);
ram0 : syncram_2p generic map (tech => memtech, abits => RAM_DEPTH,
dbits => RAM_DATA_BITS, sepclk => 1)
port map (
rclk => vgaclk, raddress => r.ramaddr2, dataout => ramo.dataout2, renable => vcc,
wclk => clk, waddress => p.ramaddr1, datain => p.ramdatain1, write => p.ramwrite1
);
-- ram0 : syncram_dp generic map (tech => memtech, abits => RAM_DEPTH, dbits => RAM_DATA_BITS)
-- port map ( clk1 => clk, address1 => p.ramaddr1, datain1 => p.ramdatain1,
-- dataout1 => open, enable1 => p.ramenable1, write1 => p.ramwrite1,
-- clk2 => vgaclk, address2 => r.ramaddr2, datain2 => r.ramdatain2,
-- dataout2 => ramo.dataout2, enable2 => gnd, write2 => gnd);
-- pragma translate_off
bootmsg : report_version
generic map ("apbvga" & tost(pindex) & ": APB VGA module rev 0");
-- pragma translate_on
end architecture;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.